<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml motherboard.twx motherboard.ncd -o
motherboard.twr motherboard.pcf

</twCmdLine><twDesign>motherboard.ncd</twDesign><twDesignPath>motherboard.ncd</twDesignPath><twPCF>motherboard.pcf</twPCF><twPcfPath>motherboard.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-07-09, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twCycles twNum="777"><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X25Y59.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X31Y80.C</twDriver><twLoad>SLICE_X39Y73.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X52Y68.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X31Y80.C</twDriver><twLoad>SLICE_X39Y75.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X26Y80.DMUX</twDriver><twLoad>SLICE_X39Y75.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X39Y75.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X39Y79.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X39Y79.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;0&gt;</twSig><twDriver>SLICE_X27Y83.B</twDriver><twLoad>SLICE_X26Y80.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;1&gt;</twSig><twDriver>SLICE_X27Y83.D</twDriver><twLoad>SLICE_X26Y80.BX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;1&gt;</twSig><twDriver>SLICE_X27Y83.D</twDriver><twLoad>SLICE_X26Y80.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X25Y75.D</twDriver><twLoad>SLICE_X24Y68.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X46Y71.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X31Y80.C</twDriver><twLoad>SLICE_X41Y69.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X26Y80.DMUX</twDriver><twLoad>SLICE_X41Y69.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X41Y69.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X45Y79.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X45Y79.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X26Y80.CMUX</twDriver><twLoad>SLICE_X45Y79.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X52Y48.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X31Y80.C</twDriver><twLoad>SLICE_X43Y70.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X26Y80.DMUX</twDriver><twLoad>SLICE_X43Y70.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X43Y70.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X41Y78.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X41Y78.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X26Y80.CMUX</twDriver><twLoad>SLICE_X41Y78.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X31Y80.C</twDriver><twLoad>SLICE_X38Y75.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X26Y80.DMUX</twDriver><twLoad>SLICE_X38Y75.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X38Y75.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X38Y77.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X38Y77.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X26Y80.CMUX</twDriver><twLoad>SLICE_X38Y77.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X45Y49.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X31Y80.C</twDriver><twLoad>SLICE_X38Y75.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X26Y80.DMUX</twDriver><twLoad>SLICE_X38Y75.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X38Y75.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X37Y79.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X37Y79.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X26Y80.CMUX</twDriver><twLoad>SLICE_X37Y79.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;4&gt;</twSig><twDriver>SLICE_X31Y80.D</twDriver><twLoad>SLICE_X43Y56.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/addr_offset[19]_GND_8_o_LessThan_5_o</twSig><twDriver>SLICE_X31Y80.C</twDriver><twLoad>SLICE_X40Y72.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;3&gt;</twSig><twDriver>SLICE_X26Y80.DMUX</twDriver><twLoad>SLICE_X40Y72.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X40Y72.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X41Y78.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X41Y78.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_lut&lt;2&gt;</twSig><twDriver>SLICE_X26Y80.CMUX</twDriver><twLoad>SLICE_X41Y78.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X50Y48.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X49Y51.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X50Y49.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X50Y49.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X48Y49.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X48Y49.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X46Y45.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X50Y44.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X50Y44.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.C</twDriver><twLoad>SLICE_X46Y64.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X49Y46.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X47Y46.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X34Y49.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X47Y46.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_PWR_14_o_equal_158_o</twSig><twDriver>SLICE_X46Y46.A</twDriver><twLoad>SLICE_X49Y45.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X49Y45.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X52Y44.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X51Y57.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X54Y46.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X55Y46.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X46Y48.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X45Y49.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X47Y46.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X48Y43.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X49Y47.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X51Y50.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X52Y48.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X53Y49.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X43Y56.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X36Y50.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X47Y50.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X47Y50.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X51Y54.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X51Y54.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X50Y53.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X50Y53.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X51Y54.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X51Y54.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X50Y54.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X50Y54.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X50Y50.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X53Y43.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X52Y50.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X55Y49.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X55Y48.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X51Y44.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X46Y47.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X53Y44.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X51Y43.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X44Y48.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X50Y44.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X53Y44.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X55Y46.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X55Y46.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X52Y49.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X52Y49.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X48Y48.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X54Y46.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X54Y46.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X53Y46.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X54Y44.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X54Y44.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X52Y45.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X55Y45.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X51Y45.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X46Y56.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X50Y47.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X45Y47.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X49Y47.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X53Y47.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X54Y47.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X50Y54.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X52Y45.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X47Y47.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X53Y47.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X52Y47.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X53Y45.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X51Y47.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X51Y48.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X51Y48.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X50Y52.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X54Y48.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X48Y45.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X53Y45.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X46Y50.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X52Y76.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/n0089&lt;0&gt;</twSig><twDriver>SLICE_X46Y49.A</twDriver><twLoad>SLICE_X40Y48.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X52Y76.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X52Y76.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X52Y76.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X51Y49.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X53Y46.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X51Y47.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X54Y46.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_PWR_14_o_equal_158_o</twSig><twDriver>SLICE_X46Y46.A</twDriver><twLoad>SLICE_X49Y45.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X52Y46.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X51Y46.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X52Y76.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X52Y76.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X52Y76.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X52Y76.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/Madd_seq_addr_cy&lt;3&gt;</twSig><twDriver>SLICE_X40Y48.COUT</twDriver><twLoad>SLICE_X40Y49.CIN</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/n0089&lt;4&gt;</twSig><twDriver>SLICE_X49Y46.C</twDriver><twLoad>SLICE_X40Y49.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/n0089&lt;5&gt;</twSig><twDriver>SLICE_X48Y46.B</twDriver><twLoad>SLICE_X40Y49.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X52Y48.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X52Y48.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X50Y44.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X46Y71.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X46Y71.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X50Y71.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X50Y71.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X50Y71.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X50Y71.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X14Y48.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X14Y43.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X14Y44.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X15Y45.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X14Y45.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X15Y48.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X15Y48.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X14Y48.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X45Y46.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_PWR_14_o_equal_158_o</twSig><twDriver>SLICE_X46Y46.A</twDriver><twLoad>SLICE_X44Y48.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X35Y50.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X36Y49.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_144_o</twSig><twDriver>SLICE_X32Y49.D</twDriver><twLoad>SLICE_X29Y50.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X29Y52.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y47.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X21Y47.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X20Y47.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y47.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X20Y50.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X18Y44.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X18Y44.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y44.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y44.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y44.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y44.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X20Y44.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X20Y44.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X14Y50.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X18Y49.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X18Y49.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X18Y49.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X18Y49.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X18Y49.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X18Y49.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X18Y49.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X18Y49.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X14Y50.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X14Y50.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X15Y50.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X15Y50.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X15Y50.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X15Y50.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_dat_i&lt;2&gt;</twSig><twDriver>SLICE_X39Y73.B</twDriver><twLoad>SLICE_X39Y73.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X36Y50.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X18Y56.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X28Y54.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X28Y54.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X26Y55.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_144_o</twSig><twDriver>SLICE_X32Y49.D</twDriver><twLoad>SLICE_X36Y49.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X20Y52.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X23Y51.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X23Y51.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X23Y51.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X23Y51.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X23Y51.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X23Y51.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X23Y51.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X23Y51.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X23Y52.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X23Y52.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X23Y52.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X23Y52.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X23Y52.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X23Y52.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X23Y52.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X23Y52.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X29Y50.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X18Y50.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y50.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y50.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y50.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y50.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y50.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y50.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y50.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y50.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y49.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y49.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y49.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y49.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y49.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y49.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y49.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y49.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X27Y55.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_GND_15_o_equal_144_o</twSig><twDriver>SLICE_X32Y49.D</twDriver><twLoad>SLICE_X20Y50.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X20Y50.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y49.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y49.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y49.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y49.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y49.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y49.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y49.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y49.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y51.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y51.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y51.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y51.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y51.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y51.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y51.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y51.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X13Y42.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X13Y42.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X11Y34.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X10Y34.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X10Y38.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X6Y38.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X10Y36.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X10Y36.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X10Y35.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X10Y36.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X25Y75.D</twDriver><twLoad>SLICE_X12Y60.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X12Y60.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X36Y74.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X37Y74.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X37Y74.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X37Y74.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X37Y74.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X37Y74.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X37Y74.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X37Y74.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X37Y74.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X41Y74.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X41Y74.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X41Y74.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X41Y74.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X41Y74.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X41Y74.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X41Y74.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X41Y74.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X48Y66.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X50Y66.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X50Y66.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X50Y66.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X50Y66.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X50Y66.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X50Y66.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X50Y66.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X50Y66.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X53Y66.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X53Y66.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X53Y66.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X53Y66.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X53Y66.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X53Y66.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X53Y66.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X53Y66.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;24&gt;</twSig><twDriver>SLICE_X52Y68.D</twDriver><twLoad>SLICE_X36Y74.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X52Y68.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X53Y69.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X53Y69.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X53Y69.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X53Y69.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X53Y69.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X53Y69.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X53Y69.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X53Y69.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X57Y69.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X57Y69.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X57Y69.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X57Y69.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X57Y69.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X57Y69.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X57Y69.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X57Y69.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X34Y76.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X36Y76.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X36Y76.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X36Y76.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X36Y76.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X36Y76.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X36Y76.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X36Y76.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X36Y76.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X35Y76.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X35Y76.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X35Y76.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X35Y76.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X35Y76.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X35Y76.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X35Y76.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X35Y76.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;24&gt;</twSig><twDriver>SLICE_X52Y68.D</twDriver><twLoad>SLICE_X52Y68.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X53Y68.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X61Y63.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X61Y63.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X61Y63.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X61Y63.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X61Y63.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X61Y63.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X61Y63.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X61Y63.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X60Y63.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X60Y63.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X60Y63.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X60Y63.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X60Y63.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X60Y63.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X60Y63.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X60Y63.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X46Y64.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X20Y69.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X21Y69.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X25Y66.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X14Y65.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X25Y59.A</twDriver><twLoad>SLICE_X25Y77.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X38Y60.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;5&gt;</twSig><twDriver>SLICE_X39Y75.B</twDriver><twLoad>SLICE_X49Y52.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X49Y52.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/op[7]_PWR_14_o_equal_158_o</twSig><twDriver>SLICE_X46Y46.A</twDriver><twLoad>SLICE_X45Y48.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X36Y56.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X39Y55.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X39Y55.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X39Y55.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X39Y55.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X39Y55.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X39Y55.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X39Y55.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X39Y55.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X39Y56.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X39Y56.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X39Y56.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X39Y56.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X39Y56.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X39Y56.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X39Y56.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X39Y56.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X35Y54.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X38Y54.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X38Y54.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X38Y54.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X38Y54.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X38Y54.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X38Y54.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X39Y54.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X39Y54.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X39Y54.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X39Y54.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X39Y54.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X39Y54.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X39Y54.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X39Y54.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X26Y63.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X28Y62.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X29Y61.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X28Y62.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X28Y63.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X28Y63.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X28Y63.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X28Y63.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X29Y63.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X29Y63.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X29Y63.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X29Y63.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X15Y53.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X15Y52.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X15Y52.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X14Y53.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X14Y53.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X15Y53.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X14Y53.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X14Y53.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X19Y53.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y52.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y52.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y52.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y52.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y52.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y52.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X19Y52.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X19Y52.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X18Y53.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X18Y53.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X18Y53.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X18Y53.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X18Y53.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X18Y53.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X18Y53.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X18Y53.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X7Y40.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X6Y35.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X6Y35.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X6Y35.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X7Y38.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X3Y36.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X3Y36.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X2Y37.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X2Y37.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X7Y38.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X2Y33.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X2Y33.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X6Y34.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X6Y34.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X7Y34.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X7Y34.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X7Y40.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X7Y35.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X20Y52.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y52.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y52.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y52.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y52.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y52.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y52.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y52.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y52.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X23Y56.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y56.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y56.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y56.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y56.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y56.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y56.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y56.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y56.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X22Y55.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X22Y55.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X22Y55.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X22Y55.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X22Y55.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X22Y55.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X21Y58.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X21Y58.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X21Y58.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X26Y55.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X25Y59.A</twDriver><twLoad>SLICE_X25Y59.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X17Y58.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X25Y75.D</twDriver><twLoad>SLICE_X24Y68.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X3Y78.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X4Y85.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X4Y85.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X4Y85.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X4Y85.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;5&gt;</twSig><twDriver>SLICE_X40Y49.BMUX</twDriver><twLoad>SLICE_X0Y88.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X2Y86.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X1Y88.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X3Y87.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X0Y88.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;24&gt;</twSig><twDriver>SLICE_X25Y75.D</twDriver><twLoad>SLICE_X8Y50.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X37Y57.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X22Y57.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X28Y60.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X22Y56.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X11Y60.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X28Y58.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X23Y57.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X29Y60.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X29Y60.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X28Y55.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X36Y58.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X36Y58.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X34Y53.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X34Y55.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X36Y59.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X36Y59.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X33Y60.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X24Y60.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X21Y63.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X30Y55.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X28Y55.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X23Y57.CX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X31Y58.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X31Y54.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X31Y54.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X32Y53.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X25Y59.A</twDriver><twLoad>SLICE_X33Y53.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X25Y59.A</twDriver><twLoad>SLICE_X33Y53.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X33Y54.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X31Y58.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X31Y58.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X33Y57.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X34Y56.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X32Y56.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X32Y54.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X33Y54.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X32Y54.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X31Y54.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X32Y52.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X28Y60.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X28Y60.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X33Y56.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X33Y57.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X29Y59.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X5Y58.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X9Y64.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X25Y59.A</twDriver><twLoad>SLICE_X20Y63.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X28Y57.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X29Y59.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X36Y57.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X27Y60.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X25Y59.A</twDriver><twLoad>SLICE_X7Y67.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X28Y57.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X27Y60.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X28Y58.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X29Y78.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X29Y79.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X29Y79.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X22Y74.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X25Y73.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X27Y75.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/decode/opcode_deco/seq_addr&lt;4&gt;2</twSig><twDriver>SLICE_X49Y47.B</twDriver><twLoad>SLICE_X48Y46.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X48Y45.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/opcode&lt;2&gt;</twSig><twDriver>SLICE_X51Y57.D</twDriver><twLoad>SLICE_X48Y45.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X51Y43.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X56Y68.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X56Y68.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X56Y68.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X56Y68.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X52Y67.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X52Y67.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X52Y67.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;4&gt;</twSig><twDriver>SLICE_X40Y49.AMUX</twDriver><twLoad>SLICE_X52Y67.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X15Y70.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X14Y70.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X15Y71.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X14Y67.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X26Y63.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X26Y53.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X28Y56.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X28Y54.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X29Y53.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X34Y58.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X33Y56.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X34Y54.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X36Y56.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X31Y54.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X29Y55.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X31Y53.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X26Y73.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X24Y70.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/cpu_adr_o&lt;0&gt;</twSig><twDriver>SLICE_X27Y83.B</twDriver><twLoad>SLICE_X26Y80.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X21Y72.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X21Y72.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X12Y72.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X21Y73.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X21Y73.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X13Y67.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X24Y60.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X13Y65.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X27Y59.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X27Y59.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X27Y54.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X27Y54.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X27Y58.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/bus_b&lt;0&gt;</twSig><twDriver>SLICE_X19Y59.A</twDriver><twLoad>SLICE_X26Y56.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y72.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/rom_ir&lt;33&gt;</twSig><twDriver>SLICE_X25Y59.A</twDriver><twLoad>SLICE_X28Y77.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X29Y77.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X27Y78.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X20Y72.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;33&gt;</twSig><twDriver>SLICE_X23Y64.C</twDriver><twLoad>SLICE_X24Y75.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X39Y73.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X42Y79.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/Madd_n0086_Madd_cy&lt;0&gt;</twSig><twDriver>SLICE_X26Y80.AMUX</twDriver><twLoad>SLICE_X42Y79.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X46Y45.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/modrm&lt;4&gt;</twSig><twDriver>SLICE_X46Y56.D</twDriver><twLoad>SLICE_X48Y44.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X24Y72.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X19Y67.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X24Y74.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X29Y59.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y66.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/exec/alu/addsub/ci</twSig><twDriver>SLICE_X25Y84.D</twDriver><twLoad>SLICE_X23Y82.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X15Y74.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X19Y79.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X19Y79.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X17Y79.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X24Y56.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X15Y68.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X22Y73.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y81.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y81.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X4Y54.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X3Y36.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X2Y36.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X1Y37.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X1Y37.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/seq_addr&lt;8&gt;</twSig><twDriver>SLICE_X40Y50.AMUX</twDriver><twLoad>SLICE_X0Y37.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X9Y67.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X28Y82.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X28Y82.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X21Y74.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X37Y63.D5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X29Y56.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y74.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X21Y76.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X21Y78.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X18Y75.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X24Y83.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X38Y62.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X31Y57.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X25Y76.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X25Y78.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X20Y78.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X13Y75.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X20Y81.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X24Y62.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X27Y62.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X41Y61.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X31Y57.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X25Y76.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X22Y79.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X22Y79.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X25Y81.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X4Y62.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X16Y74.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X16Y75.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X22Y65.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X30Y60.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X25Y57.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X28Y65.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X26Y62.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X38Y64.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X35Y64.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X36Y63.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X25Y78.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X25Y78.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X25Y79.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X9Y67.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X27Y76.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X13Y72.AX</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X27Y65.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X37Y63.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X36Y64.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X38Y63.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X22Y79.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X24Y81.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X4Y65.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X13Y74.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X13Y77.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X28Y66.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X22Y80.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X22Y80.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y80.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X4Y64.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X9Y77.D1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X13Y77.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X27Y67.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X29Y69.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X24Y80.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X24Y80.D4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X6Y68.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X13Y73.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X14Y75.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X24Y67.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X30Y54.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y84.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y84.B4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y84.C2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y84.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X25Y85.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X20Y81.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X19Y83.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X8Y67.A6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X13Y73.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X13Y76.A2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X30Y65.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X24Y86.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X20Y81.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X21Y84.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X7Y67.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X13Y75.B1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X17Y75.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X21Y67.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X25Y85.B2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X22Y80.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X20Y77.A1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X6Y67.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X10Y75.A4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X13Y75.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X33Y65.C1</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X26Y62.C4</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X26Y59.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y85.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y85.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y85.C3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X23Y85.D6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X21Y82.B5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X20Y80.C6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X20Y82.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X14Y69.A3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X19Y81.D3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X14Y69.C5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X18Y82.D2</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X14Y69.B3</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X18Y82.B6</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X14Y68.A5</twLoad></twSigConn><twSigConn><twSig>s1/i8088/core/ir&lt;27&gt;</twSig><twDriver>SLICE_X34Y58.B</twDriver><twLoad>SLICE_X19Y79.C5</twLoad></twSigConn><twSigConn><twSig>a&lt;1&gt;</twSig><twDriver>SLICE_X31Y103.B</twDriver><twLoad>SLICE_X34Y123.B5</twLoad></twSigConn><twSigConn><twSig>xa&lt;0&gt;</twSig><twDriver>SLICE_X37Y115.B</twDriver><twLoad>SLICE_X21Y98.B2</twLoad></twSigConn><twSigConn><twSig>a&lt;2&gt;</twSig><twDriver>SLICE_X26Y101.B</twDriver><twLoad>SLICE_X36Y116.D4</twLoad></twSigConn><twSigConn><twSig>a&lt;3&gt;</twSig><twDriver>SLICE_X32Y103.A</twDriver><twLoad>SLICE_X32Y103.B6</twLoad></twSigConn><twSigConn><twSig>xiow_n</twSig><twDriver>SLICE_X35Y103.B</twDriver><twLoad>SLICE_X35Y103.A5</twLoad></twSigConn><twSigConn><twSig>xd&lt;7&gt;</twSig><twDriver>SLICE_X29Y128.A</twDriver><twLoad>SLICE_X28Y107.A1</twLoad></twSigConn><twSigConn><twSig>d&lt;7&gt;</twSig><twDriver>SLICE_X28Y107.A</twDriver><twLoad>SLICE_X31Y89.D2</twLoad></twSigConn><twSigConn><twSig>d&lt;7&gt;</twSig><twDriver>SLICE_X28Y107.A</twDriver><twLoad>SLICE_X49Y83.A2</twLoad></twSigConn><twSigConn><twSig>d&lt;0&gt;</twSig><twDriver>SLICE_X32Y115.C</twDriver><twLoad>SLICE_X32Y115.D5</twLoad></twSigConn><twSigConn><twSig>d&lt;0&gt;</twSig><twDriver>SLICE_X32Y115.C</twDriver><twLoad>SLICE_X36Y86.A2</twLoad></twSigConn><twSigConn><twSig>d&lt;0&gt;</twSig><twDriver>SLICE_X32Y115.C</twDriver><twLoad>SLICE_X47Y79.A2</twLoad></twSigConn><twSigConn><twSig>d&lt;1&gt;</twSig><twDriver>SLICE_X32Y115.A</twDriver><twLoad>SLICE_X32Y115.B1</twLoad></twSigConn><twSigConn><twSig>d&lt;1&gt;</twSig><twDriver>SLICE_X32Y115.A</twDriver><twLoad>SLICE_X36Y86.C1</twLoad></twSigConn><twSigConn><twSig>d&lt;1&gt;</twSig><twDriver>SLICE_X32Y115.A</twDriver><twLoad>SLICE_X48Y81.B2</twLoad></twSigConn><twSigConn><twSig>d&lt;2&gt;</twSig><twDriver>SLICE_X29Y98.A</twDriver><twLoad>SLICE_X32Y117.B1</twLoad></twSigConn><twSigConn><twSig>d&lt;2&gt;</twSig><twDriver>SLICE_X29Y98.A</twDriver><twLoad>SLICE_X34Y88.A2</twLoad></twSigConn><twSigConn><twSig>d&lt;2&gt;</twSig><twDriver>SLICE_X29Y98.A</twDriver><twLoad>SLICE_X49Y72.D4</twLoad></twSigConn><twSigConn><twSig>d&lt;3&gt;</twSig><twDriver>SLICE_X33Y113.C</twDriver><twLoad>SLICE_X33Y113.D5</twLoad></twSigConn><twSigConn><twSig>d&lt;3&gt;</twSig><twDriver>SLICE_X33Y113.C</twDriver><twLoad>SLICE_X34Y88.C1</twLoad></twSigConn><twSigConn><twSig>d&lt;3&gt;</twSig><twDriver>SLICE_X33Y113.C</twDriver><twLoad>SLICE_X49Y82.B2</twLoad></twSigConn><twSigConn><twSig>d&lt;4&gt;</twSig><twDriver>SLICE_X32Y114.A</twDriver><twLoad>SLICE_X32Y114.B6</twLoad></twSigConn><twSigConn><twSig>d&lt;4&gt;</twSig><twDriver>SLICE_X32Y114.A</twDriver><twLoad>SLICE_X32Y85.D4</twLoad></twSigConn><twSigConn><twSig>d&lt;4&gt;</twSig><twDriver>SLICE_X32Y114.A</twDriver><twLoad>SLICE_X49Y83.B2</twLoad></twSigConn><twSigConn><twSig>d&lt;5&gt;</twSig><twDriver>SLICE_X33Y113.A</twDriver><twLoad>SLICE_X33Y113.B6</twLoad></twSigConn><twSigConn><twSig>d&lt;5&gt;</twSig><twDriver>SLICE_X33Y113.A</twDriver><twLoad>SLICE_X33Y88.A1</twLoad></twSigConn><twSigConn><twSig>d&lt;5&gt;</twSig><twDriver>SLICE_X33Y113.A</twDriver><twLoad>SLICE_X46Y85.C4</twLoad></twSigConn><twSigConn><twSig>d&lt;6&gt;</twSig><twDriver>SLICE_X31Y107.C</twDriver><twLoad>SLICE_X31Y107.D5</twLoad></twSigConn><twSigConn><twSig>d&lt;6&gt;</twSig><twDriver>SLICE_X31Y107.C</twDriver><twLoad>SLICE_X32Y88.A1</twLoad></twSigConn><twSigConn><twSig>d&lt;6&gt;</twSig><twDriver>SLICE_X31Y107.C</twDriver><twLoad>SLICE_X46Y86.A4</twLoad></twSigConn></twCycles><twConst anchorID="5" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X62Y93.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="6"><twUnconstPath anchorID="7" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.151</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.089</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.116</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y93.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y93.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.913</twLogDel><twRouteDel>2.203</twRouteDel><twTotDel>3.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X68Y92.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="8"><twUnconstPath anchorID="9" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.130</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.100</twDel><twSUTime>-0.005</twSUTime><twTotPathDel>2.095</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y93.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y93.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y92.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.005</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.787</twLogDel><twRouteDel>1.308</twRouteDel><twTotDel>2.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X68Y91.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="10"><twUnconstPath anchorID="11" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.967</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.944</twDel><twSUTime>-0.012</twSUTime><twTotPathDel>1.932</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y93.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y93.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.844</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y91.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y91.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.780</twLogDel><twRouteDel>1.152</twRouteDel><twTotDel>1.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X68Y91.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twUnconstPath anchorID="13" twDataPathType="twDataPathMinDelay" ><twTotDel>1.518</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.789</twDel><twSUTime>0.236</twSUTime><twTotPathDel>1.553</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y93.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y93.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y91.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y91.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.236</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.493</twLogDel><twRouteDel>1.060</twRouteDel><twTotDel>1.553</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X68Y92.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twUnconstPath anchorID="15" twDataPathType="twDataPathMinDelay" ><twTotDel>1.667</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.932</twDel><twSUTime>0.230</twSUTime><twTotPathDel>1.702</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y93.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y93.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y92.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y92.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.230</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>0.499</twLogDel><twRouteDel>1.203</twRouteDel><twTotDel>1.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.3</twPctLog><twPctRoute>70.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X62Y93.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMinDelay" ><twTotDel>2.611</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>2.842</twDel><twSUTime>0.196</twSUTime><twTotPathDel>2.646</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X67Y93.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y93.DQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y92.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y92.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y93.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y93.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.196</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.620</twLogDel><twRouteDel>2.026</twRouteDel><twTotDel>2.646</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="18" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="19" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="20" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X67Y93.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.567</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.567</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.362</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>2.929</twRouteDel><twTotDel>3.567</twTotDel><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.566</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.566</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y94.A1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.404</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>2.928</twRouteDel><twTotDel>3.566</twTotDel><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.468</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>3.468</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y94.A2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y94.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.880</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y93.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>0.638</twLogDel><twRouteDel>2.830</twRouteDel><twTotDel>3.468</twTotDel><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="27" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>4173</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>663</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.751</twMinPer></twConstHead><twPathRptBanner iPaths="211" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X52Y93.B6), 211 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.249</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>9.716</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X44Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y132.B4</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">2.836</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;103&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y122.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.917</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_123</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.967</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y93.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.132</twLogDel><twRouteDel>8.584</twRouteDel><twTotDel>9.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.258</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>9.707</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X44Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y106.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[0].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y132.B3</twSite><twDelType>net</twDelType><twFanCnt>30</twFanCnt><twDelInfo twEdge="twRising">2.827</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y132.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;103&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_123</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y122.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.917</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_123</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.967</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y93.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.132</twLogDel><twRouteDel>8.575</twRouteDel><twTotDel>9.707</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.259</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twTotPathDel>9.706</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_TDO_reg</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X44Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X44Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y132.C2</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">3.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;103&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y122.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y122.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y104.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.967</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y104.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_10</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.710</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y93.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>icon_control0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iTDO</twComp><twBEL>U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_TDO_reg</twBEL></twPathDel><twLogDel>1.132</twLogDel><twRouteDel>8.574</twRouteDel><twTotDel>9.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>11.7</twPctLog><twPctRoute>88.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X1Y26.ENARDENL), 11 paths
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.513</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.452</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y26.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.943</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y26.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>5.400</twRouteDel><twTotDel>6.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.058</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.907</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y26.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.943</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y26.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.855</twRouteDel><twTotDel>5.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.181</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.784</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y26.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.943</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y26.CLKARDCLKL</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.732</twRouteDel><twTotDel>5.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X1Y26.ENAU), 11 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>23.513</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twTotPathDel>6.452</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X50Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X50Y82.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y86.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.534</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y26.ENAU</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.943</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y26.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>5.400</twRouteDel><twTotDel>6.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.058</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.907</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y93.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.173</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y26.ENAU</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.943</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y26.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.855</twRouteDel><twTotDel>5.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>24.181</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="RAM">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twTotPathDel>5.784</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='RAM'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y90.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;20&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCORE_ID_SEL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y26.ENAU</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.943</twDelInfo><twComp>icon_control0&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X1Y26.CLKARDCLKU</twSite><twDelType>Trcck_ENA</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>4.732</twRouteDel><twTotDel>5.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (SLICE_X44Y106.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.469</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twDest><twTotPathDel>0.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X45Y106.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y106.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y106.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (SLICE_X55Y102.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.469</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twDest><twTotPathDel>0.469</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y102.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X55Y102.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;12&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X51Y81.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.474</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twTotPathDel>0.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X51Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y81.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y81.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL" locationPin="RAMB36_X2Y24.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="54" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL" locationPin="RAMB36_X2Y24.REGCLKARDRCLKL" clockNet="icon_control0&lt;0&gt;"/><twPinLimit anchorID="55" type="MINPERIOD" name="Trper_CLKA" slack="27.778" period="30.000" constraintValue="30.000" deviceLimit="2.222" freqLimit="450.045" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL" locationPin="RAMB36_X1Y22.CLKARDCLKL" clockNet="icon_control0&lt;0&gt;"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.468</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X50Y90.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>12.532</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twTotPathDel>2.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.660</twRouteDel><twTotDel>2.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X50Y90.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>12.532</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>2.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.660</twRouteDel><twTotDel>2.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X50Y90.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>12.532</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twTotPathDel>2.433</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y80.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y90.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.868</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y90.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.660</twRouteDel><twTotDel>2.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X51Y81.SR), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="63"><twSlack>1.604</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.207</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.708</twLogDel><twRouteDel>0.931</twRouteDel><twTotDel>1.639</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X51Y81.SR), 1 path
</twPathRptBanner><twRacePath anchorID="64"><twSlack>1.605</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>0.931</twRouteDel><twTotDel>1.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X51Y81.SR), 1 path
</twPathRptBanner><twRacePath anchorID="65"><twSlack>1.605</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y80.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y80.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y81.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y81.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.709</twLogDel><twRouteDel>0.931</twRouteDel><twTotDel>1.640</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="66" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>0.870</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X49Y75.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>14.130</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>0.835</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.476</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.835</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>57.0</twPctLog><twPctRoute>43.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X49Y75.A4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="69"><twSlack>0.547</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X49Y75.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y75.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD_n</twBEL><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.547</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="70" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>215</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>75</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="112" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X16Y116.CIN), 112 paths
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.073</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>4.948</twDel><twSUTime>0.090</twSUTime><twTotPathDel>5.038</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>28</twLogLvls><twSrcSite>SLICE_X16Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y88.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.120</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y100.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y102.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y103.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y106.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y109.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y112.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y113.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y114.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y115.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y116.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y116.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>5.018</twLogDel><twRouteDel>0.020</twRouteDel><twTotDel>5.038</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>99.6</twPctLog><twPctRoute>0.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="73"><twUnconstPath anchorID="74" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.064</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>4.939</twDel><twSUTime>0.090</twSUTime><twTotPathDel>5.029</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>28</twLogLvls><twSrcSite>SLICE_X16Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y88.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.111</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y100.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y102.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y103.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y106.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y109.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y112.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y113.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y114.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y115.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y116.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y116.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>5.009</twLogDel><twRouteDel>0.020</twRouteDel><twTotDel>5.029</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>99.6</twPctLog><twPctRoute>0.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="75"><twUnconstPath anchorID="76" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.983</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twDel>4.858</twDel><twSUTime>0.090</twSUTime><twTotPathDel>4.948</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twDest><twLogLvls>28</twLogLvls><twSrcSite>SLICE_X16Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y88.COUT</twSite><twDelType>Twosco</twDelType><twDelInfo twEdge="twRising">2.030</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y89.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y89.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y90.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y90.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y91.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y91.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y92.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y93.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y93.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y94.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y94.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y95.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y95.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y96.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y96.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y97.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[8].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y97.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y98.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[9].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y98.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[10].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y99.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[11].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y100.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y101.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[12].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y101.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y102.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[13].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y102.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y103.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[14].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y103.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y104.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y104.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y105.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[16].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y105.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y106.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[17].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y106.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[18].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[19].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y109.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[21].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[22].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y111.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y112.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[23].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y112.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y113.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[24].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y113.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y114.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[25].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y114.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y115.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[26].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y115.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y116.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/U_MUXD/O</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y116.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[27].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG</twBEL></twPathDel><twLogDel>4.928</twLogDel><twRouteDel>0.020</twRouteDel><twTotDel>4.948</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>99.6</twPctLog><twPctRoute>0.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X68Y99.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="77"><twUnconstPath anchorID="78" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.579</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twDel>3.003</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.544</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X72Y104.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.983</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>2.524</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>3.544</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>71.2</twPctLog><twPctRoute>28.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="79"><twUnconstPath anchorID="80" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.578</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twDel>3.002</twDel><twSUTime>0.541</twSUTime><twTotPathDel>3.543</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X72Y104.AMUX</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.982</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y99.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>3.543</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>71.2</twPctLog><twPctRoute>28.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0 (SLICE_X47Y105.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.565</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0</twDest><twDel>3.528</twDel><twSUTime>0.002</twSUTime><twTotPathDel>3.530</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X72Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X72Y104.C</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.715</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y105.DX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.813</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y105.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/iCAP_WR_EN</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0</twBEL></twPathDel><twLogDel>1.717</twLogDel><twRouteDel>1.813</twRouteDel><twTotDel>3.530</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X71Y90.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twUnconstPath anchorID="84" twDataPathType="twDataPathMinDelay" ><twTotDel>0.298</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twDel>0.562</twDel><twSUTime>0.229</twSUTime><twTotPathDel>0.333</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X70Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y90.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X65Y94.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMinDelay" ><twTotDel>0.423</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twDel>0.689</twDel><twSUTime>0.231</twSUTime><twTotPathDel>0.458</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y93.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y94.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y94.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.458</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X54Y103.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>0.545</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twDel>0.777</twDel><twSUTime>0.197</twSUTime><twTotPathDel>0.580</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X55Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y103.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>0.580</twTotDel><twDestClk twEdge ="twRising">s1/i8284/clk</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="89" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>637</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>620</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X62Y93.B4), 9 paths
</twPathRptBanner><twPathRpt anchorID="90"><twUnconstPath anchorID="91" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.506</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.444</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.471</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X60Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk</twSrcClk><twPathDel><twSite>SLICE_X60Y100.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y96.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.981</twLogDel><twRouteDel>2.490</twRouteDel><twTotDel>3.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="92"><twUnconstPath anchorID="93" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.274</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.212</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.239</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk</twSrcClk><twPathDel><twSite>SLICE_X66Y96.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y96.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.963</twLogDel><twRouteDel>2.276</twRouteDel><twTotDel>3.239</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="94"><twUnconstPath anchorID="95" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.177</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.115</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.142</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y96.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk</twSrcClk><twPathDel><twSite>SLICE_X66Y96.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;1&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly&lt;0&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y93.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.745</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.963</twLogDel><twRouteDel>2.179</twRouteDel><twTotDel>3.142</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X62Y93.B1), 10 paths
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.200</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.138</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.165</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk</twSrcClk><twPathDel><twSite>SLICE_X66Y98.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y98.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.500</twRouteDel><twTotDel>3.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.189</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.127</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.154</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X66Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk</twSrcClk><twPathDel><twSite>SLICE_X66Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;3&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y98.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y98.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;9&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.489</twRouteDel><twTotDel>3.154</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.088</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.026</twDel><twSUTime>0.027</twSUTime><twTotPathDel>3.053</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X69Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk</twSrcClk><twPathDel><twSite>SLICE_X69Y99.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y99.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;7&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y97.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X67Y97.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y93.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.062</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>0.665</twLogDel><twRouteDel>2.388</twRouteDel><twTotDel>3.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">icon_control0&lt;0&gt;</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLB (SLICE_X16Y103.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twUnconstPath anchorID="103" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.321</twTotDel><twSrc BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[123].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLB</twDest><twTotPathDel>2.321</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[123].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[15].U_GAND_SRL_SLICE/U_SRLB</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">s1/i8284/clk</twSrcClk><twPathDel><twSite>SLICE_X22Y90.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1&lt;123&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[123].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y103.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.871</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1&lt;123&gt;</twComp></twPathDel><twLogDel>0.450</twLogDel><twRouteDel>1.871</twRouteDel><twTotDel>2.321</twTotDel><twPctLog>19.4</twPctLog><twPctRoute>80.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="104">0</twUnmetConstCnt><twDataSheet anchorID="105" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="106"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>5058</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1729</twConnCnt></twConstCov><twStats anchorID="107"><twMinPer>9.751</twMinPer><twFootnote number="1" /><twMaxFreq>102.554</twMaxFreq><twMaxFromToDel>2.468</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Nov 11 21:11:19 2014 </twTimestamp></twFoot><twClientInfo anchorID="108"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 700 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
