;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT -30, 9
	ADD 80, 2
	SUB -30, 9
	SUB #72, @250
	ADD 3, 320
	SUB #72, @250
	ADD -1, <-20
	JMP 100, 20
	CMP -207, <-120
	JMP 100, 20
	ADD 100, 20
	SUB 300, -260
	SUB #12, @200
	DJN -501, @-70
	CMP @0, -5
	CMP @0, -5
	DJN -501, @-70
	CMP @0, -5
	SUB @-127, 100
	ADD 12, @20
	JMN 12, #10
	JMN <121, 106
	SUB -7, <-125
	SUB -7, <-125
	SPL 0, <101
	ADD 80, 2
	JMN 12, #10
	SPL 0, <802
	SUB -30, 9
	ADD -1, <-20
	SUB -30, 9
	ADD 12, @10
	SUB -30, 9
	ADD 0, <802
	ADD 0, <802
	ADD 0, <802
	SUB -207, <-120
	CMP -207, <-120
	SPL 0, <802
	MOV -4, <-20
	MOV -4, <-20
	MOV -4, <-20
	CMP -207, <-130
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	ADD 80, 2
