
---------- Begin Simulation Statistics ----------
final_tick                                26648682500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    372                       # Simulator instruction rate (inst/s)
host_mem_usage                                9961224                       # Number of bytes of host memory used
host_op_rate                                      381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42745.42                       # Real time elapsed on the host
host_tick_rate                                 455767                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15914853                       # Number of instructions simulated
sim_ops                                      16278751                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019482                       # Number of seconds simulated
sim_ticks                                 19481965000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.078660                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  759399                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               790393                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                962                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4296                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            769544                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5663                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6730                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1067                       # Number of indirect misses.
system.cpu.branchPred.lookups                  812520                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13263                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1021                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4804858                       # Number of instructions committed
system.cpu.committedOps                       4871632                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.369798                       # CPI: cycles per instruction
system.cpu.discardedOps                         13042                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2434135                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            132117                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1505939                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4848455                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296754                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      962                       # number of quiesce instructions executed
system.cpu.numCycles                         16191400                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       962                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3186882     65.42%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1997      0.04%     65.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::MemRead                 148202      3.04%     68.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1534551     31.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4871632                       # Class of committed instruction
system.cpu.quiesceCycles                     14979744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11342945                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1431442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              458690                       # Transaction distribution
system.membus.trans_dist::ReadResp             459457                       # Transaction distribution
system.membus.trans_dist::WriteReq             265512                       # Transaction distribution
system.membus.trans_dist::WriteResp            265512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          527                       # Transaction distribution
system.membus.trans_dist::WriteClean               18                       # Transaction distribution
system.membus.trans_dist::CleanEvict              359                       # Transaction distribution
system.membus.trans_dist::ReadExReq               278                       # Transaction distribution
system.membus.trans_dist::ReadExResp              279                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            182                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           585                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       714752                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        714752                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1432062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1451004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2880903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        88960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119036                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45874812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2155152                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000006                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002456                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2155139    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2155152                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3626400336                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19015375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              363015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3909625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15355570                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2795423465                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             911500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       922982                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       922982                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2874060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45765292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4870159625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3884290095                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2465126000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       883214                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       883214    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       883214                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2035477875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2545664000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29294592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46596096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       915456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5240832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1560864317                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    844346861                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2405211179                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    888077974                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1503677478                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2391755452                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2448942291                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2348024339                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4796966630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11648                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11648                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          182                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          201                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       597886                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        62417                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         660303                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       597886                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       597886                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       597886                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        62417                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        660303                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29348672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16484416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       457728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              458573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          545                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257569                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1503677478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2775901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1506453379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1790374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    844346861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            846137235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1790374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2348024339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2775901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2352590614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    714706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000558544000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              825509                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274754                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      458572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257569                       # Number of write requests accepted
system.mem_ctrls.readBursts                    458572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257569                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16096                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14795324985                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2292630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26831632485                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32267.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58517.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       394                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   427688                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239827                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                458572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257569                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    788                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.255094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.150359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.960114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1040      2.14%      2.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1054      2.17%      4.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          970      2.00%      6.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          638      1.31%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          782      1.61%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          689      1.42%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          874      1.80%     12.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          708      1.46%     13.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41831     86.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48586                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1812.399209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1699.402624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    673.984082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           67     26.48%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     27.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          180     71.15%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1018.090909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    993.326108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.575252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           25      9.88%     10.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          226     89.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29345664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16484928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29348608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16484416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1506.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       846.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1506.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    846.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19481738125                       # Total gap between requests
system.mem_ctrls.avgGap                      27203.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29291648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        36352                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1503526363.998703479767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2772615.596014056820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1865930.875042635482                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 844297584.971536517143                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       457728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          844                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          545                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26794798055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36834430                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18620245065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 345652754125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58538.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43642.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34165587.28                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1344826.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10020805155                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1053780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8407697345                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1924                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9732543.269231                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2450190.589182                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          962    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5700875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11973375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17285975875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9362706625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2590821                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2590821                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2590821                       # number of overall hits
system.cpu.icache.overall_hits::total         2590821                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          182                       # number of overall misses
system.cpu.icache.overall_misses::total           182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7897500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7897500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7897500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7897500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2591003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2591003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2591003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2591003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43392.857143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43392.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43392.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43392.857143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          182                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          182                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7611000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7611000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7611000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7611000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41818.681319                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41818.681319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41818.681319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41818.681319                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2590821                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2590821                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7897500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7897500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2591003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2591003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43392.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43392.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7611000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7611000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41818.681319                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41818.681319                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           343.481655                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1130997                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36483.774194                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   343.481655                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.670863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.670863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5182188                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5182188                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       244516                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           244516                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       244516                       # number of overall hits
system.cpu.dcache.overall_hits::total          244516                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1072                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1072                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1072                       # number of overall misses
system.cpu.dcache.overall_misses::total          1072                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     82030375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     82030375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     82030375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     82030375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       245588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       245588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       245588                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       245588                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004365                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004365                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004365                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004365                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76520.872201                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76520.872201                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76520.872201                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76520.872201                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          527                       # number of writebacks
system.cpu.dcache.writebacks::total               527                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          209                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          209                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          863                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65424750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65424750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65424750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65424750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20894500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20894500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003514                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003514                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003514                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003514                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75810.834299                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75810.834299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75810.834299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75810.834299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.058201                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.058201                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    855                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       148861                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          148861                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           585                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     47363750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47363750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       149446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       149446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80963.675214                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80963.675214                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     46452250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     46452250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20894500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20894500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003914                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003914                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79405.555556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79405.555556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.854470                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.854470                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34666625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34666625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        96142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        96142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71184.034908                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71184.034908                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18972500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18972500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68246.402878                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68246.402878                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7455621375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7455621375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10431.060529                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10431.060529                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       136587                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       136587                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       578165                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       578165                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7200204211                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7200204211                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12453.545633                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12453.545633                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.391967                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17114                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               873                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.603666                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.391967                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          129                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6701232                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6701232                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26648682500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26648833125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    372                       # Simulator instruction rate (inst/s)
host_mem_usage                                9961224                       # Number of bytes of host memory used
host_op_rate                                      381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 42745.52                       # Real time elapsed on the host
host_tick_rate                                 455770                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15914862                       # Number of instructions simulated
sim_ops                                      16278766                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019482                       # Number of seconds simulated
sim_ticks                                 19482115625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.077935                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  759400                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               790400                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                963                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4298                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            769544                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5663                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6730                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1067                       # Number of indirect misses.
system.cpu.branchPred.lookups                  812529                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   13265                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1021                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4804867                       # Number of instructions committed
system.cpu.committedOps                       4871647                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.369842                       # CPI: cycles per instruction
system.cpu.discardedOps                         13049                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2434156                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            132117                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1505940                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4848648                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296750                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      962                       # number of quiesce instructions executed
system.cpu.numCycles                         16191641                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       962                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3186890     65.42%     65.42% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1997      0.04%     65.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.46% # Class of committed instruction
system.cpu.op_class_0::MemRead                 148208      3.04%     68.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1534551     31.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4871647                       # Class of committed instruction
system.cpu.quiesceCycles                     14979744                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11342993                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1431446                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              458690                       # Transaction distribution
system.membus.trans_dist::ReadResp             459459                       # Transaction distribution
system.membus.trans_dist::WriteReq             265512                       # Transaction distribution
system.membus.trans_dist::WriteResp            265512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          528                       # Transaction distribution
system.membus.trans_dist::WriteClean               18                       # Transaction distribution
system.membus.trans_dist::CleanEvict              360                       # Transaction distribution
system.membus.trans_dist::ReadExReq               278                       # Transaction distribution
system.membus.trans_dist::ReadExResp              279                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            182                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           587                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       714752                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        714752                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           42                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1432068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1451010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2880909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        89152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       119228                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45875004                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2155154                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000006                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002456                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2155141    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      13      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2155154                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3626410211                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19015375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              363015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3909625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           15367070                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2795423465                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             911500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       922982                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       922982                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2874060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45765292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4870159625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             25.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3884290095                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2465126000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       883214                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       883214    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       883214                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2035477875                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2545664000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29294592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46596096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       915456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5240832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1560852250                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    844340333                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2405192583                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    888071108                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1503665853                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2391736960                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2448923357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2348006186                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4796929543                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11648                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11648                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11648                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          182                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           19                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          201                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       597882                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        62416                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         660298                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       597882                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       597882                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       597882                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        62416                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        660298                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          54208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29348800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16484480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       457728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              458575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          546                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257570                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1503665853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2782449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1506448302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1793645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    844340333                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            846133978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1793645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2348006186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2782449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2352582280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    714706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000558544000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              825514                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274754                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      458574                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257570                       # Number of write requests accepted
system.mem_ctrls.readBursts                    458574                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257570                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16096                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14795324985                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2292640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26831684985                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32267.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58517.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       394                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   427690                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239827                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                458574                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257570                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    788                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48586                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.255094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   871.150359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.960114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1040      2.14%      2.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1054      2.17%      4.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          970      2.00%      6.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          638      1.31%      7.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          782      1.61%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          689      1.42%     10.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          874      1.80%     12.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          708      1.46%     13.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41831     86.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48586                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1812.399209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1699.402624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    673.984082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.40%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           67     26.48%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     27.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          180     71.15%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1018.090909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    993.326108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.575252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           25      9.88%     10.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          226     89.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29345792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16484928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29348736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16484480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1506.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       846.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1506.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    846.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19482088125                       # Total gap between requests
system.mem_ctrls.avgGap                      27204.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29291648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        54144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        36352                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1503514739.560016155243                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2779164.288016076200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1865916.448691644473                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 844291057.327096581459                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       457728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          546                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26794798055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     36886930                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18620245065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 345652754125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58538.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43601.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34103012.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1344826.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10020805155                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1053780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8407847970                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1924                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9732543.269231                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2450190.589182                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          962    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5700875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11973375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17286126500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9362706625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2590833                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2590833                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2590833                       # number of overall hits
system.cpu.icache.overall_hits::total         2590833                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          182                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            182                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          182                       # number of overall misses
system.cpu.icache.overall_misses::total           182                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7897500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7897500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7897500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7897500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2591015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2591015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2591015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2591015                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43392.857143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43392.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43392.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43392.857143                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          182                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          182                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          182                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          182                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7611000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7611000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7611000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7611000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41818.681319                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41818.681319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41818.681319                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41818.681319                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2590833                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2590833                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          182                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           182                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7897500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7897500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2591015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2591015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43392.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43392.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          182                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7611000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7611000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41818.681319                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41818.681319                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           343.481798                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5746300                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               393                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14621.628499                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   343.481798                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.670863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.670863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          362                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5182212                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5182212                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       244520                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           244520                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       244520                       # number of overall hits
system.cpu.dcache.overall_hits::total          244520                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1074                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1074                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1074                       # number of overall misses
system.cpu.dcache.overall_misses::total          1074                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     82151000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     82151000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     82151000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     82151000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       245594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       245594                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       245594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       245594                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004373                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004373                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004373                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004373                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76490.689013                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76490.689013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76490.689013                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76490.689013                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          528                       # number of writebacks
system.cpu.dcache.writebacks::total               528                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          209                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          209                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          865                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          865                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     65542250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     65542250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     65542250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     65542250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20894500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20894500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003522                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003522                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75771.387283                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75771.387283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75771.387283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75771.387283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2211.058201                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2211.058201                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       148865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          148865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           587                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     47484375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47484375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       149452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       149452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003928                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80893.313458                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80893.313458                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          587                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          587                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     46569750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     46569750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20894500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20894500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003928                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003928                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79335.178876                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79335.178876                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21719.854470                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21719.854470                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        95655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          95655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34666625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34666625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        96142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        96142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71184.034908                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71184.034908                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          278                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     18972500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18972500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68246.402878                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68246.402878                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7455621375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7455621375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10431.060529                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10431.060529                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       136587                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       136587                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       578165                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       578165                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7200204211                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7200204211                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12453.545633                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12453.545633                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.391917                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              248769                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1378                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            180.529028                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.391917                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994906                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6701258                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6701258                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26648833125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
