Running: xsim.dir/uart_lite_tb_time_synth/xsimk.exe -simmode gui -wdb uart_lite_tb_time_synth.wdb -simrunnum 0 -socket 5026
Design successfully loaded
Design Loading Memory Usage: 9548 KB (Peak: 9548 KB)
Design Loading CPU Usage: 0 ms
Simulation completed
Simulation Memory Usage: 18840 KB (Peak: 18840 KB)
Simulation CPU Usage: 11156 ms
