

================================================================
== Vivado HLS Report for 'mod3'
================================================================
* Date:           Tue Aug 25 09:27:40 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.199|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.19>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%a_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %a) nounwind" [poly.c:5]   --->   Operation 2 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp_135 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %a_read, i32 4, i32 7)" [poly.c:11]   --->   Operation 3 'partselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_197_cast = zext i4 %tmp_135 to i5" [poly.c:11]   --->   Operation 4 'zext' 'tmp_197_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %a_read to i4" [poly.c:11]   --->   Operation 5 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_198_cast = zext i4 %tmp to i5" [poly.c:11]   --->   Operation 6 'zext' 'tmp_198_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.49ns)   --->   "%tmp_136 = add i4 %tmp_135, %tmp" [poly.c:11]   --->   Operation 7 'add' 'tmp_136' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.49ns)   --->   "%r_1 = add i5 %tmp_198_cast, %tmp_197_cast" [poly.c:11]   --->   Operation 8 'add' 'r_1' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_137 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %r_1, i32 2, i32 4)" [poly.c:12]   --->   Operation 9 'partselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_199_cast = zext i3 %tmp_137 to i4" [poly.c:12]   --->   Operation 10 'zext' 'tmp_199_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_228 = trunc i8 %a_read to i2" [poly.c:5]   --->   Operation 11 'trunc' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_s = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_read, i32 4, i32 5)" [poly.c:5]   --->   Operation 12 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.20ns)   --->   "%fold1_cast = add i2 %tmp_s, %tmp_228" [poly.c:12]   --->   Operation 13 'add' 'fold1_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_200_cast = zext i2 %fold1_cast to i4" [poly.c:12]   --->   Operation 14 'zext' 'tmp_200_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.34ns)   --->   "%r_2 = add i4 %tmp_200_cast, %tmp_199_cast" [poly.c:12]   --->   Operation 15 'add' 'r_2' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_138 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_2, i32 2, i32 3)" [poly.c:13]   --->   Operation 16 'partselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_201_cast = zext i2 %tmp_138 to i3" [poly.c:13]   --->   Operation 17 'zext' 'tmp_201_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_215 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_136, i32 2, i32 3)" [poly.c:13]   --->   Operation 18 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.20ns)   --->   "%fold2_cast = add i2 %fold1_cast, %tmp_215" [poly.c:13]   --->   Operation 19 'add' 'fold2_cast' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_202_cast = zext i2 %fold2_cast to i3" [poly.c:13]   --->   Operation 20 'zext' 'tmp_202_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.20ns)   --->   "%r_3 = add i3 %tmp_202_cast, %tmp_201_cast" [poly.c:13]   --->   Operation 21 'add' 'r_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.34ns)   --->   "%t = add i3 -3, %r_3" [poly.c:15]   --->   Operation 22 'add' 't' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_229 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %t, i32 2)" [poly.c:16]   --->   Operation 23 'bitselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node tmp_200)   --->   "%c_cast = select i1 %tmp_229, i3 -1, i3 0" [poly.c:16]   --->   Operation 24 'select' 'c_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_200)   --->   "%tmp_198 = and i3 %r_3, %c_cast" [poly.c:18]   --->   Operation 25 'and' 'tmp_198' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tmp_200)   --->   "%tmp_203_cast = zext i3 %tmp_198 to i16" [poly.c:18]   --->   Operation 26 'zext' 'tmp_203_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_200)   --->   "%not_tmp_s = xor i1 %tmp_229, true" [poly.c:16]   --->   Operation 27 'xor' 'not_tmp_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp_200)   --->   "%tmp_204_cast_cast = select i1 %not_tmp_s, i3 -1, i3 0" [poly.c:18]   --->   Operation 28 'select' 'tmp_204_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp_200)   --->   "%tmp_199 = and i3 %t, %tmp_204_cast_cast" [poly.c:18]   --->   Operation 29 'and' 'tmp_199' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp_200)   --->   "%tmp_205_cast = sext i3 %tmp_199 to i16" [poly.c:18]   --->   Operation 30 'sext' 'tmp_205_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.81ns) (out node of the LUT)   --->   "%tmp_200 = xor i16 %tmp_203_cast, %tmp_205_cast" [poly.c:18]   --->   Operation 31 'xor' 'tmp_200' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "ret i16 %tmp_200" [poly.c:18]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.2ns
The critical path consists of the following:
	wire read on port 'a' (poly.c:5) [2]  (0 ns)
	'add' operation ('r', poly.c:11) [8]  (1.49 ns)
	'add' operation ('r', poly.c:12) [15]  (1.35 ns)
	'add' operation ('r', poly.c:13) [21]  (1.2 ns)
	'add' operation ('t', poly.c:15) [22]  (1.35 ns)
	'select' operation ('c_cast', poly.c:16) [24]  (0 ns)
	'and' operation ('tmp_198', poly.c:18) [25]  (0 ns)
	'xor' operation ('tmp_200', poly.c:18) [31]  (0.813 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
