--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CORTEXM0DS_preroute.twx CORTEXM0DS_map.ncd -o
CORTEXM0DS_preroute.twr CORTEXM0DS.pcf -ucf CORTEXM0DS.ucf

Design file:              CORTEXM0DS_map.ncd
Physical constraint file: CORTEXM0DS.pcf
Device,package,speed:     xc6slx150t,fgg900,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_HCLK = PERIOD TIMEGRP "HCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 268571374 paths analyzed, 2673 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.828ns.
--------------------------------------------------------------------------------

Paths for end point u_logic/Ka83z4 (SLICE_X5Y68.AX), 519105 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_logic/Z4l2z4 (FF)
  Destination:          u_logic/Ka83z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.793ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         HCLK_BUFGP rising at 0.000ns
  Destination Clock:    HCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_logic/Z4l2z4 to u_logic/Ka83z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y56.AQ      Tcko                  0.476   u_logic/Z4l2z4
                                                       u_logic/Z4l2z4
    SLICE_X65Y54.B2      net (fanout=5)     e  1.079   u_logic/Z4l2z4
    SLICE_X65Y54.B       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Ayzwx41
    SLICE_X65Y54.A6      net (fanout=4)     e  0.414   u_logic/Ayzwx41
    SLICE_X65Y54.A       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Mmux_Qzzwx411
    SLICE_X62Y55.B5      net (fanout=7)     e  0.621   u_logic/Qzzwx4
    SLICE_X62Y55.B       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/Jjuwx43
    SLICE_X63Y56.D6      net (fanout=11)    e  0.611   u_logic/Jjuwx4
    SLICE_X63Y56.D       Tilo                  0.259   u_logic/Zad3z4
                                                       u_logic/U5pwx43_SW0_SW2
    SLICE_X62Y55.C5      net (fanout=1)     e  0.648   N654
    SLICE_X62Y55.C       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/U5pwx43_SW0
    SLICE_X60Y54.B6      net (fanout=1)     e  0.562   N439
    SLICE_X60Y54.B       Tilo                  0.254   N126
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o3_SW0
    SLICE_X56Y54.A3      net (fanout=2)     e  0.767   N126
    SLICE_X56Y54.A       Tilo                  0.254   u_logic/Pazwx42
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o4_SW1
    SLICE_X55Y55.D2      net (fanout=1)     e  0.916   N437
    SLICE_X55Y55.D       Tilo                  0.259   u_logic/Vzywx4
                                                       u_logic/Vzywx43
    SLICE_X54Y56.B5      net (fanout=9)     e  0.504   u_logic/Vzywx4
    SLICE_X54Y56.B       Tilo                  0.235   u_logic/B1a3z4
                                                       u_logic/Mmux_Ozywx411
    SLICE_X43Y60.B6      net (fanout=6)     e  1.271   u_logic/Ozywx4
    SLICE_X43Y60.B       Tilo                  0.259   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_logic/E5owx44
    SLICE_X44Y61.D6      net (fanout=16)    e  0.894   u_logic/E5owx4
    SLICE_X44Y61.D       Tilo                  0.254   u_logic/Tauwx4_Abuwx4_AND_4036_o5
                                                       u_logic/Tauwx4_Abuwx4_AND_4036_o3
    SLICE_X28Y61.C6      net (fanout=1)     e  1.251   u_logic/Tauwx4_Abuwx4_AND_4036_o5
    SLICE_X28Y61.C       Tilo                  0.235   u_logic/Qe0wx4
                                                       u_logic/Tauwx4_Abuwx4_AND_4036_o13
    SLICE_X10Y68.D6      net (fanout=9)     e  1.715   u_logic/Tauwx4_Abuwx4_AND_4036_o
    SLICE_X10Y68.D       Tilo                  0.254   u_logic/B173z4
                                                       u_logic/Mc0wx4_SW0
    SLICE_X10Y68.C5      net (fanout=1)     e  0.418   N232
    SLICE_X10Y68.C       Tilo                  0.255   u_logic/B173z4
                                                       u_logic/Mc0wx4
    SLICE_X5Y68.AX       net (fanout=15)    e  1.026   u_logic/Mc0wx4
    SLICE_X5Y68.CLK      Tdick                 0.114   u_logic/Ka83z4
                                                       u_logic/Ka83z4
    -------------------------------------------------  ---------------------------
    Total                                     16.793ns (4.096ns logic, 12.697ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_logic/X0c3z4 (FF)
  Destination:          u_logic/Ka83z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.768ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         HCLK_BUFGP rising at 0.000ns
  Destination Clock:    HCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_logic/X0c3z4 to u_logic/Ka83z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.BQ      Tcko                  0.476   u_logic/X0c3z4
                                                       u_logic/X0c3z4
    SLICE_X65Y54.B6      net (fanout=9)     e  1.054   u_logic/X0c3z4
    SLICE_X65Y54.B       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Ayzwx41
    SLICE_X65Y54.A6      net (fanout=4)     e  0.414   u_logic/Ayzwx41
    SLICE_X65Y54.A       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Mmux_Qzzwx411
    SLICE_X62Y55.B5      net (fanout=7)     e  0.621   u_logic/Qzzwx4
    SLICE_X62Y55.B       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/Jjuwx43
    SLICE_X63Y56.D6      net (fanout=11)    e  0.611   u_logic/Jjuwx4
    SLICE_X63Y56.D       Tilo                  0.259   u_logic/Zad3z4
                                                       u_logic/U5pwx43_SW0_SW2
    SLICE_X62Y55.C5      net (fanout=1)     e  0.648   N654
    SLICE_X62Y55.C       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/U5pwx43_SW0
    SLICE_X60Y54.B6      net (fanout=1)     e  0.562   N439
    SLICE_X60Y54.B       Tilo                  0.254   N126
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o3_SW0
    SLICE_X56Y54.A3      net (fanout=2)     e  0.767   N126
    SLICE_X56Y54.A       Tilo                  0.254   u_logic/Pazwx42
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o4_SW1
    SLICE_X55Y55.D2      net (fanout=1)     e  0.916   N437
    SLICE_X55Y55.D       Tilo                  0.259   u_logic/Vzywx4
                                                       u_logic/Vzywx43
    SLICE_X54Y56.B5      net (fanout=9)     e  0.504   u_logic/Vzywx4
    SLICE_X54Y56.B       Tilo                  0.235   u_logic/B1a3z4
                                                       u_logic/Mmux_Ozywx411
    SLICE_X43Y60.B6      net (fanout=6)     e  1.271   u_logic/Ozywx4
    SLICE_X43Y60.B       Tilo                  0.259   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_logic/E5owx44
    SLICE_X44Y61.D6      net (fanout=16)    e  0.894   u_logic/E5owx4
    SLICE_X44Y61.D       Tilo                  0.254   u_logic/Tauwx4_Abuwx4_AND_4036_o5
                                                       u_logic/Tauwx4_Abuwx4_AND_4036_o3
    SLICE_X28Y61.C6      net (fanout=1)     e  1.251   u_logic/Tauwx4_Abuwx4_AND_4036_o5
    SLICE_X28Y61.C       Tilo                  0.235   u_logic/Qe0wx4
                                                       u_logic/Tauwx4_Abuwx4_AND_4036_o13
    SLICE_X10Y68.D6      net (fanout=9)     e  1.715   u_logic/Tauwx4_Abuwx4_AND_4036_o
    SLICE_X10Y68.D       Tilo                  0.254   u_logic/B173z4
                                                       u_logic/Mc0wx4_SW0
    SLICE_X10Y68.C5      net (fanout=1)     e  0.418   N232
    SLICE_X10Y68.C       Tilo                  0.255   u_logic/B173z4
                                                       u_logic/Mc0wx4
    SLICE_X5Y68.AX       net (fanout=15)    e  1.026   u_logic/Mc0wx4
    SLICE_X5Y68.CLK      Tdick                 0.114   u_logic/Ka83z4
                                                       u_logic/Ka83z4
    -------------------------------------------------  ---------------------------
    Total                                     16.768ns (4.096ns logic, 12.672ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_logic/H8l2z4 (FF)
  Destination:          u_logic/Ka83z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.726ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         HCLK_BUFGP rising at 0.000ns
  Destination Clock:    HCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_logic/H8l2z4 to u_logic/Ka83z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y55.DQ      Tcko                  0.525   u_logic/H8l2z4
                                                       u_logic/H8l2z4
    SLICE_X65Y54.B1      net (fanout=4)     e  0.963   u_logic/H8l2z4
    SLICE_X65Y54.B       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Ayzwx41
    SLICE_X65Y54.A6      net (fanout=4)     e  0.414   u_logic/Ayzwx41
    SLICE_X65Y54.A       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Mmux_Qzzwx411
    SLICE_X62Y55.B5      net (fanout=7)     e  0.621   u_logic/Qzzwx4
    SLICE_X62Y55.B       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/Jjuwx43
    SLICE_X63Y56.D6      net (fanout=11)    e  0.611   u_logic/Jjuwx4
    SLICE_X63Y56.D       Tilo                  0.259   u_logic/Zad3z4
                                                       u_logic/U5pwx43_SW0_SW2
    SLICE_X62Y55.C5      net (fanout=1)     e  0.648   N654
    SLICE_X62Y55.C       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/U5pwx43_SW0
    SLICE_X60Y54.B6      net (fanout=1)     e  0.562   N439
    SLICE_X60Y54.B       Tilo                  0.254   N126
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o3_SW0
    SLICE_X56Y54.A3      net (fanout=2)     e  0.767   N126
    SLICE_X56Y54.A       Tilo                  0.254   u_logic/Pazwx42
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o4_SW1
    SLICE_X55Y55.D2      net (fanout=1)     e  0.916   N437
    SLICE_X55Y55.D       Tilo                  0.259   u_logic/Vzywx4
                                                       u_logic/Vzywx43
    SLICE_X54Y56.B5      net (fanout=9)     e  0.504   u_logic/Vzywx4
    SLICE_X54Y56.B       Tilo                  0.235   u_logic/B1a3z4
                                                       u_logic/Mmux_Ozywx411
    SLICE_X43Y60.B6      net (fanout=6)     e  1.271   u_logic/Ozywx4
    SLICE_X43Y60.B       Tilo                  0.259   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_logic/E5owx44
    SLICE_X44Y61.D6      net (fanout=16)    e  0.894   u_logic/E5owx4
    SLICE_X44Y61.D       Tilo                  0.254   u_logic/Tauwx4_Abuwx4_AND_4036_o5
                                                       u_logic/Tauwx4_Abuwx4_AND_4036_o3
    SLICE_X28Y61.C6      net (fanout=1)     e  1.251   u_logic/Tauwx4_Abuwx4_AND_4036_o5
    SLICE_X28Y61.C       Tilo                  0.235   u_logic/Qe0wx4
                                                       u_logic/Tauwx4_Abuwx4_AND_4036_o13
    SLICE_X10Y68.D6      net (fanout=9)     e  1.715   u_logic/Tauwx4_Abuwx4_AND_4036_o
    SLICE_X10Y68.D       Tilo                  0.254   u_logic/B173z4
                                                       u_logic/Mc0wx4_SW0
    SLICE_X10Y68.C5      net (fanout=1)     e  0.418   N232
    SLICE_X10Y68.C       Tilo                  0.255   u_logic/B173z4
                                                       u_logic/Mc0wx4
    SLICE_X5Y68.AX       net (fanout=15)    e  1.026   u_logic/Mc0wx4
    SLICE_X5Y68.CLK      Tdick                 0.114   u_logic/Ka83z4
                                                       u_logic/Ka83z4
    -------------------------------------------------  ---------------------------
    Total                                     16.726ns (4.145ns logic, 12.581ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point u_logic/Vr23z4 (SLICE_X4Y75.AX), 795618 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_logic/Fij2z4 (FF)
  Destination:          u_logic/Vr23z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.723ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         HCLK_BUFGP rising at 0.000ns
  Destination Clock:    HCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_logic/Fij2z4 to u_logic/Vr23z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y80.BQ      Tcko                  0.525   u_logic/Fij2z4
                                                       u_logic/Fij2z4
    SLICE_X32Y77.C4      net (fanout=227)   e  0.824   u_logic/Fij2z4
    SLICE_X32Y77.C       Tilo                  0.235   u_logic/L5owx4
                                                       u_logic/Agqvx41
    SLICE_X40Y70.A6      net (fanout=5)     e  1.458   u_logic/Agqvx4
    SLICE_X40Y70.A       Tilo                  0.254   N180
                                                       u_logic/Lstwx41
    SLICE_X42Y62.D6      net (fanout=21)    e  1.108   u_logic/Lstwx41
    SLICE_X42Y62.D       Tilo                  0.235   u_logic/I7owx4
                                                       u_logic/I7owx41
    SLICE_X40Y70.C5      net (fanout=23)    e  1.111   u_logic/I7owx4
    SLICE_X40Y70.C       Tilo                  0.255   N180
                                                       u_logic/I5xwx4_P5xwx4_AND_4367_o4
    SLICE_X29Y68.C5      net (fanout=1)     e  0.988   u_logic/I5xwx4_P5xwx4_AND_4367_o5
    SLICE_X29Y68.C       Tilo                  0.259   u_logic/Av13z4
                                                       u_logic/I5xwx4_P5xwx4_AND_4367_o5
    SLICE_X29Y68.A5      net (fanout=1)     e  0.619   u_logic/I5xwx4_P5xwx4_AND_4367_o6
    SLICE_X29Y68.A       Tilo                  0.259   u_logic/Av13z4
                                                       u_logic/I5xwx4_P5xwx4_AND_4367_o6
    SLICE_X38Y62.A6      net (fanout=3)     e  1.131   u_logic/I5xwx4_P5xwx4_AND_4367_o7
    SLICE_X38Y62.A       Tilo                  0.235   u_logic/Gjt2z4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o211_SW1
    SLICE_X38Y62.CX      net (fanout=2)     e  0.633   N426
    SLICE_X38Y62.CMUX    Tcxc                  0.192   u_logic/Gjt2z4
                                                       u_logic/Hfxwx4_Ofxwx4_AND_4393_o6_SW6
    SLICE_X39Y61.B4      net (fanout=1)     e  0.765   N695
    SLICE_X39Y61.B       Tilo                  0.259   u_logic/Qz43z4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o5
    SLICE_X38Y61.B4      net (fanout=1)     e  0.508   u_logic/Uqwwx4_Brwwx4_AND_4324_o5
    SLICE_X38Y61.B       Tilo                  0.235   u_logic/Z863z4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o6
    SLICE_X11Y62.D6      net (fanout=16)    e  1.860   u_logic/Uqwwx4_Brwwx4_AND_4324_o
    SLICE_X11Y62.D       Tilo                  0.259   u_logic/Q6u2z4
                                                       u_logic/Q8rwx4
    SLICE_X6Y75.C6       net (fanout=18)    e  1.396   u_logic/Q8rwx4
    SLICE_X6Y75.C        Tilo                  0.255   u_logic/Vuo2z4
                                                       u_logic/F6zvx43
    SLICE_X4Y75.AX       net (fanout=15)    e  0.751   u_logic/F6zvx4
    SLICE_X4Y75.CLK      Tdick                 0.114   u_logic/Vr23z4
                                                       u_logic/Vr23z4
    -------------------------------------------------  ---------------------------
    Total                                     16.723ns (3.571ns logic, 13.152ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_logic/Z4l2z4 (FF)
  Destination:          u_logic/Vr23z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.674ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         HCLK_BUFGP rising at 0.000ns
  Destination Clock:    HCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_logic/Z4l2z4 to u_logic/Vr23z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y56.AQ      Tcko                  0.476   u_logic/Z4l2z4
                                                       u_logic/Z4l2z4
    SLICE_X65Y54.B2      net (fanout=5)     e  1.079   u_logic/Z4l2z4
    SLICE_X65Y54.B       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Ayzwx41
    SLICE_X65Y54.A6      net (fanout=4)     e  0.414   u_logic/Ayzwx41
    SLICE_X65Y54.A       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Mmux_Qzzwx411
    SLICE_X62Y55.B5      net (fanout=7)     e  0.621   u_logic/Qzzwx4
    SLICE_X62Y55.B       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/Jjuwx43
    SLICE_X63Y56.D6      net (fanout=11)    e  0.611   u_logic/Jjuwx4
    SLICE_X63Y56.D       Tilo                  0.259   u_logic/Zad3z4
                                                       u_logic/U5pwx43_SW0_SW2
    SLICE_X62Y55.C5      net (fanout=1)     e  0.648   N654
    SLICE_X62Y55.C       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/U5pwx43_SW0
    SLICE_X60Y54.B6      net (fanout=1)     e  0.562   N439
    SLICE_X60Y54.B       Tilo                  0.254   N126
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o3_SW0
    SLICE_X56Y54.A3      net (fanout=2)     e  0.767   N126
    SLICE_X56Y54.A       Tilo                  0.254   u_logic/Pazwx42
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o4_SW1
    SLICE_X55Y55.D2      net (fanout=1)     e  0.916   N437
    SLICE_X55Y55.D       Tilo                  0.259   u_logic/Vzywx4
                                                       u_logic/Vzywx43
    SLICE_X54Y56.B5      net (fanout=9)     e  0.504   u_logic/Vzywx4
    SLICE_X54Y56.B       Tilo                  0.235   u_logic/B1a3z4
                                                       u_logic/Mmux_Ozywx411
    SLICE_X43Y60.B6      net (fanout=6)     e  1.271   u_logic/Ozywx4
    SLICE_X43Y60.B       Tilo                  0.259   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_logic/E5owx44
    SLICE_X43Y60.D6      net (fanout=16)    e  0.327   u_logic/E5owx4
    SLICE_X43Y60.D       Tilo                  0.259   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X38Y61.B3      net (fanout=1)     e  0.841   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X38Y61.B       Tilo                  0.235   u_logic/Z863z4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o6
    SLICE_X11Y62.D6      net (fanout=16)    e  1.860   u_logic/Uqwwx4_Brwwx4_AND_4324_o
    SLICE_X11Y62.D       Tilo                  0.259   u_logic/Q6u2z4
                                                       u_logic/Q8rwx4
    SLICE_X6Y75.C6       net (fanout=18)    e  1.396   u_logic/Q8rwx4
    SLICE_X6Y75.C        Tilo                  0.255   u_logic/Vuo2z4
                                                       u_logic/F6zvx43
    SLICE_X4Y75.AX       net (fanout=15)    e  0.751   u_logic/F6zvx4
    SLICE_X4Y75.CLK      Tdick                 0.114   u_logic/Vr23z4
                                                       u_logic/Vr23z4
    -------------------------------------------------  ---------------------------
    Total                                     16.674ns (4.106ns logic, 12.568ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_logic/X0c3z4 (FF)
  Destination:          u_logic/Vr23z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.649ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         HCLK_BUFGP rising at 0.000ns
  Destination Clock:    HCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_logic/X0c3z4 to u_logic/Vr23z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.BQ      Tcko                  0.476   u_logic/X0c3z4
                                                       u_logic/X0c3z4
    SLICE_X65Y54.B6      net (fanout=9)     e  1.054   u_logic/X0c3z4
    SLICE_X65Y54.B       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Ayzwx41
    SLICE_X65Y54.A6      net (fanout=4)     e  0.414   u_logic/Ayzwx41
    SLICE_X65Y54.A       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Mmux_Qzzwx411
    SLICE_X62Y55.B5      net (fanout=7)     e  0.621   u_logic/Qzzwx4
    SLICE_X62Y55.B       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/Jjuwx43
    SLICE_X63Y56.D6      net (fanout=11)    e  0.611   u_logic/Jjuwx4
    SLICE_X63Y56.D       Tilo                  0.259   u_logic/Zad3z4
                                                       u_logic/U5pwx43_SW0_SW2
    SLICE_X62Y55.C5      net (fanout=1)     e  0.648   N654
    SLICE_X62Y55.C       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/U5pwx43_SW0
    SLICE_X60Y54.B6      net (fanout=1)     e  0.562   N439
    SLICE_X60Y54.B       Tilo                  0.254   N126
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o3_SW0
    SLICE_X56Y54.A3      net (fanout=2)     e  0.767   N126
    SLICE_X56Y54.A       Tilo                  0.254   u_logic/Pazwx42
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o4_SW1
    SLICE_X55Y55.D2      net (fanout=1)     e  0.916   N437
    SLICE_X55Y55.D       Tilo                  0.259   u_logic/Vzywx4
                                                       u_logic/Vzywx43
    SLICE_X54Y56.B5      net (fanout=9)     e  0.504   u_logic/Vzywx4
    SLICE_X54Y56.B       Tilo                  0.235   u_logic/B1a3z4
                                                       u_logic/Mmux_Ozywx411
    SLICE_X43Y60.B6      net (fanout=6)     e  1.271   u_logic/Ozywx4
    SLICE_X43Y60.B       Tilo                  0.259   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_logic/E5owx44
    SLICE_X43Y60.D6      net (fanout=16)    e  0.327   u_logic/E5owx4
    SLICE_X43Y60.D       Tilo                  0.259   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X38Y61.B3      net (fanout=1)     e  0.841   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X38Y61.B       Tilo                  0.235   u_logic/Z863z4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o6
    SLICE_X11Y62.D6      net (fanout=16)    e  1.860   u_logic/Uqwwx4_Brwwx4_AND_4324_o
    SLICE_X11Y62.D       Tilo                  0.259   u_logic/Q6u2z4
                                                       u_logic/Q8rwx4
    SLICE_X6Y75.C6       net (fanout=18)    e  1.396   u_logic/Q8rwx4
    SLICE_X6Y75.C        Tilo                  0.255   u_logic/Vuo2z4
                                                       u_logic/F6zvx43
    SLICE_X4Y75.AX       net (fanout=15)    e  0.751   u_logic/F6zvx4
    SLICE_X4Y75.CLK      Tdick                 0.114   u_logic/Vr23z4
                                                       u_logic/Vr23z4
    -------------------------------------------------  ---------------------------
    Total                                     16.649ns (4.106ns logic, 12.543ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point u_logic/Cai3z4 (SLICE_X8Y75.AX), 795618 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_logic/Fij2z4 (FF)
  Destination:          u_logic/Cai3z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.700ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         HCLK_BUFGP rising at 0.000ns
  Destination Clock:    HCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_logic/Fij2z4 to u_logic/Cai3z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y80.BQ      Tcko                  0.525   u_logic/Fij2z4
                                                       u_logic/Fij2z4
    SLICE_X32Y77.C4      net (fanout=227)   e  0.824   u_logic/Fij2z4
    SLICE_X32Y77.C       Tilo                  0.235   u_logic/L5owx4
                                                       u_logic/Agqvx41
    SLICE_X40Y70.A6      net (fanout=5)     e  1.458   u_logic/Agqvx4
    SLICE_X40Y70.A       Tilo                  0.254   N180
                                                       u_logic/Lstwx41
    SLICE_X42Y62.D6      net (fanout=21)    e  1.108   u_logic/Lstwx41
    SLICE_X42Y62.D       Tilo                  0.235   u_logic/I7owx4
                                                       u_logic/I7owx41
    SLICE_X40Y70.C5      net (fanout=23)    e  1.111   u_logic/I7owx4
    SLICE_X40Y70.C       Tilo                  0.255   N180
                                                       u_logic/I5xwx4_P5xwx4_AND_4367_o4
    SLICE_X29Y68.C5      net (fanout=1)     e  0.988   u_logic/I5xwx4_P5xwx4_AND_4367_o5
    SLICE_X29Y68.C       Tilo                  0.259   u_logic/Av13z4
                                                       u_logic/I5xwx4_P5xwx4_AND_4367_o5
    SLICE_X29Y68.A5      net (fanout=1)     e  0.619   u_logic/I5xwx4_P5xwx4_AND_4367_o6
    SLICE_X29Y68.A       Tilo                  0.259   u_logic/Av13z4
                                                       u_logic/I5xwx4_P5xwx4_AND_4367_o6
    SLICE_X38Y62.A6      net (fanout=3)     e  1.131   u_logic/I5xwx4_P5xwx4_AND_4367_o7
    SLICE_X38Y62.A       Tilo                  0.235   u_logic/Gjt2z4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o211_SW1
    SLICE_X38Y62.CX      net (fanout=2)     e  0.633   N426
    SLICE_X38Y62.CMUX    Tcxc                  0.192   u_logic/Gjt2z4
                                                       u_logic/Hfxwx4_Ofxwx4_AND_4393_o6_SW6
    SLICE_X39Y61.B4      net (fanout=1)     e  0.765   N695
    SLICE_X39Y61.B       Tilo                  0.259   u_logic/Qz43z4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o5
    SLICE_X38Y61.B4      net (fanout=1)     e  0.508   u_logic/Uqwwx4_Brwwx4_AND_4324_o5
    SLICE_X38Y61.B       Tilo                  0.235   u_logic/Z863z4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o6
    SLICE_X11Y62.D6      net (fanout=16)    e  1.860   u_logic/Uqwwx4_Brwwx4_AND_4324_o
    SLICE_X11Y62.D       Tilo                  0.259   u_logic/Q6u2z4
                                                       u_logic/Q8rwx4
    SLICE_X6Y75.C6       net (fanout=18)    e  1.396   u_logic/Q8rwx4
    SLICE_X6Y75.C        Tilo                  0.255   u_logic/Vuo2z4
                                                       u_logic/F6zvx43
    SLICE_X8Y75.AX       net (fanout=15)    e  0.728   u_logic/F6zvx4
    SLICE_X8Y75.CLK      Tdick                 0.114   u_logic/Cai3z4
                                                       u_logic/Cai3z4
    -------------------------------------------------  ---------------------------
    Total                                     16.700ns (3.571ns logic, 13.129ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_logic/Z4l2z4 (FF)
  Destination:          u_logic/Cai3z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.651ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         HCLK_BUFGP rising at 0.000ns
  Destination Clock:    HCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_logic/Z4l2z4 to u_logic/Cai3z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y56.AQ      Tcko                  0.476   u_logic/Z4l2z4
                                                       u_logic/Z4l2z4
    SLICE_X65Y54.B2      net (fanout=5)     e  1.079   u_logic/Z4l2z4
    SLICE_X65Y54.B       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Ayzwx41
    SLICE_X65Y54.A6      net (fanout=4)     e  0.414   u_logic/Ayzwx41
    SLICE_X65Y54.A       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Mmux_Qzzwx411
    SLICE_X62Y55.B5      net (fanout=7)     e  0.621   u_logic/Qzzwx4
    SLICE_X62Y55.B       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/Jjuwx43
    SLICE_X63Y56.D6      net (fanout=11)    e  0.611   u_logic/Jjuwx4
    SLICE_X63Y56.D       Tilo                  0.259   u_logic/Zad3z4
                                                       u_logic/U5pwx43_SW0_SW2
    SLICE_X62Y55.C5      net (fanout=1)     e  0.648   N654
    SLICE_X62Y55.C       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/U5pwx43_SW0
    SLICE_X60Y54.B6      net (fanout=1)     e  0.562   N439
    SLICE_X60Y54.B       Tilo                  0.254   N126
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o3_SW0
    SLICE_X56Y54.A3      net (fanout=2)     e  0.767   N126
    SLICE_X56Y54.A       Tilo                  0.254   u_logic/Pazwx42
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o4_SW1
    SLICE_X55Y55.D2      net (fanout=1)     e  0.916   N437
    SLICE_X55Y55.D       Tilo                  0.259   u_logic/Vzywx4
                                                       u_logic/Vzywx43
    SLICE_X54Y56.B5      net (fanout=9)     e  0.504   u_logic/Vzywx4
    SLICE_X54Y56.B       Tilo                  0.235   u_logic/B1a3z4
                                                       u_logic/Mmux_Ozywx411
    SLICE_X43Y60.B6      net (fanout=6)     e  1.271   u_logic/Ozywx4
    SLICE_X43Y60.B       Tilo                  0.259   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_logic/E5owx44
    SLICE_X43Y60.D6      net (fanout=16)    e  0.327   u_logic/E5owx4
    SLICE_X43Y60.D       Tilo                  0.259   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X38Y61.B3      net (fanout=1)     e  0.841   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X38Y61.B       Tilo                  0.235   u_logic/Z863z4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o6
    SLICE_X11Y62.D6      net (fanout=16)    e  1.860   u_logic/Uqwwx4_Brwwx4_AND_4324_o
    SLICE_X11Y62.D       Tilo                  0.259   u_logic/Q6u2z4
                                                       u_logic/Q8rwx4
    SLICE_X6Y75.C6       net (fanout=18)    e  1.396   u_logic/Q8rwx4
    SLICE_X6Y75.C        Tilo                  0.255   u_logic/Vuo2z4
                                                       u_logic/F6zvx43
    SLICE_X8Y75.AX       net (fanout=15)    e  0.728   u_logic/F6zvx4
    SLICE_X8Y75.CLK      Tdick                 0.114   u_logic/Cai3z4
                                                       u_logic/Cai3z4
    -------------------------------------------------  ---------------------------
    Total                                     16.651ns (4.106ns logic, 12.545ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_logic/X0c3z4 (FF)
  Destination:          u_logic/Cai3z4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.626ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         HCLK_BUFGP rising at 0.000ns
  Destination Clock:    HCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_logic/X0c3z4 to u_logic/Cai3z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.BQ      Tcko                  0.476   u_logic/X0c3z4
                                                       u_logic/X0c3z4
    SLICE_X65Y54.B6      net (fanout=9)     e  1.054   u_logic/X0c3z4
    SLICE_X65Y54.B       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Ayzwx41
    SLICE_X65Y54.A6      net (fanout=4)     e  0.414   u_logic/Ayzwx41
    SLICE_X65Y54.A       Tilo                  0.259   u_logic/Qfc3z4
                                                       u_logic/Mmux_Qzzwx411
    SLICE_X62Y55.B5      net (fanout=7)     e  0.621   u_logic/Qzzwx4
    SLICE_X62Y55.B       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/Jjuwx43
    SLICE_X63Y56.D6      net (fanout=11)    e  0.611   u_logic/Jjuwx4
    SLICE_X63Y56.D       Tilo                  0.259   u_logic/Zad3z4
                                                       u_logic/U5pwx43_SW0_SW2
    SLICE_X62Y55.C5      net (fanout=1)     e  0.648   N654
    SLICE_X62Y55.C       Tilo                  0.235   u_logic/T7d3z4
                                                       u_logic/U5pwx43_SW0
    SLICE_X60Y54.B6      net (fanout=1)     e  0.562   N439
    SLICE_X60Y54.B       Tilo                  0.254   N126
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o3_SW0
    SLICE_X56Y54.A3      net (fanout=2)     e  0.767   N126
    SLICE_X56Y54.A       Tilo                  0.254   u_logic/Pazwx42
                                                       u_logic/C7zwx4_J7zwx4_AND_4564_o4_SW1
    SLICE_X55Y55.D2      net (fanout=1)     e  0.916   N437
    SLICE_X55Y55.D       Tilo                  0.259   u_logic/Vzywx4
                                                       u_logic/Vzywx43
    SLICE_X54Y56.B5      net (fanout=9)     e  0.504   u_logic/Vzywx4
    SLICE_X54Y56.B       Tilo                  0.235   u_logic/B1a3z4
                                                       u_logic/Mmux_Ozywx411
    SLICE_X43Y60.B6      net (fanout=6)     e  1.271   u_logic/Ozywx4
    SLICE_X43Y60.B       Tilo                  0.259   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_logic/E5owx44
    SLICE_X43Y60.D6      net (fanout=16)    e  0.327   u_logic/E5owx4
    SLICE_X43Y60.D       Tilo                  0.259   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X38Y61.B3      net (fanout=1)     e  0.841   u_logic/Uqwwx4_Brwwx4_AND_4324_o4
    SLICE_X38Y61.B       Tilo                  0.235   u_logic/Z863z4
                                                       u_logic/Uqwwx4_Brwwx4_AND_4324_o6
    SLICE_X11Y62.D6      net (fanout=16)    e  1.860   u_logic/Uqwwx4_Brwwx4_AND_4324_o
    SLICE_X11Y62.D       Tilo                  0.259   u_logic/Q6u2z4
                                                       u_logic/Q8rwx4
    SLICE_X6Y75.C6       net (fanout=18)    e  1.396   u_logic/Q8rwx4
    SLICE_X6Y75.C        Tilo                  0.255   u_logic/Vuo2z4
                                                       u_logic/F6zvx43
    SLICE_X8Y75.AX       net (fanout=15)    e  0.728   u_logic/F6zvx4
    SLICE_X8Y75.CLK      Tdick                 0.114   u_logic/Cai3z4
                                                       u_logic/Cai3z4
    -------------------------------------------------  ---------------------------
    Total                                     16.626ns (4.106ns logic, 12.520ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_HCLK = PERIOD TIMEGRP "HCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_logic/Y6t2z4 (SLICE_X46Y77.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.588ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_logic/Bby2z4 (FF)
  Destination:          u_logic/Y6t2z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         HCLK_BUFGP rising at 20.000ns
  Destination Clock:    HCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_logic/Bby2z4 to u_logic/Y6t2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y77.BQ      Tcko                  0.198   u_logic/Y7y2z4
                                                       u_logic/Bby2z4
    SLICE_X46Y77.A5      net (fanout=5)     e  0.200   u_logic/Bby2z4
    SLICE_X46Y77.CLK     Tah         (-Th)    -0.190   u_logic/Y6t2z4
                                                       u_logic/By4wx4
                                                       u_logic/Y6t2z4
    -------------------------------------------------  ---------------------------
    Total                                      0.588ns (0.388ns logic, 0.200ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point u_logic/Pty2z4 (SLICE_X46Y81.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_logic/Urw2z4 (FF)
  Destination:          u_logic/Pty2z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         HCLK_BUFGP rising at 20.000ns
  Destination Clock:    HCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_logic/Urw2z4 to u_logic/Pty2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y81.DQ      Tcko                  0.198   u_logic/Urw2z4
                                                       u_logic/Urw2z4
    SLICE_X46Y81.A3      net (fanout=2)     e  0.354   u_logic/Urw2z4
    SLICE_X46Y81.CLK     Tah         (-Th)    -0.190   u_logic/Pty2z4
                                                       u_logic/O5nvx4
                                                       u_logic/Pty2z4
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.388ns logic, 0.354ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point u_logic/Ddi3z4 (SLICE_X51Y66.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_logic/Cma3z4 (FF)
  Destination:          u_logic/Ddi3z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         HCLK_BUFGP rising at 20.000ns
  Destination Clock:    HCLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_logic/Cma3z4 to u_logic/Ddi3z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y65.BQ      Tcko                  0.198   u_logic/Cma3z4
                                                       u_logic/Cma3z4
    SLICE_X51Y66.B6      net (fanout=2)     e  0.382   u_logic/Cma3z4
    SLICE_X51Y66.CLK     Tah         (-Th)    -0.215   u_logic/Ddi3z4
                                                       u_logic/Gnmvx41
                                                       u_logic/Ddi3z4
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.413ns logic, 0.382ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_HCLK = PERIOD TIMEGRP "HCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: HCLK_BUFGP/BUFG/I0
  Logical resource: HCLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: HCLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u_logic/Ey03z4/CLK
  Logical resource: u_logic/Ey03z4/CK
  Location pin: SLICE_X2Y62.CLK
  Clock network: HCLK_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: u_logic/Ey03z4/SR
  Logical resource: u_logic/Ey03z4/SR
  Location pin: SLICE_X2Y62.SR
  Clock network: u_logic/hreset_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock HCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
HCLK           |   16.828|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 268571374 paths, 0 nets, and 18128 connections

Design statistics:
   Minimum period:  16.828ns{1}   (Maximum frequency:  59.425MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 12 15:34:22 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 450 MB



