# Systems-Synthesis-and-Modeling
Projects Completed in System Synthesis and Modeling are made entirely in the Verilog coding language through ModelSim.
