Analysis & Synthesis report for top
Sat Aug 03 20:50:59 2019
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|sdram_top:sdram_top_inst|state
 11. State Machine - |top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|state
 12. State Machine - |top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state
 13. State Machine - |top|uart_tx:uart_tx_inst|cu_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst|altsyncram:altsyncram_component|altsyncram_pms1:auto_generated
 20. Source assignments for rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst|altsyncram:altsyncram_component|altsyncram_qms1:auto_generated
 21. Parameter Settings for User Entity Instance: wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst|altsyncram:altsyncram_component
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "wfifo:wfifo_inst"
 25. Port Connectivity Checks: "uart_tx:uart_tx_inst"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages
 29. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Aug 03 20:50:59 2019           ;
; Quartus Prime Version           ; 18.1.1 Build 646 04/11/2019 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 280                                             ;
; Total pins                      ; 43                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 16,384                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; wfifo.v                          ; yes             ; User Verilog HDL File        ; C:/Users/xuboy/Desktop/sdram/src/proj/wfifo.v                               ;         ;
; uart_tx.v                        ; yes             ; User Verilog HDL File        ; C:/Users/xuboy/Desktop/sdram/src/proj/uart_tx.v                             ;         ;
; uart_rx.v                        ; yes             ; User Verilog HDL File        ; C:/Users/xuboy/Desktop/sdram/src/proj/uart_rx.v                             ;         ;
; top.v                            ; yes             ; User Verilog HDL File        ; C:/Users/xuboy/Desktop/sdram/src/proj/top.v                                 ;         ;
; sdram_write.v                    ; yes             ; User Verilog HDL File        ; C:/Users/xuboy/Desktop/sdram/src/proj/sdram_write.v                         ;         ;
; sdram_top.v                      ; yes             ; User Verilog HDL File        ; C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v                           ;         ;
; sdram_read.v                     ; yes             ; User Verilog HDL File        ; C:/Users/xuboy/Desktop/sdram/src/proj/sdram_read.v                          ;         ;
; sdram_init.v                     ; yes             ; User Verilog HDL File        ; C:/Users/xuboy/Desktop/sdram/src/proj/sdram_init.v                          ;         ;
; sdram_aref.v                     ; yes             ; User Verilog HDL File        ; C:/Users/xuboy/Desktop/sdram/src/proj/sdram_aref.v                          ;         ;
; rfifo.v                          ; yes             ; User Verilog HDL File        ; C:/Users/xuboy/Desktop/sdram/src/proj/rfifo.v                               ;         ;
; cmd_decode.v                     ; yes             ; User Verilog HDL File        ; C:/Users/xuboy/Desktop/sdram/src/proj/cmd_decode.v                          ;         ;
; ram_1024x8_w.v                   ; yes             ; User Wizard-Generated File   ; C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_w.v                        ;         ;
; ram_1024x8_r.v                   ; yes             ; User Wizard-Generated File   ; C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_r.v                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_pms1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/xuboy/Desktop/sdram/src/proj/db/altsyncram_pms1.tdf                ;         ;
; db/altsyncram_qms1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/xuboy/Desktop/sdram/src/proj/db/altsyncram_qms1.tdf                ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 172        ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 278        ;
;     -- 7 input functions                    ; 0          ;
;     -- 6 input functions                    ; 36         ;
;     -- 5 input functions                    ; 42         ;
;     -- 4 input functions                    ; 31         ;
;     -- <=3 input functions                  ; 169        ;
;                                             ;            ;
; Dedicated logic registers                   ; 280        ;
;                                             ;            ;
; I/O pins                                    ; 43         ;
; Total MLAB memory bits                      ; 0          ;
; Total block memory bits                     ; 16384      ;
;                                             ;            ;
; Total DSP Blocks                            ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; sclk~input ;
; Maximum fan-out                             ; 297        ;
; Total fan-out                               ; 2289       ;
; Average fan-out                             ; 3.39       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                         ; 278 (1)             ; 280 (0)                   ; 16384             ; 0          ; 43   ; 0            ; |top                                                                                                                ; top             ; work         ;
;    |cmd_decode:cmd_decode_inst|              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cmd_decode:cmd_decode_inst                                                                                     ; cmd_decode      ; work         ;
;    |rfifo:rfifo_inst|                        ; 52 (52)             ; 65 (65)                   ; 8192              ; 0          ; 0    ; 0            ; |top|rfifo:rfifo_inst                                                                                               ; rfifo           ; work         ;
;       |ram_1024x8_r:ram_1024_8_r_inst|       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst                                                                ; ram_1024x8_r    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_qms1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst|altsyncram:altsyncram_component|altsyncram_qms1:auto_generated ; altsyncram_qms1 ; work         ;
;    |sdram_top:sdram_top_inst|                ; 135 (28)            ; 140 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sdram_top:sdram_top_inst                                                                                       ; sdram_top       ; work         ;
;       |sdram_aref:sdram_aref_inst|           ; 23 (23)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst                                                            ; sdram_aref      ; work         ;
;       |sdram_init:sdram_init_inst|           ; 33 (33)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sdram_top:sdram_top_inst|sdram_init:sdram_init_inst                                                            ; sdram_init      ; work         ;
;       |sdram_read:sdram_read_inst|           ; 51 (51)             ; 77 (77)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst                                                            ; sdram_read      ; work         ;
;       |sdram_write:sdram_write_inst|         ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst                                                          ; sdram_write     ; work         ;
;    |uart_rx:uart_rx_inst|                    ; 31 (31)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |top|uart_rx:uart_rx_inst                                                                                           ; uart_rx         ; work         ;
;    |uart_tx:uart_tx_inst|                    ; 38 (38)             ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |top|uart_tx:uart_tx_inst                                                                                           ; uart_tx         ; work         ;
;    |wfifo:wfifo_inst|                        ; 15 (15)             ; 11 (11)                   ; 8192              ; 0          ; 0    ; 0            ; |top|wfifo:wfifo_inst                                                                                               ; wfifo           ; work         ;
;       |ram_1024x8_w:ram_1024_8_w_inst|       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst                                                                ; ram_1024x8_w    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_pms1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top|wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst|altsyncram:altsyncram_component|altsyncram_pms1:auto_generated ; altsyncram_pms1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst|altsyncram:altsyncram_component|altsyncram_qms1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 1024         ; 8            ; 8192 ; None ;
; wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst|altsyncram:altsyncram_component|altsyncram_pms1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 512          ; 16           ; 8192 ; None ;
+---------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |top|rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst ; ram_1024x8_r.v  ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |top|wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst ; ram_1024x8_w.v  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |top|sdram_top:sdram_top_inst|state                            ;
+-------------+------------+-------------+------------+-------------+------------+
; Name        ; state.READ ; state.WRITE ; state.AREF ; state.ARBIT ; state.IDLE ;
+-------------+------------+-------------+------------+-------------+------------+
; state.IDLE  ; 0          ; 0           ; 0          ; 0           ; 0          ;
; state.ARBIT ; 0          ; 0           ; 0          ; 1           ; 1          ;
; state.AREF  ; 0          ; 0           ; 1          ; 0           ; 1          ;
; state.WRITE ; 0          ; 1           ; 0          ; 0           ; 1          ;
; state.READ  ; 1          ; 0           ; 0          ; 0           ; 1          ;
+-------------+------------+-------------+------------+-------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|state     ;
+--------------+-------------+------------+-------------+-------------+--------------+
; Name         ; state.S_PRE ; state.S_RD ; state.S_ACT ; state.S_REQ ; state.S_IDLE ;
+--------------+-------------+------------+-------------+-------------+--------------+
; state.S_IDLE ; 0           ; 0          ; 0           ; 0           ; 0            ;
; state.S_REQ  ; 0           ; 0          ; 0           ; 1           ; 1            ;
; state.S_ACT  ; 0           ; 0          ; 1           ; 0           ; 1            ;
; state.S_RD   ; 0           ; 1          ; 0           ; 0           ; 1            ;
; state.S_PRE  ; 1           ; 0          ; 0           ; 0           ; 1            ;
+--------------+-------------+------------+-------------+-------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state   ;
+--------------+-------------+------------+-------------+-------------+--------------+
; Name         ; state.S_PRE ; state.S_WR ; state.S_ACT ; state.S_REQ ; state.S_IDLE ;
+--------------+-------------+------------+-------------+-------------+--------------+
; state.S_IDLE ; 0           ; 0          ; 0           ; 0           ; 0            ;
; state.S_REQ  ; 0           ; 0          ; 0           ; 1           ; 1            ;
; state.S_ACT  ; 0           ; 0          ; 1           ; 0           ; 1            ;
; state.S_WR   ; 0           ; 1          ; 0           ; 0           ; 1            ;
; state.S_PRE  ; 1           ; 0          ; 0           ; 0           ; 1            ;
+--------------+-------------+------------+-------------+-------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |top|uart_tx:uart_tx_inst|cu_state               ;
+----------------+----------------+----------------+---------------+
; Name           ; cu_state.TRANS ; cu_state.START ; cu_state.IDLE ;
+----------------+----------------+----------------+---------------+
; cu_state.IDLE  ; 0              ; 0              ; 0             ;
; cu_state.START ; 0              ; 1              ; 1             ;
; cu_state.TRANS ; 1              ; 0              ; 1             ;
+----------------+----------------+----------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                    ;
+-------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                           ; Reason for Removal                                                          ;
+-------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rd_cmd[3]           ; Stuck at GND due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_cmd[3]         ; Stuck at GND due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[0]         ; Stuck at VCC due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[3]         ; Stuck at GND due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|cmd_reg[3]          ; Stuck at GND due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[1]         ; Merged with sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[2] ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state.S_IDLE      ; Lost fanout                                                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state.S_REQ       ; Stuck at GND due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|wr_en                                          ; Stuck at GND due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|state.WRITE                                    ; Stuck at GND due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state.S_ACT       ; Stuck at GND due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|flag_wr_end       ; Lost fanout                                                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|act_cnt[0..3]     ; Lost fanout                                                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state.S_WR        ; Stuck at GND due to stuck port data_in                                      ;
; wfifo:wfifo_inst|sync_w2r_r2[10]                                        ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r1[10]                                        ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r2[9]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r1[9]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r2[8]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r1[8]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r2[7]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r1[7]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r2[6]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r1[6]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r2[5]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r1[5]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r2[4]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r1[4]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r2[3]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r1[3]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r2[2]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r1[2]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r2[1]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r1[1]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r2[0]                                         ; Lost fanout                                                                 ;
; wfifo:wfifo_inst|sync_w2r_r1[0]                                         ; Lost fanout                                                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_cmd[1]         ; Stuck at VCC due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|burst_cnt[0,1]    ; Stuck at GND due to stuck port data_in                                      ;
; wfifo:wfifo_inst|rdaddress[0..9]                                        ; Stuck at GND due to stuck port clock_enable                                 ;
; wfifo:wfifo_inst|sync_r2w_r1[0,2..10]                                   ; Stuck at GND due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|burst_cnt_t[0,1]  ; Stuck at GND due to stuck port data_in                                      ;
; wfifo:wfifo_inst|sync_r2w_r2[0,2..10]                                   ; Stuck at GND due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|burst_cnt_tt[0,1] ; Stuck at GND due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[0,1]     ; Stuck at GND due to stuck port clock_enable                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[0]        ; Stuck at GND due to stuck port clock                                        ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[2]       ; Stuck at GND due to stuck port clock_enable                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[1]        ; Stuck at GND due to stuck port clock                                        ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[3]       ; Stuck at GND due to stuck port clock_enable                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[2]        ; Stuck at GND due to stuck port clock                                        ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[4]       ; Stuck at GND due to stuck port clock_enable                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[3]        ; Stuck at GND due to stuck port clock                                        ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[5]       ; Stuck at GND due to stuck port clock_enable                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[4]        ; Stuck at GND due to stuck port clock                                        ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[6]       ; Stuck at GND due to stuck port clock_enable                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[5]        ; Stuck at GND due to stuck port clock                                        ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[7]       ; Stuck at GND due to stuck port clock_enable                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[6]        ; Stuck at GND due to stuck port clock                                        ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[8]       ; Stuck at GND due to stuck port clock_enable                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[7]        ; Stuck at GND due to stuck port clock                                        ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[9..12]   ; Stuck at GND due to stuck port clock_enable                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state.S_PRE       ; Stuck at GND due to stuck port data_in                                      ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|break_cnt[0..3]   ; Lost fanout                                                                 ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_cmd[0,2]       ; Stuck at VCC due to stuck port data_in                                      ;
; wfifo:wfifo_inst|sync_r2w_r1[1]                                         ; Stuck at GND due to stuck port data_in                                      ;
; wfifo:wfifo_inst|sync_r2w_r2[1]                                         ; Stuck at GND due to stuck port data_in                                      ;
; Total Number of Removed Registers = 106                                 ;                                                                             ;
+-------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                             ;
+--------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal        ; Registers Removed due to This Register                                 ;
+--------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------+
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state.S_REQ  ; Stuck at GND              ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state.S_ACT,     ;
;                                                                    ; due to stuck port data_in ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|act_cnt[3],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|act_cnt[2],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|act_cnt[1],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|act_cnt[0],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state.S_WR,      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_cmd[1],       ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|burst_cnt[1],    ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|burst_cnt[0],    ;
;                                                                    ;                           ; wfifo:wfifo_inst|rdaddress[9], wfifo:wfifo_inst|rdaddress[0],          ;
;                                                                    ;                           ; wfifo:wfifo_inst|rdaddress[8], wfifo:wfifo_inst|rdaddress[7],          ;
;                                                                    ;                           ; wfifo:wfifo_inst|rdaddress[6], wfifo:wfifo_inst|rdaddress[5],          ;
;                                                                    ;                           ; wfifo:wfifo_inst|rdaddress[4], wfifo:wfifo_inst|rdaddress[3],          ;
;                                                                    ;                           ; wfifo:wfifo_inst|rdaddress[2], wfifo:wfifo_inst|rdaddress[1],          ;
;                                                                    ;                           ; wfifo:wfifo_inst|sync_r2w_r1[10], wfifo:wfifo_inst|sync_r2w_r1[9],     ;
;                                                                    ;                           ; wfifo:wfifo_inst|sync_r2w_r1[8], wfifo:wfifo_inst|sync_r2w_r1[7],      ;
;                                                                    ;                           ; wfifo:wfifo_inst|sync_r2w_r1[6], wfifo:wfifo_inst|sync_r2w_r1[5],      ;
;                                                                    ;                           ; wfifo:wfifo_inst|sync_r2w_r1[4], wfifo:wfifo_inst|sync_r2w_r1[3],      ;
;                                                                    ;                           ; wfifo:wfifo_inst|sync_r2w_r1[2], wfifo:wfifo_inst|sync_r2w_r1[0],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|burst_cnt_t[1],  ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|burst_cnt_t[0],  ;
;                                                                    ;                           ; wfifo:wfifo_inst|sync_r2w_r2[10], wfifo:wfifo_inst|sync_r2w_r2[9],     ;
;                                                                    ;                           ; wfifo:wfifo_inst|sync_r2w_r2[8], wfifo:wfifo_inst|sync_r2w_r2[7],      ;
;                                                                    ;                           ; wfifo:wfifo_inst|sync_r2w_r2[6], wfifo:wfifo_inst|sync_r2w_r2[5],      ;
;                                                                    ;                           ; wfifo:wfifo_inst|sync_r2w_r2[4], wfifo:wfifo_inst|sync_r2w_r2[3],      ;
;                                                                    ;                           ; wfifo:wfifo_inst|sync_r2w_r2[2], wfifo:wfifo_inst|sync_r2w_r2[0],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|burst_cnt_tt[0], ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|burst_cnt_tt[1], ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[0],     ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[1],     ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[0],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[2],     ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[1],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[3],     ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[2],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[4],     ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[3],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[5],     ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[4],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[6],     ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[5],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[7],     ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[6],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[8],     ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[7],      ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[9],     ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[10],    ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[11],    ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|row_addr[12],    ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state.S_PRE,     ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_cmd[2],       ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_cmd[0],       ;
;                                                                    ;                           ; wfifo:wfifo_inst|sync_r2w_r1[1], wfifo:wfifo_inst|sync_r2w_r2[1]       ;
; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|state.S_IDLE ; Lost Fanouts              ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|break_cnt[3],    ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|break_cnt[2],    ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|break_cnt[1],    ;
;                                                                    ;                           ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|break_cnt[0]     ;
; sdram_top:sdram_top_inst|wr_en                                     ; Stuck at GND              ; sdram_top:sdram_top_inst|state.WRITE,                                  ;
;                                                                    ; due to stuck port data_in ; sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|flag_wr_end      ;
; wfifo:wfifo_inst|sync_w2r_r2[10]                                   ; Lost Fanouts              ; wfifo:wfifo_inst|sync_w2r_r1[10]                                       ;
; wfifo:wfifo_inst|sync_w2r_r2[9]                                    ; Lost Fanouts              ; wfifo:wfifo_inst|sync_w2r_r1[9]                                        ;
; wfifo:wfifo_inst|sync_w2r_r2[8]                                    ; Lost Fanouts              ; wfifo:wfifo_inst|sync_w2r_r1[8]                                        ;
; wfifo:wfifo_inst|sync_w2r_r2[7]                                    ; Lost Fanouts              ; wfifo:wfifo_inst|sync_w2r_r1[7]                                        ;
; wfifo:wfifo_inst|sync_w2r_r2[6]                                    ; Lost Fanouts              ; wfifo:wfifo_inst|sync_w2r_r1[6]                                        ;
; wfifo:wfifo_inst|sync_w2r_r2[5]                                    ; Lost Fanouts              ; wfifo:wfifo_inst|sync_w2r_r1[5]                                        ;
; wfifo:wfifo_inst|sync_w2r_r2[4]                                    ; Lost Fanouts              ; wfifo:wfifo_inst|sync_w2r_r1[4]                                        ;
; wfifo:wfifo_inst|sync_w2r_r2[3]                                    ; Lost Fanouts              ; wfifo:wfifo_inst|sync_w2r_r1[3]                                        ;
; wfifo:wfifo_inst|sync_w2r_r2[2]                                    ; Lost Fanouts              ; wfifo:wfifo_inst|sync_w2r_r1[2]                                        ;
; wfifo:wfifo_inst|sync_w2r_r2[1]                                    ; Lost Fanouts              ; wfifo:wfifo_inst|sync_w2r_r1[1]                                        ;
; wfifo:wfifo_inst|sync_w2r_r2[0]                                    ; Lost Fanouts              ; wfifo:wfifo_inst|sync_w2r_r1[0]                                        ;
+--------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 280   ;
; Number of registers using Synchronous Clear  ; 45    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 275   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 108   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; uart_tx:uart_tx_inst|tx_data_r[0]                               ; 1       ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|cmd_reg[1]  ; 3       ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rd_cmd[1]   ; 1       ;
; sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|aref_cmd[2] ; 2       ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|cmd_reg[2]  ; 3       ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rd_cmd[2]   ; 1       ;
; sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rd_cmd[0]   ; 1       ;
; sdram_top:sdram_top_inst|sdram_init:sdram_init_inst|cmd_reg[0]  ; 3       ;
; Total number of inverted registers = 8                          ;         ;
+-----------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|act_cnt[3]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|burst_cnt[0]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|break_cnt[1]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|act_cnt[2]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|burst_cnt[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|break_cnt[0] ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|uart_tx:uart_tx_inst|baud_cnt[3]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|col_cnt[0]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|col_cnt[1]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_tx:uart_tx_inst|bit_cnt[1]                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|uart_tx:uart_tx_inst|tx_data_r[2]                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|uart_rx:uart_rx_inst|bit_cnt[3]                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|uart_rx:uart_rx_inst|baud_cnt[0]                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst|ref_req_cnt[6] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|rd_addr[11]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sdram_top:sdram_top_inst|sdram_write:sdram_write_inst|wr_addr[11]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sdram_top:sdram_top_inst|sdram_read:sdram_read_inst|next_state     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |top|sdram_top:sdram_top_inst|Selector15                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|sdram_top:sdram_top_inst|Selector6                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst|altsyncram:altsyncram_component|altsyncram_pms1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst|altsyncram:altsyncram_component|altsyncram_qms1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_pms1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_qms1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                            ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Name                                      ; Value                                                                           ;
+-------------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                               ;
; Entity Instance                           ; wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 16                                                                              ;
;     -- NUMWORDS_B                         ; 512                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
; Entity Instance                           ; rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                       ;
;     -- WIDTH_A                            ; 16                                                                              ;
;     -- NUMWORDS_A                         ; 512                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                    ;
;     -- WIDTH_B                            ; 8                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wfifo:wfifo_inst"                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; fifo_empty         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wfifo_deepth_eight ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx:uart_tx_inst"                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data_vld ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 280                         ;
;     CLR               ; 140                         ;
;     CLR SCLR          ; 27                          ;
;     ENA CLR           ; 90                          ;
;     ENA CLR SCLR      ; 18                          ;
;     plain             ; 5                           ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 280                         ;
;     arith             ; 104                         ;
;         1 data inputs ; 98                          ;
;         2 data inputs ; 6                           ;
;     normal            ; 176                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 29                          ;
;         4 data inputs ; 31                          ;
;         5 data inputs ; 42                          ;
;         6 data inputs ; 36                          ;
; boundary_port         ; 43                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition
    Info: Processing started: Sat Aug 03 20:50:41 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sdram_model_plus.v
    Info (12023): Found entity 1: sdram_model_plus File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_model_plus.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file wfifo.v
    Info (12023): Found entity 1: wfifo File: C:/Users/xuboy/Desktop/sdram/src/proj/wfifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/xuboy/Desktop/sdram/src/proj/uart_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/xuboy/Desktop/sdram/src/proj/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_write.v
    Info (12023): Found entity 1: sdram_write File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_write.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_top.v
    Info (12023): Found entity 1: sdram_top File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_read.v
    Info (12023): Found entity 1: sdram_read File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_read.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_init.v
    Info (12023): Found entity 1: sdram_init File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_init.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_aref.v
    Info (12023): Found entity 1: sdram_aref File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_aref.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rfifo.v
    Info (12023): Found entity 1: rfifo File: C:/Users/xuboy/Desktop/sdram/src/proj/rfifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cmd_decode.v
    Info (12023): Found entity 1: cmd_decode File: C:/Users/xuboy/Desktop/sdram/src/proj/cmd_decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_1024x8_w.v
    Info (12023): Found entity 1: ram_1024x8_w File: C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_w.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram_1024x8_r.v
    Info (12023): Found entity 1: ram_1024x8_r File: C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_r.v Line: 40
Warning (10227): Verilog HDL Port Declaration warning at sdram_model_plus.v(292): data type declaration for "data_sign" declares packed dimensions but the port declaration declaration does not File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_model_plus.v Line: 292
Info (10499): HDL info at sdram_model_plus.v(291): see declaration for object "data_sign" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_model_plus.v Line: 291
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx_inst" File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 57
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uart_tx_inst" File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 70
Info (12128): Elaborating entity "cmd_decode" for hierarchy "cmd_decode:cmd_decode_inst" File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 85
Info (12128): Elaborating entity "wfifo" for hierarchy "wfifo:wfifo_inst" File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 98
Info (12128): Elaborating entity "ram_1024x8_w" for hierarchy "wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst" File: C:/Users/xuboy/Desktop/sdram/src/proj/wfifo.v Line: 69
Info (12128): Elaborating entity "altsyncram" for hierarchy "wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst|altsyncram:altsyncram_component" File: C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_w.v Line: 94
Info (12130): Elaborated megafunction instantiation "wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst|altsyncram:altsyncram_component" File: C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_w.v Line: 94
Info (12133): Instantiated megafunction "wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_w.v Line: 94
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pms1.tdf
    Info (12023): Found entity 1: altsyncram_pms1 File: C:/Users/xuboy/Desktop/sdram/src/proj/db/altsyncram_pms1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pms1" for hierarchy "wfifo:wfifo_inst|ram_1024x8_w:ram_1024_8_w_inst|altsyncram:altsyncram_component|altsyncram_pms1:auto_generated" File: c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "rfifo" for hierarchy "rfifo:rfifo_inst" File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 111
Info (12128): Elaborating entity "ram_1024x8_r" for hierarchy "rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst" File: C:/Users/xuboy/Desktop/sdram/src/proj/rfifo.v Line: 67
Info (12128): Elaborating entity "altsyncram" for hierarchy "rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst|altsyncram:altsyncram_component" File: C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_r.v Line: 94
Info (12130): Elaborated megafunction instantiation "rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst|altsyncram:altsyncram_component" File: C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_r.v Line: 94
Info (12133): Instantiated megafunction "rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/xuboy/Desktop/sdram/src/proj/ram_1024x8_r.v Line: 94
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qms1.tdf
    Info (12023): Found entity 1: altsyncram_qms1 File: C:/Users/xuboy/Desktop/sdram/src/proj/db/altsyncram_qms1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qms1" for hierarchy "rfifo:rfifo_inst|ram_1024x8_r:ram_1024_8_r_inst|altsyncram:altsyncram_component|altsyncram_qms1:auto_generated" File: c:/eda/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:sdram_top_inst" File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 139
Info (10264): Verilog HDL Case Statement information at sdram_top.v(143): all case item expressions in this case statement are onehot File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 143
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_top:sdram_top_inst|sdram_init:sdram_init_inst" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 179
Info (12128): Elaborating entity "sdram_aref" for hierarchy "sdram_top:sdram_top_inst|sdram_aref:sdram_aref_inst" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 190
Info (12128): Elaborating entity "sdram_write" for hierarchy "sdram_top:sdram_top_inst|sdram_write:sdram_write_inst" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 207
Info (10264): Verilog HDL Case Statement information at sdram_write.v(155): all case item expressions in this case statement are onehot File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_write.v Line: 155
Info (10264): Verilog HDL Case Statement information at sdram_write.v(178): all case item expressions in this case statement are onehot File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_write.v Line: 178
Info (12128): Elaborating entity "sdram_read" for hierarchy "sdram_top:sdram_top_inst|sdram_read:sdram_read_inst" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 224
Info (10264): Verilog HDL Case Statement information at sdram_read.v(145): all case item expressions in this case statement are onehot File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_read.v Line: 145
Info (10264): Verilog HDL Case Statement information at sdram_read.v(168): all case item expressions in this case statement are onehot File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_read.v Line: 168
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13008): TRI or OPNDRN buffers permanently disabled
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[0]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[1]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[2]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[3]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[4]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[5]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[6]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[7]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[8]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[9]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[10]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[11]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[12]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[13]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[14]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
    Warning (13010): Node "sdram_top:sdram_top_inst|sdram_dq[15]~synth" File: C:/Users/xuboy/Desktop/sdram/src/proj/sdram_top.v Line: 15
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 10
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 11
    Warning (13410): Pin "sdram_bank[0]" is stuck at GND File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 15
    Warning (13410): Pin "sdram_bank[1]" is stuck at GND File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 15
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 17
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: C:/Users/xuboy/Desktop/sdram/src/proj/top.v Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/xuboy/Desktop/sdram/src/proj/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 435 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 24 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 376 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4840 megabytes
    Info: Processing ended: Sat Aug 03 20:50:59 2019
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/xuboy/Desktop/sdram/src/proj/output_files/top.map.smsg.


