# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sequential_clock_process.srcs/sources_1/new/dff.vhd" \
"../../../../sequential_clock_process.srcs/sim_1/new/tb_dff.vhd" \

# Do not sort compile order
nosort
