{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1470685967828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1470685967828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 08 21:52:47 2016 " "Processing started: Mon Aug 08 21:52:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1470685967828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1470685967828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VLSI_Projekat -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VLSI_Projekat -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1470685967828 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1470685968406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_BLOCK-rtl " "Found design unit 1: MEM_BLOCK-rtl" {  } { { "MEM_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/MEM_BLOCK.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969693 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_BLOCK " "Found entity 1: MEM_BLOCK" {  } { { "MEM_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/MEM_BLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470685969693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-rtl " "Found design unit 1: CPU-rtl" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969709 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470685969709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_BLOCK-rtl " "Found design unit 1: IF_BLOCK-rtl" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969709 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_BLOCK " "Found entity 1: IF_BLOCK" {  } { { "IF_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/IF_BLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470685969709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instr_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTR_CACHE-RTL " "Found design unit 1: INSTR_CACHE-RTL" {  } { { "INSTR_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/INSTR_CACHE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969709 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTR_CACHE " "Found entity 1: INSTR_CACHE" {  } { { "INSTR_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/INSTR_CACHE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470685969709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_BLOCK-rtl " "Found design unit 1: ID_BLOCK-rtl" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969724 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_BLOCK " "Found entity 1: ID_BLOCK" {  } { { "ID_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/ID_BLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470685969724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_BLOCK-rtl " "Found design unit 1: EX_BLOCK-rtl" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969724 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_BLOCK " "Found entity 1: EX_BLOCK" {  } { { "EX_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/EX_BLOCK.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470685969724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE-rtl " "Found design unit 1: REG_FILE-rtl" {  } { { "REG_FILE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/REG_FILE.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969740 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/REG_FILE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470685969740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_CACHE-rtl " "Found design unit 1: DATA_CACHE-rtl" {  } { { "DATA_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/DATA_CACHE.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969740 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_CACHE " "Found entity 1: DATA_CACHE" {  } { { "DATA_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/DATA_CACHE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470685969740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wb_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB_BLOCK-rtl " "Found design unit 1: WB_BLOCK-rtl" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969740 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB_BLOCK " "Found entity 1: WB_BLOCK" {  } { { "WB_BLOCK.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/WB_BLOCK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470685969740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470685969740 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "i DATA_CACHE.vhd(56) " "VHDL error at DATA_CACHE.vhd(56): object \"i\" is used but not declared" {  } { { "DATA_CACHE.vhd" "" { Text "E:/Ignjat backup/Fax/4. Godina/VLSI/Projekat/DATA_CACHE.vhd" 56 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1470685969881 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1470685970152 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 08 21:52:50 2016 " "Processing ended: Mon Aug 08 21:52:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1470685970152 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1470685970152 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1470685970152 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1470685970152 ""}
