#[doc = "Register `DC8` reader"]
pub type R = crate::R<DC8_SPEC>;
#[doc = "Register `DC8` writer"]
pub type W = crate::W<DC8_SPEC>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN0` reader - ADC Module 0 AIN0 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN0_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN0` writer - ADC Module 0 AIN0 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN1` reader - ADC Module 0 AIN1 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN1_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN1` writer - ADC Module 0 AIN1 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN2` reader - ADC Module 0 AIN2 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN2_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN2` writer - ADC Module 0 AIN2 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN3` reader - ADC Module 0 AIN3 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN3_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN3` writer - ADC Module 0 AIN3 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN4` reader - ADC Module 0 AIN4 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN4_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN4` writer - ADC Module 0 AIN4 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN4_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN5` reader - ADC Module 0 AIN5 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN5_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN5` writer - ADC Module 0 AIN5 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN5_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN6` reader - ADC Module 0 AIN6 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN6_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN6` writer - ADC Module 0 AIN6 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN6_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN7` reader - ADC Module 0 AIN7 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN7_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN7` writer - ADC Module 0 AIN7 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN7_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN8` reader - ADC Module 0 AIN8 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN8_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN8` writer - ADC Module 0 AIN8 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN8_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN9` reader - ADC Module 0 AIN9 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN9_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN9` writer - ADC Module 0 AIN9 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN9_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN10` reader - ADC Module 0 AIN10 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN10_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN10` writer - ADC Module 0 AIN10 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN10_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN11` reader - ADC Module 0 AIN11 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN11_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN11` writer - ADC Module 0 AIN11 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN11_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN12` reader - ADC Module 0 AIN12 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN12_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN12` writer - ADC Module 0 AIN12 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN12_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN13` reader - ADC Module 0 AIN13 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN13_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN13` writer - ADC Module 0 AIN13 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN13_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN14` reader - ADC Module 0 AIN14 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN14_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN14` writer - ADC Module 0 AIN14 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN14_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC0AIN15` reader - ADC Module 0 AIN15 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN15_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC0AIN15` writer - ADC Module 0 AIN15 Pin Present"]
pub type SYSCTL_DC8_ADC0AIN15_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN0` reader - ADC Module 1 AIN0 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN0_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN0` writer - ADC Module 1 AIN0 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN0_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN1` reader - ADC Module 1 AIN1 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN1_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN1` writer - ADC Module 1 AIN1 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN1_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN2` reader - ADC Module 1 AIN2 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN2_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN2` writer - ADC Module 1 AIN2 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN2_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN3` reader - ADC Module 1 AIN3 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN3_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN3` writer - ADC Module 1 AIN3 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN3_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN4` reader - ADC Module 1 AIN4 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN4_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN4` writer - ADC Module 1 AIN4 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN4_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN5` reader - ADC Module 1 AIN5 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN5_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN5` writer - ADC Module 1 AIN5 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN5_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN6` reader - ADC Module 1 AIN6 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN6_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN6` writer - ADC Module 1 AIN6 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN6_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN7` reader - ADC Module 1 AIN7 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN7_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN7` writer - ADC Module 1 AIN7 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN7_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN8` reader - ADC Module 1 AIN8 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN8_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN8` writer - ADC Module 1 AIN8 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN8_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN9` reader - ADC Module 1 AIN9 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN9_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN9` writer - ADC Module 1 AIN9 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN9_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN10` reader - ADC Module 1 AIN10 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN10_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN10` writer - ADC Module 1 AIN10 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN10_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN11` reader - ADC Module 1 AIN11 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN11_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN11` writer - ADC Module 1 AIN11 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN11_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN12` reader - ADC Module 1 AIN12 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN12_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN12` writer - ADC Module 1 AIN12 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN12_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN13` reader - ADC Module 1 AIN13 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN13_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN13` writer - ADC Module 1 AIN13 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN13_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN14` reader - ADC Module 1 AIN14 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN14_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN14` writer - ADC Module 1 AIN14 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN14_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
#[doc = "Field `SYSCTL_DC8_ADC1AIN15` reader - ADC Module 1 AIN15 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN15_R = crate::BitReader;
#[doc = "Field `SYSCTL_DC8_ADC1AIN15` writer - ADC Module 1 AIN15 Pin Present"]
pub type SYSCTL_DC8_ADC1AIN15_W<'a, REG, const O: u8> = crate::BitWriter<'a, REG, O>;
impl R {
    #[doc = "Bit 0 - ADC Module 0 AIN0 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain0(&self) -> SYSCTL_DC8_ADC0AIN0_R {
        SYSCTL_DC8_ADC0AIN0_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - ADC Module 0 AIN1 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain1(&self) -> SYSCTL_DC8_ADC0AIN1_R {
        SYSCTL_DC8_ADC0AIN1_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - ADC Module 0 AIN2 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain2(&self) -> SYSCTL_DC8_ADC0AIN2_R {
        SYSCTL_DC8_ADC0AIN2_R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - ADC Module 0 AIN3 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain3(&self) -> SYSCTL_DC8_ADC0AIN3_R {
        SYSCTL_DC8_ADC0AIN3_R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - ADC Module 0 AIN4 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain4(&self) -> SYSCTL_DC8_ADC0AIN4_R {
        SYSCTL_DC8_ADC0AIN4_R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - ADC Module 0 AIN5 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain5(&self) -> SYSCTL_DC8_ADC0AIN5_R {
        SYSCTL_DC8_ADC0AIN5_R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - ADC Module 0 AIN6 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain6(&self) -> SYSCTL_DC8_ADC0AIN6_R {
        SYSCTL_DC8_ADC0AIN6_R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - ADC Module 0 AIN7 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain7(&self) -> SYSCTL_DC8_ADC0AIN7_R {
        SYSCTL_DC8_ADC0AIN7_R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - ADC Module 0 AIN8 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain8(&self) -> SYSCTL_DC8_ADC0AIN8_R {
        SYSCTL_DC8_ADC0AIN8_R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - ADC Module 0 AIN9 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain9(&self) -> SYSCTL_DC8_ADC0AIN9_R {
        SYSCTL_DC8_ADC0AIN9_R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - ADC Module 0 AIN10 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain10(&self) -> SYSCTL_DC8_ADC0AIN10_R {
        SYSCTL_DC8_ADC0AIN10_R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - ADC Module 0 AIN11 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain11(&self) -> SYSCTL_DC8_ADC0AIN11_R {
        SYSCTL_DC8_ADC0AIN11_R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - ADC Module 0 AIN12 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain12(&self) -> SYSCTL_DC8_ADC0AIN12_R {
        SYSCTL_DC8_ADC0AIN12_R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - ADC Module 0 AIN13 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain13(&self) -> SYSCTL_DC8_ADC0AIN13_R {
        SYSCTL_DC8_ADC0AIN13_R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - ADC Module 0 AIN14 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain14(&self) -> SYSCTL_DC8_ADC0AIN14_R {
        SYSCTL_DC8_ADC0AIN14_R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - ADC Module 0 AIN15 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc0ain15(&self) -> SYSCTL_DC8_ADC0AIN15_R {
        SYSCTL_DC8_ADC0AIN15_R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - ADC Module 1 AIN0 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain0(&self) -> SYSCTL_DC8_ADC1AIN0_R {
        SYSCTL_DC8_ADC1AIN0_R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - ADC Module 1 AIN1 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain1(&self) -> SYSCTL_DC8_ADC1AIN1_R {
        SYSCTL_DC8_ADC1AIN1_R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - ADC Module 1 AIN2 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain2(&self) -> SYSCTL_DC8_ADC1AIN2_R {
        SYSCTL_DC8_ADC1AIN2_R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - ADC Module 1 AIN3 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain3(&self) -> SYSCTL_DC8_ADC1AIN3_R {
        SYSCTL_DC8_ADC1AIN3_R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - ADC Module 1 AIN4 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain4(&self) -> SYSCTL_DC8_ADC1AIN4_R {
        SYSCTL_DC8_ADC1AIN4_R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - ADC Module 1 AIN5 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain5(&self) -> SYSCTL_DC8_ADC1AIN5_R {
        SYSCTL_DC8_ADC1AIN5_R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - ADC Module 1 AIN6 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain6(&self) -> SYSCTL_DC8_ADC1AIN6_R {
        SYSCTL_DC8_ADC1AIN6_R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - ADC Module 1 AIN7 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain7(&self) -> SYSCTL_DC8_ADC1AIN7_R {
        SYSCTL_DC8_ADC1AIN7_R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - ADC Module 1 AIN8 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain8(&self) -> SYSCTL_DC8_ADC1AIN8_R {
        SYSCTL_DC8_ADC1AIN8_R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - ADC Module 1 AIN9 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain9(&self) -> SYSCTL_DC8_ADC1AIN9_R {
        SYSCTL_DC8_ADC1AIN9_R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - ADC Module 1 AIN10 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain10(&self) -> SYSCTL_DC8_ADC1AIN10_R {
        SYSCTL_DC8_ADC1AIN10_R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - ADC Module 1 AIN11 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain11(&self) -> SYSCTL_DC8_ADC1AIN11_R {
        SYSCTL_DC8_ADC1AIN11_R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - ADC Module 1 AIN12 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain12(&self) -> SYSCTL_DC8_ADC1AIN12_R {
        SYSCTL_DC8_ADC1AIN12_R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - ADC Module 1 AIN13 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain13(&self) -> SYSCTL_DC8_ADC1AIN13_R {
        SYSCTL_DC8_ADC1AIN13_R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - ADC Module 1 AIN14 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain14(&self) -> SYSCTL_DC8_ADC1AIN14_R {
        SYSCTL_DC8_ADC1AIN14_R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - ADC Module 1 AIN15 Pin Present"]
    #[inline(always)]
    pub fn sysctl_dc8_adc1ain15(&self) -> SYSCTL_DC8_ADC1AIN15_R {
        SYSCTL_DC8_ADC1AIN15_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - ADC Module 0 AIN0 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain0(&mut self) -> SYSCTL_DC8_ADC0AIN0_W<DC8_SPEC, 0> {
        SYSCTL_DC8_ADC0AIN0_W::new(self)
    }
    #[doc = "Bit 1 - ADC Module 0 AIN1 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain1(&mut self) -> SYSCTL_DC8_ADC0AIN1_W<DC8_SPEC, 1> {
        SYSCTL_DC8_ADC0AIN1_W::new(self)
    }
    #[doc = "Bit 2 - ADC Module 0 AIN2 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain2(&mut self) -> SYSCTL_DC8_ADC0AIN2_W<DC8_SPEC, 2> {
        SYSCTL_DC8_ADC0AIN2_W::new(self)
    }
    #[doc = "Bit 3 - ADC Module 0 AIN3 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain3(&mut self) -> SYSCTL_DC8_ADC0AIN3_W<DC8_SPEC, 3> {
        SYSCTL_DC8_ADC0AIN3_W::new(self)
    }
    #[doc = "Bit 4 - ADC Module 0 AIN4 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain4(&mut self) -> SYSCTL_DC8_ADC0AIN4_W<DC8_SPEC, 4> {
        SYSCTL_DC8_ADC0AIN4_W::new(self)
    }
    #[doc = "Bit 5 - ADC Module 0 AIN5 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain5(&mut self) -> SYSCTL_DC8_ADC0AIN5_W<DC8_SPEC, 5> {
        SYSCTL_DC8_ADC0AIN5_W::new(self)
    }
    #[doc = "Bit 6 - ADC Module 0 AIN6 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain6(&mut self) -> SYSCTL_DC8_ADC0AIN6_W<DC8_SPEC, 6> {
        SYSCTL_DC8_ADC0AIN6_W::new(self)
    }
    #[doc = "Bit 7 - ADC Module 0 AIN7 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain7(&mut self) -> SYSCTL_DC8_ADC0AIN7_W<DC8_SPEC, 7> {
        SYSCTL_DC8_ADC0AIN7_W::new(self)
    }
    #[doc = "Bit 8 - ADC Module 0 AIN8 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain8(&mut self) -> SYSCTL_DC8_ADC0AIN8_W<DC8_SPEC, 8> {
        SYSCTL_DC8_ADC0AIN8_W::new(self)
    }
    #[doc = "Bit 9 - ADC Module 0 AIN9 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain9(&mut self) -> SYSCTL_DC8_ADC0AIN9_W<DC8_SPEC, 9> {
        SYSCTL_DC8_ADC0AIN9_W::new(self)
    }
    #[doc = "Bit 10 - ADC Module 0 AIN10 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain10(&mut self) -> SYSCTL_DC8_ADC0AIN10_W<DC8_SPEC, 10> {
        SYSCTL_DC8_ADC0AIN10_W::new(self)
    }
    #[doc = "Bit 11 - ADC Module 0 AIN11 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain11(&mut self) -> SYSCTL_DC8_ADC0AIN11_W<DC8_SPEC, 11> {
        SYSCTL_DC8_ADC0AIN11_W::new(self)
    }
    #[doc = "Bit 12 - ADC Module 0 AIN12 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain12(&mut self) -> SYSCTL_DC8_ADC0AIN12_W<DC8_SPEC, 12> {
        SYSCTL_DC8_ADC0AIN12_W::new(self)
    }
    #[doc = "Bit 13 - ADC Module 0 AIN13 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain13(&mut self) -> SYSCTL_DC8_ADC0AIN13_W<DC8_SPEC, 13> {
        SYSCTL_DC8_ADC0AIN13_W::new(self)
    }
    #[doc = "Bit 14 - ADC Module 0 AIN14 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain14(&mut self) -> SYSCTL_DC8_ADC0AIN14_W<DC8_SPEC, 14> {
        SYSCTL_DC8_ADC0AIN14_W::new(self)
    }
    #[doc = "Bit 15 - ADC Module 0 AIN15 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc0ain15(&mut self) -> SYSCTL_DC8_ADC0AIN15_W<DC8_SPEC, 15> {
        SYSCTL_DC8_ADC0AIN15_W::new(self)
    }
    #[doc = "Bit 16 - ADC Module 1 AIN0 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain0(&mut self) -> SYSCTL_DC8_ADC1AIN0_W<DC8_SPEC, 16> {
        SYSCTL_DC8_ADC1AIN0_W::new(self)
    }
    #[doc = "Bit 17 - ADC Module 1 AIN1 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain1(&mut self) -> SYSCTL_DC8_ADC1AIN1_W<DC8_SPEC, 17> {
        SYSCTL_DC8_ADC1AIN1_W::new(self)
    }
    #[doc = "Bit 18 - ADC Module 1 AIN2 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain2(&mut self) -> SYSCTL_DC8_ADC1AIN2_W<DC8_SPEC, 18> {
        SYSCTL_DC8_ADC1AIN2_W::new(self)
    }
    #[doc = "Bit 19 - ADC Module 1 AIN3 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain3(&mut self) -> SYSCTL_DC8_ADC1AIN3_W<DC8_SPEC, 19> {
        SYSCTL_DC8_ADC1AIN3_W::new(self)
    }
    #[doc = "Bit 20 - ADC Module 1 AIN4 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain4(&mut self) -> SYSCTL_DC8_ADC1AIN4_W<DC8_SPEC, 20> {
        SYSCTL_DC8_ADC1AIN4_W::new(self)
    }
    #[doc = "Bit 21 - ADC Module 1 AIN5 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain5(&mut self) -> SYSCTL_DC8_ADC1AIN5_W<DC8_SPEC, 21> {
        SYSCTL_DC8_ADC1AIN5_W::new(self)
    }
    #[doc = "Bit 22 - ADC Module 1 AIN6 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain6(&mut self) -> SYSCTL_DC8_ADC1AIN6_W<DC8_SPEC, 22> {
        SYSCTL_DC8_ADC1AIN6_W::new(self)
    }
    #[doc = "Bit 23 - ADC Module 1 AIN7 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain7(&mut self) -> SYSCTL_DC8_ADC1AIN7_W<DC8_SPEC, 23> {
        SYSCTL_DC8_ADC1AIN7_W::new(self)
    }
    #[doc = "Bit 24 - ADC Module 1 AIN8 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain8(&mut self) -> SYSCTL_DC8_ADC1AIN8_W<DC8_SPEC, 24> {
        SYSCTL_DC8_ADC1AIN8_W::new(self)
    }
    #[doc = "Bit 25 - ADC Module 1 AIN9 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain9(&mut self) -> SYSCTL_DC8_ADC1AIN9_W<DC8_SPEC, 25> {
        SYSCTL_DC8_ADC1AIN9_W::new(self)
    }
    #[doc = "Bit 26 - ADC Module 1 AIN10 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain10(&mut self) -> SYSCTL_DC8_ADC1AIN10_W<DC8_SPEC, 26> {
        SYSCTL_DC8_ADC1AIN10_W::new(self)
    }
    #[doc = "Bit 27 - ADC Module 1 AIN11 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain11(&mut self) -> SYSCTL_DC8_ADC1AIN11_W<DC8_SPEC, 27> {
        SYSCTL_DC8_ADC1AIN11_W::new(self)
    }
    #[doc = "Bit 28 - ADC Module 1 AIN12 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain12(&mut self) -> SYSCTL_DC8_ADC1AIN12_W<DC8_SPEC, 28> {
        SYSCTL_DC8_ADC1AIN12_W::new(self)
    }
    #[doc = "Bit 29 - ADC Module 1 AIN13 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain13(&mut self) -> SYSCTL_DC8_ADC1AIN13_W<DC8_SPEC, 29> {
        SYSCTL_DC8_ADC1AIN13_W::new(self)
    }
    #[doc = "Bit 30 - ADC Module 1 AIN14 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain14(&mut self) -> SYSCTL_DC8_ADC1AIN14_W<DC8_SPEC, 30> {
        SYSCTL_DC8_ADC1AIN14_W::new(self)
    }
    #[doc = "Bit 31 - ADC Module 1 AIN15 Pin Present"]
    #[inline(always)]
    #[must_use]
    pub fn sysctl_dc8_adc1ain15(&mut self) -> SYSCTL_DC8_ADC1AIN15_W<DC8_SPEC, 31> {
        SYSCTL_DC8_ADC1AIN15_W::new(self)
    }
    #[doc = r" Writes raw bits to the register."]
    #[doc = r""]
    #[doc = r" # Safety"]
    #[doc = r""]
    #[doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.bits = bits;
        self
    }
}
#[doc = "Device Capabilities 8 ADC Channels\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`dc8::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`dc8::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct DC8_SPEC;
impl crate::RegisterSpec for DC8_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [`dc8::R`](R) reader structure"]
impl crate::Readable for DC8_SPEC {}
#[doc = "`write(|w| ..)` method takes [`dc8::W`](W) writer structure"]
impl crate::Writable for DC8_SPEC {
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
#[doc = "`reset()` method sets DC8 to value 0"]
impl crate::Resettable for DC8_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
