

Done!

At Local date and time: Wed Oct 27 16:55:46 2010
 make -f cpu_0.make netlistclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm



Done!

At Local date and time: Wed Oct 27 16:55:56 2010
 make -f cpu_0.make bitsclean started...

rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 

rm -f implementation/cpu_0_map.ncd 
rm -f __xps/cpu_0_routed



Done!

At Local date and time: Wed Oct 27 16:56:02 2010
 make -f cpu_0.make hwclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm

rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 

rm -f implementation/cpu_0_map.ncd 
rm -f __xps/cpu_0_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp cpu_0.srp



Done!

At Local date and time: Wed Oct 27 16:56:10 2010
 make -f cpu_0.make netlist started...

****************************************************
Creating system netlist for hardware specification..

****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   cpu_0.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl cpu_0.mhs 

Parse cpu_0.mhs ...

Read MPD definitions ...


Overriding IP level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xcac00000-0xcac0ffff) register_control_0	mb_plb
  (0xd0000000-0xdfffffff) DDR2_SDRAM	mb_plb

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 225 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 7
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:Push_Buttons_5Bit INSTANCE:xps_gpio -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:MDT - IPNAME:Push_Buttons_5Bit INSTANCE:xps_gpio -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:IIC_EEPROM INSTANCE:xps_iic -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_00_a\data\xps_ii
   c_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:IIC_EEPROM INSTANCE:xps_iic -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_00_a\data\xps_ii
   c_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:IIC_EEPROM INSTANCE:xps_iic -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_00_a\data\xps_ii
   c_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 223 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x01a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x01b

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x029
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x02a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x035
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x036
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x044
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x045
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x051
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x05f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x060
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x06b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x06c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x07c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x07d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x088
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x089
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ac
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ad

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0c1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0c2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0d0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0d1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0e9
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0ea
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0eb
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 718 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D value to
   0x000002FC000002FC000002FC000002FC0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 719 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C value to
   0x0000003C0000003C0000003C0000003D0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 720 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 721 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000003C0000003C000000300000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000003C0000003C000040280000003C000004350000243C000004340000243C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000004340000243C000004340000943C0000803C000080380001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0001003C000100240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0001913C0001813C000180380000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000004350000243C000004340000243C000004340000243C000004340000943C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000803C000080380001003C0001003C0001003C0001003C000140280001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C0001003C0001003C000100240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001213C000101240001213C000101240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000003C0000003C000040280000003C0000003D000004340000243C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001213C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001913C0001813C000180380000003C0000003C0000003C00004028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000003C0000003D0000003C0000003C000004340000943C0000803C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0001003C0001003C0001003C0001003C000140280001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000100240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003D0000003C0000003C00000034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0001813C000180380000003C0000003C0000003C000040280000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000003C0000003C000000340000943C0000803C000080380001003C0001003C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C000100240001913C0001813C000180380000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x000040280000003C0000003D0000003C0000003C000000340000943C0000803C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x000080380001003C0001003C0001003C0001003C000140280001003D0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003C0001003C0001003C000100240001913C0001813C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000002000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000011111000020000000000000020000000000011111000020000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000111110000000000000000000000001111100000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0011111100000000000000000000011111100000000000000000000011111100
INFO:MDT - IPNAME:SysACE_CompactFlash INSTANCE:xps_sysace -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_00_a\data\xps
   _sysace_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 64
INFO:MDT - IPNAME:SysACE_CompactFlash INSTANCE:xps_sysace -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_00_a\data\xps
   _sysace_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:SysACE_CompactFlash INSTANCE:xps_sysace -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_00_a\data\xps
   _sysace_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:register_control_0 INSTANCE:register_control -
   D:\xiao\test\cpu_0\pcores\register_control_v1_00_a\data\register_control_v2_1
   _0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:register_control_0 INSTANCE:register_control -
   D:\xiao\test\cpu_0\pcores\register_control_v1_00_a\data\register_control_v2_1
   _0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:register_control_0 INSTANCE:register_control -
   D:\xiao\test\cpu_0\pcores\register_control_v1_00_a\data\register_control_v2_1
   _0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - D:\xiao\test\cpu_0\cpu_0.mhs line 93 - 2
master(s) : 7 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - D:\xiao\test\cpu_0\cpu_0.mhs line 100 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - D:\xiao\test\cpu_0\cpu_0.mhs line 107 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...


Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - D:\xiao\test\cpu_0\cpu_0.mhs line 132 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 2.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:microblaze_0 - D:\xiao\test\cpu_0\cpu_0.mhs line 79 - Running XST
synthesis

INSTANCE:mb_plb - D:\xiao\test\cpu_0\cpu_0.mhs line 93 - Running XST synthesis

INSTANCE:ilmb - D:\xiao\test\cpu_0\cpu_0.mhs line 100 - Running XST synthesis

INSTANCE:dlmb - D:\xiao\test\cpu_0\cpu_0.mhs line 107 - Running XST synthesis

INSTANCE:dlmb_cntlr - D:\xiao\test\cpu_0\cpu_0.mhs line 114 - Running XST
synthesis

INSTANCE:ilmb_cntlr - D:\xiao\test\cpu_0\cpu_0.mhs line 123 - Running XST
synthesis

INSTANCE:lmb_bram - D:\xiao\test\cpu_0\cpu_0.mhs line 132 - Running XST
synthesis

INSTANCE:rs232_uart_1 - D:\xiao\test\cpu_0\cpu_0.mhs line 139 - Running XST
synthesis

INSTANCE:push_buttons_5bit - D:\xiao\test\cpu_0\cpu_0.mhs line 154 - Running XST
synthesis

INSTANCE:iic_eeprom - D:\xiao\test\cpu_0\cpu_0.mhs line 169 - Running XST
synthesis

INSTANCE:ddr2_sdram - D:\xiao\test\cpu_0\cpu_0.mhs line 186 - Running XST
synthesis

INSTANCE:sysace_compactflash - D:\xiao\test\cpu_0\cpu_0.mhs line 227 - Running
XST synthesis

INSTANCE:clock_generator_0 - D:\xiao\test\cpu_0\cpu_0.mhs line 245 - Running XST
synthesis

INSTANCE:debug_module - D:\xiao\test\cpu_0\cpu_0.mhs line 270 - Running XST
synthesis

INSTANCE:proc_sys_reset_0 - D:\xiao\test\cpu_0\cpu_0.mhs line 283 - Running XST
synthesis

INSTANCE:register_control_0 - D:\xiao\test\cpu_0\cpu_0.mhs line 296 - Running
XST synthesis


Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 - D:\xiao\test\cpu_0\cpu_0.mhs
line 139 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file <d:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <d:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Command Line: d:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc

Reading NGO file
"D:/xiao/test/cpu_0/implementation/rs232_uart_1_wrapper/rs232_uart_1_wrapper.ngc
" ...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../rs232_uart_1_wrapper.ngc" ...

Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...

NGCBUILD done.

IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram - D:\xiao\test\cpu_0\cpu_0.mhs
line 186 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file <d:/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file <d:/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Command Line: d:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc5vlx110tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc

Reading NGO file
"D:/xiao/test/cpu_0/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ngc"
...


Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...


Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...

NGCBUILD done.


Rebuilding cache ...

Total run time: 700.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

xst -ifn cpu_0_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
<d:/Xilinx/10.1/ISE/data/ngcflow.csf>

Command Line: d:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./cpu_0.ngc
../implementation/cpu_0.ngc

Reading NGO file "d:/xiao/test/cpu_0/synthesis/cpu_0.ngc" ...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/cpu_0.ngc" ...


Writing NGCBUILD log file "../implementation/cpu_0.blc"...

NGCBUILD done.



Done!

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
At Local date and time: Wed Oct 27 19:40:47 2010
 make -f cpu_0.make program started...

*********************************************

Creating software libraries...

*********************************************
libgen -mhs cpu_0.mhs -p xc5vlx110tff1136-1   cpu_0.mss

libgen
Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs cpu_0.mhs -p xc5vlx110tff1136-1 cpu_0.mss 


Output Directory (-od)		: D:\xiao\test\cpu_0\
Part (-p)			: virtex5

Software Specification file	: cpu_0.mss


Overriding IP level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xcac00000-0xcac0ffff) register_control_0	mb_plb
  (0xd0000000-0xdfffffff) DDR2_SDRAM	mb_plb

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 225 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...

Overriding system level properties ...

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 7
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:Push_Buttons_5Bit INSTANCE:xps_gpio -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64

INFO:MDT - IPNAME:Push_Buttons_5Bit INSTANCE:xps_gpio -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:IIC_EEPROM INSTANCE:xps_iic -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_00_a\data\xps_ii
   c_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:IIC_EEPROM INSTANCE:xps_iic -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_00_a\data\xps_ii
   c_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:IIC_EEPROM INSTANCE:xps_iic -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_00_a\data\xps_ii
   c_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 223 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x01a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x01b

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x029
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x02a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x035
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x036
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x044
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x045
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x051
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x05f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x060
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x06b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x06c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x07c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x07d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x088
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x089
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ac
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ad

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0c1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0c2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0d0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0d1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0e9
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0ea
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0eb
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 718 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D value to
   0x000002FC000002FC000002FC000002FC0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 719 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C value to
   0x0000003C0000003C0000003C0000003D0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 720 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 721 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000003C0000003C000000300000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000003C0000003C000040280000003C000004350000243C000004340000243C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000004340000243C000004340000943C0000803C000080380001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0001003C000100240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0001913C0001813C000180380000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000004350000243C000004340000243C000004340000243C000004340000943C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000803C000080380001003C0001003C0001003C0001003C000140280001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C0001003C0001003C000100240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001213C000101240001213C000101240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000003C0000003C000040280000003C0000003D000004340000243C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001213C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001913C0001813C000180380000003C0000003C0000003C00004028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000003C0000003D0000003C0000003C000004340000943C0000803C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0001003C0001003C0001003C0001003C000140280001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000100240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003D0000003C0000003C00000034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0001813C000180380000003C0000003C0000003C000040280000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000003C0000003C000000340000943C0000803C000080380001003C0001003C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C000100240001913C0001813C000180380000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x000040280000003C0000003D0000003C0000003C000000340000943C0000803C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x000080380001003C0001003C0001003C0001003C000140280001003D0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003C0001003C0001003C000100240001913C0001813C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000002000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000011111000020000000000000020000000000011111000020000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000111110000000000000000000000001111100000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0011111100000000000000000000011111100000000000000000000011111100
INFO:MDT - IPNAME:SysACE_CompactFlash INSTANCE:xps_sysace -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_00_a\data\xps
   _sysace_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 64
INFO:MDT - IPNAME:SysACE_CompactFlash INSTANCE:xps_sysace -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_00_a\data\xps
   _sysace_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:SysACE_CompactFlash INSTANCE:xps_sysace -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_00_a\data\xps
   _sysace_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:register_control_0 INSTANCE:register_control -
   D:\xiao\test\cpu_0\pcores\register_control_v1_00_a\data\register_control_v2_1
   _0.mpd line 27 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:register_control_0 INSTANCE:register_control -
   D:\xiao\test\cpu_0\pcores\register_control_v1_00_a\data\register_control_v2_1
   _0.mpd line 28 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:register_control_0 INSTANCE:register_control -
   D:\xiao\test\cpu_0\pcores\register_control_v1_00_a\data\register_control_v2_1
   _0.mpd line 29 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb - D:\xiao\test\cpu_0\cpu_0.mhs line 93 - 2
master(s) : 7 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - D:\xiao\test\cpu_0\cpu_0.mhs line 100 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - D:\xiao\test\cpu_0\cpu_0.mhs line 107 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   d:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 196 - floating connection!

Performing Clock DRCs...


INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - RS232_Uart_1
  - Push_Buttons_5Bit
  - IIC_EEPROM
  - DDR2_SDRAM
  - SysACE_CompactFlash
  - debug_module
  - register_control_0

Building Directory Structure for microblaze_0


Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v2_00_a from
d:\Xilinx\10.1\EDK\sw\lib\bsp\standalone_v2_00_a\src\ to
D:\xiao\test\cpu_0\microblaze_0\libsrc\standalone_v2_00_a\ ...


Copying files for driver uartlite_v1_13_a from
d:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_13_a\src\ to
D:\xiao\test\cpu_0\microblaze_0\libsrc\uartlite_v1_13_a\ ...


Copying files for driver gpio_v2_12_a from
d:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\gpio_v2_12_a\src\ to
D:\xiao\test\cpu_0\microblaze_0\libsrc\gpio_v2_12_a\ ...


Copying files for driver iic_v1_13_b from
d:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\iic_v1_13_b\src\ to
D:\xiao\test\cpu_0\microblaze_0\libsrc\iic_v1_13_b\ ...


Copying files for driver mpmc_v2_00_a from
d:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\mpmc_v2_00_a\src\ to
D:\xiao\test\cpu_0\microblaze_0\libsrc\mpmc_v2_00_a\ ...


Copying files for driver sysace_v1_11_a from
d:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\sysace_v1_11_a\src\ to
D:\xiao\test\cpu_0\microblaze_0\libsrc\sysace_v1_11_a\ ...


Copying files for driver register_control_v1_00_a from
D:\xiao\test\cpu_0\drivers\register_control_v1_00_a\src\ to
D:\xiao\test\cpu_0\microblaze_0\libsrc\register_control_v1_00_a\ ...


Copying files for driver cpu_v1_11_b from
d:\Xilinx\10.1\EDK\sw\XilinxProcessorIPLib\drivers\cpu_v1_11_b\src\ to
D:\xiao\test\cpu_0\microblaze_0\libsrc\cpu_v1_11_b\ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mxl-pattern-compare -mcpu=v7.10.d
 -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:

make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mhard-float -mxl-pattern-compare -mcpu=v7.10.d
 -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling iic

Compiling mpmc

Compiling sysace

Compiling register_control

Compiling cpu


Libraries generated in D:\xiao\test\cpu_0\microblaze_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 

mb-gcc -O2 /cygdrive/d/xiao/test/cpu_0/TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
    -mno-xl-soft-mul -mhard-float -mxl-pattern-compare -mcpu=v7.10.d  -Wl,-T -Wl,/cygdrive/d/xiao/test/cpu_0/TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
  

mb-size TestApp_Memory/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   7206	    300	   2090	   9596	   257c	TestApp_Memory/executable.elf




Done!

At Local date and time: Wed Oct 27 19:45:19 2010
 make -f cpu_0.make download started...

make: *** No rule to make target `implementation/cpu_0.bit', needed by `implementation/download.bit'.  Stop.



Done!

At Local date and time: Wed Oct 27 19:45:38 2010
 make -f cpu_0.make download started...

make: *** No rule to make target `implementation/cpu_0.bit', needed by `implementation/download.bit'.  Stop.



Done!

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Dec 03 21:19:19 2010
 make -f cpu_0.make init_bram started...

make: Nothing to be done for `init_bram'.



Done!

Generating Block Diagram : D:\xiao\test\cpu_0\blkdiagram\cpu_0.html...

Generated --- cpu_0.svg

Block diagram generated.

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Apr 29 16:27:50 2011
 make -f cpu_0.make netlist started...

make: Nothing to be done for `netlist'.



Done!

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
Generating Block Diagram : D:\gpu_test_v3_1122_20110428\cpu_0\blkdiagram\cpu_0.html...

Generated --- cpu_0.svg

Block diagram generated.

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Apr 29 18:10:48 2011
 make -f cpu_0.make netlist started...

make: Nothing to be done for `netlist'.



Done!

Generating Block Diagram : D:\gpu_test_v3_1122_20110428\cpu_0\blkdiagram\cpu_0.html...

Generated --- cpu_0.svg

Block diagram generated.

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon Aug 01 16:21:35 2011
 make -f cpu_0.make netlistclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm



Done!

At Local date and time: Mon Aug 01 16:21:41 2011
 make -f cpu_0.make bitsclean started...

rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 
rm -f implementation/cpu_0_map.ncd 
rm -f __xps/cpu_0_routed



Done!

At Local date and time: Mon Aug 01 16:21:47 2011
 make -f cpu_0.make hwclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm
rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 

rm -f implementation/cpu_0_map.ncd 
rm -f __xps/cpu_0_routed
rm -rf implementation synthesis xst hdl

rm -rf xst.srp cpu_0.srp



Done!

Generating Block Diagram : D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\blkdiagram\cpu_0.html...

Generated --- cpu_0.svg

Block diagram generated.

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon Aug 01 20:12:40 2011
 make -f cpu_0.make netlistclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm



Done!

At Local date and time: Mon Aug 01 20:13:13 2011
 make -f cpu_0.make netlistclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm



Done!

At Local date and time: Mon Aug 01 20:13:33 2011
 make -f cpu_0.make bitsclean started...

rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 
rm -f implementation/cpu_0_map.ncd 
rm -f __xps/cpu_0_routed



Done!

At Local date and time: Mon Aug 01 20:13:39 2011
 make -f cpu_0.make hwclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm
rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 

rm -f implementation/cpu_0_map.ncd 
rm -f __xps/cpu_0_routed
rm -rf implementation synthesis xst hdl

rm -rf xst.srp cpu_0.srp



Done!

Generating Block Diagram : D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\blkdiagram\cpu_0.html...

Generated --- cpu_0.svg

Block diagram generated.

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon Aug 01 22:27:52 2011
 make -f cpu_0.make netlistclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm



Done!

At Local date and time: Mon Aug 01 22:28:00 2011
 make -f cpu_0.make bitsclean started...

rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 
rm -f implementation/cpu_0_map.ncd 
rm -f __xps/cpu_0_routed



Done!

At Local date and time: Mon Aug 01 22:29:52 2011
 make -f cpu_0.make hwclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm
rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 
rm -f implementation/cpu_0_map.ncd 

rm -f __xps/cpu_0_routed
rm -rf implementation synthesis xst hdl

rm -rf xst.srp cpu_0.srp



Done!

Generating Block Diagram : D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\blkdiagram\cpu_0.html...

Generated --- cpu_0.svg

Block diagram generated.

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Aug 02 09:52:00 2011
 make -f cpu_0.make netlistclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm



Done!

At Local date and time: Tue Aug 02 09:52:08 2011
 make -f cpu_0.make bitsclean started...

rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 
rm -f implementation/cpu_0_map.ncd 
rm -f __xps/cpu_0_routed



Done!

At Local date and time: Tue Aug 02 09:52:15 2011
 make -f cpu_0.make hwclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm
rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 
rm -f implementation/cpu_0_map.ncd 

rm -f __xps/cpu_0_routed
rm -rf implementation synthesis xst hdl

rm -rf xst.srp cpu_0.srp



Done!

Generating Block Diagram : D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\blkdiagram\cpu_0.html...

Generated --- cpu_0.svg

Block diagram generated.

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Aug 03 16:31:30 2011
 make -f cpu_0.make netlistclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm



Done!

At Local date and time: Wed Aug 03 16:31:38 2011
 make -f cpu_0.make bitsclean started...

rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 
rm -f implementation/cpu_0_map.ncd 
rm -f __xps/cpu_0_routed



Done!

At Local date and time: Wed Aug 03 16:31:51 2011
 make -f cpu_0.make hwclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm
rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 
rm -f implementation/cpu_0_map.ncd 
rm -f __xps/cpu_0_routed

rm -rf implementation synthesis xst hdl

rm -rf xst.srp cpu_0.srp



Done!

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f cpu_0.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file
At Local date and time: Wed Aug 03 16:33:34 2011
 make -f cpu_0.make netlist started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   cpu_0.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl cpu_0.mhs 

Parse cpu_0.mhs ...

Read MPD definitions ...


Overriding IP level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xcac00000-0xcac0ffff) register_control_0	mb_plb
  (0xd0000000-0xdfffffff) DDR2_SDRAM	mb_plb

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 225 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...


Overriding system level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 7
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:Push_Buttons_5Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64

INFO:MDT - IPNAME:Push_Buttons_5Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:IIC_EEPROM INSTANCE:xps_iic -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_00_a\data\xps_ii
   c_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:IIC_EEPROM INSTANCE:xps_iic -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_00_a\data\xps_ii
   c_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:IIC_EEPROM INSTANCE:xps_iic -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_00_a\data\xps_ii
   c_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 223 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x01a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x01b

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x029
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x02a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x035
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x036
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x044
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x045
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x051
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x05f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x060
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x06b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x06c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x07c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x07d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x088
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x089
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ac
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ad

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0c1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0c2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0d0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0d1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0e9
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0ea
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0eb
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 718 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D value to
   0x000002FC000002FC000002FC000002FC0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 719 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C value to
   0x0000003C0000003C0000003C0000003D0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 720 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 721 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000003C0000003C000000300000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000003C0000003C000040280000003C000004350000243C000004340000243C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000004340000243C000004340000943C0000803C000080380001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0001003C000100240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0001913C0001813C000180380000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000004350000243C000004340000243C000004340000243C000004340000943C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000803C000080380001003C0001003C0001003C0001003C000140280001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C0001003C0001003C000100240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001213C000101240001213C000101240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000003C0000003C000040280000003C0000003D000004340000243C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001213C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001913C0001813C000180380000003C0000003C0000003C00004028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000003C0000003D0000003C0000003C000004340000943C0000803C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0001003C0001003C0001003C0001003C000140280001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000100240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003D0000003C0000003C00000034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0001813C000180380000003C0000003C0000003C000040280000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000003C0000003C000000340000943C0000803C000080380001003C0001003C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C000100240001913C0001813C000180380000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x000040280000003C0000003D0000003C0000003C000000340000943C0000803C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x000080380001003C0001003C0001003C0001003C000140280001003D0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003C0001003C0001003C000100240001913C0001813C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000002000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000011111000020000000000000020000000000011111000020000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000111110000000000000000000000001111100000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0011111100000000000000000000011111100000000000000000000011111100
INFO:MDT - IPNAME:SysACE_CompactFlash INSTANCE:xps_sysace -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_00_a\data\xps
   _sysace_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 64
INFO:MDT - IPNAME:SysACE_CompactFlash INSTANCE:xps_sysace -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_00_a\data\xps
   _sysace_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:SysACE_CompactFlash INSTANCE:xps_sysace -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_00_a\data\xps
   _sysace_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:register_control_0 INSTANCE:register_control -
   D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\pcores\register_control_
   v1_00_a\data\register_control_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:register_control_0 INSTANCE:register_control -
   D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\pcores\register_control_
   v1_00_a\data\register_control_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:register_control_0 INSTANCE:register_control -
   D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\pcores\register_control_
   v1_00_a\data\register_control_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\cpu_0.mhs line 94 - 2
master(s) : 7 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\cpu_0.mhs line 101 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\cpu_0.mhs line 108 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 196 - floating connection!

Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\cpu_0.mhs line 133 -
elaborating IP


Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 2.00 seconds

Constructing platform-level connectivity ...

ERROR:MDT - GLOBAL PORT:register_control_0_color_in_o_pin
   CONNECTOR:register_control_0_color_in_o -
   D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\cpu_0.mhs line 55 - 32
   bit-width connector assigned to 18 bit-width port
Completion time: 0.00 seconds
ERROR:MDT - platgen failed with errors!

make: *** [implementation/microblaze_0_wrapper.ngc] Error 2



Done!

The project's MHS file has changed on disk.

Generating Block Diagram : D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\blkdiagram\cpu_0.html...

Generated --- cpu_0.svg

Block diagram generated.

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
Saved project XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Aug 10 07:44:12 2011
 make -f cpu_0.make netlistclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm



Done!

At Local date and time: Wed Aug 10 07:44:19 2011
 make -f cpu_0.make programclean started...

make: Nothing to be done for `programclean'.



Done!

At Local date and time: Wed Aug 10 07:44:26 2011
 make -f cpu_0.make hwclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log
rm -f implementation/cpu_0.bmm

rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd

rm -f implementation/cpu_0_bd.bmm 
rm -f implementation/cpu_0_map.ncd 

rm -f __xps/cpu_0_routed
rm -rf implementation synthesis xst hdl

rm -rf xst.srp cpu_0.srp



Done!

Generating Block Diagram : D:\gpu_test_v3_1122_20110621\gpu_test_20110703\cpu_0\blkdiagram\cpu_0.html...

Generated --- cpu_0.svg

Block diagram generated.

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f cpu_0.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f cpu_0.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f cpu_0.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f cpu_0.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Sep 22 15:09:24 2011
 make -f cpu_0.make netlistclean started...

rm -f implementation/cpu_0.ngc
rm -f platgen.log

rm -f implementation/cpu_0.bmm



Done!

At Local date and time: Thu Sep 22 15:09:34 2011
 make -f cpu_0.make bitsclean started...

rm -f implementation/cpu_0.bit
rm -f implementation/cpu_0.ncd
rm -f implementation/cpu_0_bd.bmm 

rm -f implementation/cpu_0_map.ncd 
rm -f __xps/cpu_0_routed



Done!

At Local date and time: Thu Sep 22 15:09:44 2011
 make -f cpu_0.make netlist started...

****************************************************

Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vlx110tff1136-1 -lang vhdl   cpu_0.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: platgen -p xc5vlx110tff1136-1 -lang vhdl cpu_0.mhs 

Parse cpu_0.mhs ...

Read MPD definitions ...


Overriding IP level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to
   32
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to
   16
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to
   200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to
   266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	dlmb
  (0000000000-0x00003fff) ilmb_cntlr	ilmb
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	mb_plb
  (0x81600000-0x8160ffff) IIC_EEPROM	mb_plb
  (0x83600000-0x8360ffff) SysACE_CompactFlash	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) debug_module	mb_plb
  (0xcac00000-0xcac0ffff) register_control_0	mb_plb
  (0xd0000000-0xdfffffff) DDR2_SDRAM	mb_plb

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 225 - tool is overriding PARAMETER C_SPLB0_P2P value to 0

Computing clock values...


Overriding system level properties ...
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK value
   to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value
   to 7
INFO:MDT - IPNAME:mb_plb INSTANCE:plb_v46 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_03_a\data\plb_v4
   6_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH value
   to 1
INFO:MDT - IPNAME:ilmb INSTANCE:lmb_v10 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb INSTANCE:lmb_v10 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v1
   0_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to
   1
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_10_a\d
   ata\lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER C_MASK
   value to 0x80000000
INFO:MDT - IPNAME:lmb_bram INSTANCE:bram_block -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bra
   m_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value to
   0x4000
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_00_a\data\x
   ps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:Push_Buttons_5Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64

INFO:MDT - IPNAME:Push_Buttons_5Bit INSTANCE:xps_gpio -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v1_00_a\data\xps_g
   pio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:IIC_EEPROM INSTANCE:xps_iic -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_00_a\data\xps_ii
   c_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to
   1
INFO:MDT - IPNAME:IIC_EEPROM INSTANCE:xps_iic -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_00_a\data\xps_ii
   c_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value
   to 2
INFO:MDT - IPNAME:IIC_EEPROM INSTANCE:xps_iic -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_iic_v2_00_a\data\xps_ii
   c_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 223 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x01a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x01b

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x029
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x02a
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x035
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x036
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x044
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x045
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x051
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x05f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x060
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x06b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x06c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x07c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x07d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x088
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x089
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x09d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x09e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x0ac
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x0ad

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0c1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0c2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0d0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0d1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0e9
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0ea
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0eb
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 718 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D value to
   0x000002FC000002FC000002FC000002FC0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 719 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C value to
   0x0000003C0000003C0000003C0000003D0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 720 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 721 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to
   0x0000003C0000003C000000300000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x0000003C0000003C000040280000003C000004350000243C000004340000243C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000004340000243C000004340000943C0000803C000080380001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0001003C000100240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0001913C0001813C000180380000003C0000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000004350000243C000004340000243C000004340000243C000004340000943C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000803C000080380001003C0001003C0001003C0001003C000140280001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C0001003C0001003C000100240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001213C000101240001213C000101240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0000003C0000003C000040280000003C0000003D000004340000243C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001213C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001913C0001813C000180380000003C0000003C0000003C00004028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x0000003C0000003D0000003C0000003C000004340000943C0000803C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0001003C0001003C0001003C0001003C000140280001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000100240001913C0001813C000180380000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003D0000003C0000003C00000034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0000943C0000803C000080380001003C0001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003D0001003C0001003C0001003C0001003C0001003C000100240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0001813C000180380000003C0000003C0000003C000040280000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000003C0000003C000000340000943C0000803C000080380001003C0001003C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0001003C0001003C000140280001003D0001003C0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C000100240001913C0001813C000180380000003C0000003C0000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x000040280000003C0000003D0000003C0000003C000000340000943C0000803C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x000080380001003C0001003C0001003C0001003C000140280001003D0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003C0001003C0001003C000100240001913C0001813C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000002000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000011111000020000000000000020000000000011111000020000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000111110000000000000000000000001111100000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mpmc_v4_03_a\data\mpmc_v2_1
   _0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0011111100000000000000000000011111100000000000000000000011111100
INFO:MDT - IPNAME:SysACE_CompactFlash INSTANCE:xps_sysace -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_00_a\data\xps
   _sysace_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 64
INFO:MDT - IPNAME:SysACE_CompactFlash INSTANCE:xps_sysace -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_00_a\data\xps
   _sysace_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:SysACE_CompactFlash INSTANCE:xps_sysace -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\xps_sysace_v1_00_a\data\xps
   _sysace_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:debug_module INSTANCE:mdm -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:register_control_0 INSTANCE:register_control -
   D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\pcores\register_control_
   v1_00_a\data\register_control_v2_1_0.mpd line 27 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:register_control_0 INSTANCE:register_control -
   D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\pcores\register_control_
   v1_00_a\data\register_control_v2_1_0.mpd line 28 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2

INFO:MDT - IPNAME:register_control_0 INSTANCE:register_control -
   D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\pcores\register_control_
   v1_00_a\data\register_control_v2_1_0.mpd line 29 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 97 - 2
master(s) : 7 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 104 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 111 - 1
master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v7_10_d\data\mic
   roblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\mdm_v1_00_d\data\mdm_v2_1_0
   .mpd line 196 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

IPNAME:microblaze INSTANCE:microblaze_0 -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 83 - Copying
cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 104 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 111 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 118 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 127 -
Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 136 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 143 -
Copying cache implementation netlist

IPNAME:xps_gpio INSTANCE:push_buttons_5bit -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 158 -
Copying cache implementation netlist
IPNAME:xps_iic INSTANCE:iic_eeprom -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 173 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr2_sdram -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 190 -
Copying cache implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 231 -
Copying cache implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 249 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 274 -
Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 287 -
Copying cache implementation netlist
IPNAME:register_control INSTANCE:register_control_0 -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 300 -
Copying cache implementation netlist


Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 136 -
elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Completion time: 2.00 seconds

Constructing platform-level connectivity ...

Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:register_control_0 -
D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\cpu_0.mhs line 300 -
Running XST synthesis


Running NGCBUILD ...

Rebuilding cache ...

Total run time: 72.00 seconds

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"

xst -ifn cpu_0_xst.scr -intstyle silent
Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
<c:/Xilinx/10.1/ISE/data/ngcflow.csf>

Command Line: c:\Xilinx\10.1\ISE\bin\nt\unwrapped\ngcbuild.exe ./cpu_0.ngc
../implementation/cpu_0.ngc

Reading NGO file
"d:/gpu_test_v3_1122_20110621/gpu_test_20110813/cpu_0/synthesis/cpu_0.ngc" ...


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/cpu_0.ngc" ...

Writing NGCBUILD log file "../implementation/cpu_0.blc"...

NGCBUILD done.



Done!

Generating Block Diagram : D:\gpu_test_v3_1122_20110621\gpu_test_20110813\cpu_0\blkdiagram\cpu_0.html...

Generated --- cpu_0.svg

Block diagram generated.

=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f cpu_0.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

ERROR:MDT - Error while running "make -f cpu_0.make netlist"
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
No changes to be saved in MSS file
No changes to be saved in XMP file
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Xilinx EDK 10.1.03 Build EDK_K_SP3.6

No changes to be saved in MSS file
No changes to be saved in XMP file
