#
############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/timing

# Add circuits to list to sweep	
circuit_list_add=arm_core.v
circuit_list_add=bgm.v
circuit_list_add=blob_merge.v
circuit_list_add=boundtop.v
circuit_list_add=diffeq1.v
circuit_list_add=diffeq2.v
circuit_list_add=LU8PEEng.v
circuit_list_add=LU32PEEng.v
circuit_list_add=or1200.v
circuit_list_add=sha.v
circuit_list_add=raygentop.v
circuit_list_add=stereovision1.v
circuit_list_add=stereovision2.v


# Add architectures to list to sweep
arch_list_add=k6_frac_N10_frac_chain_mem32K_40nm.xml

# Parse info and how to parse
parse_file=vpr_standard.txt

script_params_common = -odin_xml multconfig.xml

