// Seed: 3487269316
module module_0 (
    output wand id_0,
    input  tri  id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    input  wor  id_4,
    output tri  id_5
);
  assign id_5 = $display();
  assign id_5 = id_2 & 1;
  specify
    (id_7 => id_8) = (1 % id_8);
    (posedge id_9 => (id_10 +: (1'h0 - (id_9)))) = ((id_1), 1'd0 : id_4 & id_2  : id_8);
    (posedge id_11 => (id_12 +: id_12)) = (1, 1, 1 && id_1.id_8);
    (id_13 => id_14) = (id_9);
    (posedge id_15 => (id_16 +: id_12)) = (1'h0 : 1  : 1);
    (id_17 *> id_18) = 1;
    (posedge id_19 => (id_20 +: id_18)) = (1'b0, 1  : id_11  : id_1);
  endspecify
  wire id_21;
  assign id_7 = 1;
  wire id_22;
  wire id_23;
  wire id_24, id_25;
  assign id_0 = 1;
  wire id_26;
  wire id_27;
  tri0 id_28 = 1, id_29, id_30;
  tri id_31 = 1;
  assign id_12 = id_10;
endmodule
module module_1 (
    output wor id_0,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    output wand id_4,
    input tri id_5,
    input wand id_6,
    input wand id_7,
    input tri0 id_8,
    input uwire id_9,
    input wor id_10,
    input wand id_11,
    input uwire id_12,
    input wire id_13,
    input uwire id_14,
    input tri1 id_15,
    input wand id_16,
    input supply1 id_17,
    input wire id_18,
    output wire id_19,
    input wor id_20,
    input supply1 id_21,
    output tri0 id_22,
    output tri0 id_23,
    input uwire id_24,
    input wire id_25,
    output wand id_26,
    output supply1 id_27,
    input wor id_28,
    output wire id_29,
    output supply1 id_30
);
  nand primCall (
      id_22,
      id_2,
      id_5,
      id_10,
      id_12,
      id_25,
      id_9,
      id_8,
      id_11,
      id_18,
      id_7,
      id_20,
      id_14,
      id_21,
      id_13,
      id_17,
      id_24,
      id_6,
      id_15,
      id_3,
      id_28,
      id_16
  );
  module_0 modCall_1 (
      id_19,
      id_24,
      id_5,
      id_11,
      id_13,
      id_22
  );
  assign modCall_1.type_34 = 0;
endmodule
