#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 11 10:38:24 2018
# Process ID: 18124
# Current directory: C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.runs/synth_1
# Command line: vivado.exe -log test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl
# Log file: C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.runs/synth_1/test.vds
# Journal file: C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test.tcl -notrace
Command: synth_design -top test -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11252 
WARNING: [Synth 8-2611] redeclaration of ansi port temp_low is not allowed [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port temp_high is not allowed [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:38]
WARNING: [Synth 8-2611] redeclaration of ansi port temp_optimum is not allowed [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:39]
WARNING: [Synth 8-2611] redeclaration of ansi port light_on is not allowed [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port light_off is not allowed [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:41]
WARNING: [Synth 8-2611] redeclaration of ansi port air_cir is not allowed [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:42]
WARNING: [Synth 8-2611] redeclaration of ansi port p is not allowed [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:43]
WARNING: [Synth 8-976] p has already been declared [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:43]
WARNING: [Synth 8-2654] second declaration of p ignored [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:43]
INFO: [Synth 8-994] p is declared here [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 370.527 ; gain = 112.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test' [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:23]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/source.v:22]
WARNING: [Synth 8-567] referenced signal 'random_next' should be on the sensitivity list [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/source.v:34]
WARNING: [Synth 8-567] referenced signal 'count_next' should be on the sensitivity list [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/source.v:34]
WARNING: [Synth 8-567] referenced signal 'count' should be on the sensitivity list [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/source.v:34]
WARNING: [Synth 8-567] referenced signal 'random' should be on the sensitivity list [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/source.v:34]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (1#1) [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/source.v:22]
WARNING: [Synth 8-3848] Net p in module/entity test does not have driver. [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:23]
INFO: [Synth 8-6155] done synthesizing module 'test' (2#1) [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:23]
WARNING: [Synth 8-3917] design test has port air_cir driven by constant 0
WARNING: [Synth 8-3331] design LFSR has unconnected port clock
WARNING: [Synth 8-3331] design test has unconnected port p
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 436.230 ; gain = 177.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 436.230 ; gain = 177.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 436.230 ; gain = 177.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/constrs_1/new/basys3.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/constrs_1/new/basys3.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/constrs_1/new/basys3.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/constrs_1/new/basys3.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/constrs_1/new/basys3.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/constrs_1/new/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 708.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 708.699 ; gain = 450.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 708.699 ; gain = 450.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 708.699 ; gain = 450.277
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "random_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cycles" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'random_done_reg' [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/source.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'air_cir_reg' [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:168]
WARNING: [Synth 8-327] inferring latch for variable 'cycles_reg' [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'cycles_reg' [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:155]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 708.699 ; gain = 450.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LFSR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design test has port air_cir driven by constant 0
WARNING: [Synth 8-3331] design test has unconnected port p
INFO: [Synth 8-3886] merging instance 'uut/random_done_reg[0]' (LD) to 'uut/random_done_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/random_done_reg[1]' (LD) to 'uut/random_done_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/random_done_reg[2]' (LD) to 'uut/random_done_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/random_done_reg[3]' (LD) to 'uut/random_done_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/random_done_reg[4]' (LD) to 'uut/random_done_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/random_done_reg[5]' (LD) to 'uut/random_done_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/random_done_reg[6]' (LD) to 'uut/random_done_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/random_done_reg[7]' (LD) to 'uut/random_done_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/random_done_reg[8]' (LD) to 'uut/random_done_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/random_done_reg[9]' (LD) to 'uut/random_done_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/random_done_reg[10]' (LD) to 'uut/random_done_reg[12]'
INFO: [Synth 8-3886] merging instance 'uut/random_done_reg[11]' (LD) to 'uut/random_done_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uut/random_done_reg[12] )
WARNING: [Synth 8-3332] Sequential element (uut/random_done_reg[12]) is unused and will be removed from module test.
WARNING: [Synth 8-3332] Sequential element (air_cir_reg) is unused and will be removed from module test.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'air_cir_reg/Q' [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:168]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:168]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.srcs/sources_1/new/main_source.v:168]
WARNING: [Synth 8-3332] Sequential element (cycles_reg[1]) is unused and will be removed from module test.
WARNING: [Synth 8-3332] Sequential element (cycles_reg[0]) is unused and will be removed from module test.
WARNING: [Synth 8-3332] Sequential element (cycles_reg[1]__0) is unused and will be removed from module test.
WARNING: [Synth 8-3332] Sequential element (cycles_reg[0]__0) is unused and will be removed from module test.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 708.699 ; gain = 450.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 726.629 ; gain = 468.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 726.629 ; gain = 468.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 726.629 ; gain = 468.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 727.754 ; gain = 469.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 727.754 ; gain = 469.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 727.754 ; gain = 469.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 727.754 ; gain = 469.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 727.754 ; gain = 469.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 727.754 ; gain = 469.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |     6|
|2     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     7|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 727.754 ; gain = 469.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 727.754 ; gain = 196.863
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:48 . Memory (MB): peak = 727.754 ; gain = 469.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 31 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 747.949 ; gain = 502.348
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/manda/Desktop/MS/CourseWork_Cincinnati/Embedded Systems/Lab/Assignment 1/project_5/project_5.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 747.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 11 10:39:47 2018...
