
RCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000133fc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002f38  080135cc  080135cc  000235cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016504  08016504  00030084  2**0
                  CONTENTS
  4 .ARM          00000008  08016504  08016504  00026504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801650c  0801650c  00030084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801650c  0801650c  0002650c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016510  08016510  00026510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08016514  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001833c  20000084  08016598  00030084  2**2
                  ALLOC
 10 ._user_heap_stack 00006000  200183c0  08016598  000383c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0006e248  00000000  00000000  000300b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000b58a  00000000  00000000  0009e2fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00036689  00000000  00000000  000a9886  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000026f8  00000000  00000000  000dff10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003528  00000000  00000000  000e2608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00014828  00000000  00000000  000e5b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00055346  00000000  00000000  000fa358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0012113c  00000000  00000000  0014f69e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  002707da  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007e60  00000000  00000000  00270830  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000084 	.word	0x20000084
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080135b4 	.word	0x080135b4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000088 	.word	0x20000088
 800020c:	080135b4 	.word	0x080135b4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <StartEthernetTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartEthernetTask */
void StartEthernetTask(void *argument)
{
 80005a8:	b508      	push	{r3, lr}
  /* init code for LWIP */
  MX_LWIP_Init();
 80005aa:	f006 f875 	bl	8006698 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */

  	  tcpecho_init();
 80005ae:	f001 fa7d 	bl	8001aac <tcpecho_init>


  /* Infinite loop */
  for(;;)
  {
	osDelay(1);
 80005b2:	2401      	movs	r4, #1
 80005b4:	4620      	mov	r0, r4
 80005b6:	f006 fc83 	bl	8006ec0 <osDelay>
  for(;;)
 80005ba:	e7fb      	b.n	80005b4 <StartEthernetTask+0xc>

080005bc <StartCameraTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCameraTask */
void StartCameraTask(void *argument)
{
 80005bc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN StartCameraTask */
	HAL_DCMI_Start_DMA(&hdcmi, DCMI_MODE_SNAPSHOT, (uint32_t)ImageBuffer, 9600);
 80005be:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80005c2:	4a05      	ldr	r2, [pc, #20]	; (80005d8 <StartCameraTask+0x1c>)
 80005c4:	2102      	movs	r1, #2
 80005c6:	4805      	ldr	r0, [pc, #20]	; (80005dc <StartCameraTask+0x20>)
 80005c8:	f001 fbd4 	bl	8001d74 <HAL_DCMI_Start_DMA>
  /* Infinite loop */
  for(;;)
  {


    osDelay(100);
 80005cc:	2464      	movs	r4, #100	; 0x64
 80005ce:	4620      	mov	r0, r4
 80005d0:	f006 fc76 	bl	8006ec0 <osDelay>
  for(;;)
 80005d4:	e7fb      	b.n	80005ce <StartCameraTask+0x12>
 80005d6:	bf00      	nop
 80005d8:	200000a0 	.word	0x200000a0
 80005dc:	2000f638 	.word	0x2000f638

080005e0 <StartLedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLedTask */
void StartLedTask(void *argument)
{
 80005e0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN StartLedTask */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80005e2:	4e05      	ldr	r6, [pc, #20]	; (80005f8 <StartLedTask+0x18>)
 80005e4:	2502      	movs	r5, #2
    osDelay(200);
 80005e6:	24c8      	movs	r4, #200	; 0xc8
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80005e8:	4629      	mov	r1, r5
 80005ea:	4630      	mov	r0, r6
 80005ec:	f003 fadc 	bl	8003ba8 <HAL_GPIO_TogglePin>
    osDelay(200);
 80005f0:	4620      	mov	r0, r4
 80005f2:	f006 fc65 	bl	8006ec0 <osDelay>
  for(;;)
 80005f6:	e7f7      	b.n	80005e8 <StartLedTask+0x8>
 80005f8:	40022000 	.word	0x40022000

080005fc <SystemClock_Config>:
{
 80005fc:	b500      	push	{lr}
 80005fe:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000600:	2230      	movs	r2, #48	; 0x30
 8000602:	2100      	movs	r1, #0
 8000604:	a808      	add	r0, sp, #32
 8000606:	f012 f840 	bl	801268a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060a:	2300      	movs	r3, #0
 800060c:	9303      	str	r3, [sp, #12]
 800060e:	9304      	str	r3, [sp, #16]
 8000610:	9305      	str	r3, [sp, #20]
 8000612:	9306      	str	r3, [sp, #24]
 8000614:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000616:	4b23      	ldr	r3, [pc, #140]	; (80006a4 <SystemClock_Config+0xa8>)
 8000618:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800061a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800061e:	641a      	str	r2, [r3, #64]	; 0x40
 8000620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000626:	9301      	str	r3, [sp, #4]
 8000628:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800062a:	4b1f      	ldr	r3, [pc, #124]	; (80006a8 <SystemClock_Config+0xac>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800063a:	9302      	str	r3, [sp, #8]
 800063c:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800063e:	2301      	movs	r3, #1
 8000640:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000642:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000646:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000648:	2302      	movs	r3, #2
 800064a:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800064c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000650:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000652:	2219      	movs	r2, #25
 8000654:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 432;
 8000656:	f44f 72d8 	mov.w	r2, #432	; 0x1b0
 800065a:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800065c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800065e:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000660:	a808      	add	r0, sp, #32
 8000662:	f004 fa1b 	bl	8004a9c <HAL_RCC_OscConfig>
 8000666:	b9b0      	cbnz	r0, 8000696 <SystemClock_Config+0x9a>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000668:	f004 f9da 	bl	8004a20 <HAL_PWREx_EnableOverDrive>
 800066c:	b9a8      	cbnz	r0, 800069a <SystemClock_Config+0x9e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800066e:	230f      	movs	r3, #15
 8000670:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000672:	2302      	movs	r3, #2
 8000674:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000676:	2300      	movs	r3, #0
 8000678:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800067a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800067e:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000680:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000684:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000686:	2107      	movs	r1, #7
 8000688:	a803      	add	r0, sp, #12
 800068a:	f004 fc73 	bl	8004f74 <HAL_RCC_ClockConfig>
 800068e:	b930      	cbnz	r0, 800069e <SystemClock_Config+0xa2>
}
 8000690:	b015      	add	sp, #84	; 0x54
 8000692:	f85d fb04 	ldr.w	pc, [sp], #4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000696:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000698:	e7fe      	b.n	8000698 <SystemClock_Config+0x9c>
 800069a:	b672      	cpsid	i
 800069c:	e7fe      	b.n	800069c <SystemClock_Config+0xa0>
 800069e:	b672      	cpsid	i
 80006a0:	e7fe      	b.n	80006a0 <SystemClock_Config+0xa4>
 80006a2:	bf00      	nop
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40007000 	.word	0x40007000

080006ac <main>:
{
 80006ac:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80006b0:	b091      	sub	sp, #68	; 0x44
  HAL_Init();
 80006b2:	f001 fa37 	bl	8001b24 <HAL_Init>
  SystemClock_Config();
 80006b6:	f7ff ffa1 	bl	80005fc <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ba:	2400      	movs	r4, #0
 80006bc:	940b      	str	r4, [sp, #44]	; 0x2c
 80006be:	940c      	str	r4, [sp, #48]	; 0x30
 80006c0:	940d      	str	r4, [sp, #52]	; 0x34
 80006c2:	940e      	str	r4, [sp, #56]	; 0x38
 80006c4:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006c6:	4baa      	ldr	r3, [pc, #680]	; (8000970 <main+0x2c4>)
 80006c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006ca:	f042 0210 	orr.w	r2, r2, #16
 80006ce:	631a      	str	r2, [r3, #48]	; 0x30
 80006d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006d2:	f002 0210 	and.w	r2, r2, #16
 80006d6:	9200      	str	r2, [sp, #0]
 80006d8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80006e0:	631a      	str	r2, [r3, #48]	; 0x30
 80006e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006e4:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80006e8:	9201      	str	r2, [sp, #4]
 80006ea:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006ee:	f042 0202 	orr.w	r2, r2, #2
 80006f2:	631a      	str	r2, [r3, #48]	; 0x30
 80006f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006f6:	f002 0202 	and.w	r2, r2, #2
 80006fa:	9202      	str	r2, [sp, #8]
 80006fc:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000700:	f042 0208 	orr.w	r2, r2, #8
 8000704:	631a      	str	r2, [r3, #48]	; 0x30
 8000706:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000708:	f002 0208 	and.w	r2, r2, #8
 800070c:	9203      	str	r2, [sp, #12]
 800070e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000710:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000712:	f042 0204 	orr.w	r2, r2, #4
 8000716:	631a      	str	r2, [r3, #48]	; 0x30
 8000718:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800071a:	f002 0204 	and.w	r2, r2, #4
 800071e:	9204      	str	r2, [sp, #16]
 8000720:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000724:	f042 0201 	orr.w	r2, r2, #1
 8000728:	631a      	str	r2, [r3, #48]	; 0x30
 800072a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800072c:	f002 0201 	and.w	r2, r2, #1
 8000730:	9205      	str	r2, [sp, #20]
 8000732:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000734:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000736:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800073a:	631a      	str	r2, [r3, #48]	; 0x30
 800073c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800073e:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8000742:	9206      	str	r2, [sp, #24]
 8000744:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000746:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000748:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800074c:	631a      	str	r2, [r3, #48]	; 0x30
 800074e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000750:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8000754:	9207      	str	r2, [sp, #28]
 8000756:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000758:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800075a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800075e:	631a      	str	r2, [r3, #48]	; 0x30
 8000760:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000762:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8000766:	9208      	str	r2, [sp, #32]
 8000768:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800076a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800076c:	f042 0220 	orr.w	r2, r2, #32
 8000770:	631a      	str	r2, [r3, #48]	; 0x30
 8000772:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000774:	f002 0220 	and.w	r2, r2, #32
 8000778:	9209      	str	r2, [sp, #36]	; 0x24
 800077a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800077c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800077e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000782:	631a      	str	r2, [r3, #48]	; 0x30
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800078a:	930a      	str	r3, [sp, #40]	; 0x28
 800078c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800078e:	2201      	movs	r2, #1
 8000790:	2120      	movs	r1, #32
 8000792:	4878      	ldr	r0, [pc, #480]	; (8000974 <main+0x2c8>)
 8000794:	f003 fa02 	bl	8003b9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin|LD1_Pin|LCD_DISP_Pin, GPIO_PIN_RESET);
 8000798:	f8df a1fc 	ldr.w	sl, [pc, #508]	; 8000998 <main+0x2ec>
 800079c:	4622      	mov	r2, r4
 800079e:	f241 010e 	movw	r1, #4110	; 0x100e
 80007a2:	4650      	mov	r0, sl
 80007a4:	f003 f9fa 	bl	8003b9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 80007a8:	4622      	mov	r2, r4
 80007aa:	2108      	movs	r1, #8
 80007ac:	4872      	ldr	r0, [pc, #456]	; (8000978 <main+0x2cc>)
 80007ae:	f003 f9f5 	bl	8003b9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80007b2:	4622      	mov	r2, r4
 80007b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007b8:	4870      	ldr	r0, [pc, #448]	; (800097c <main+0x2d0>)
 80007ba:	f003 f9ef 	bl	8003b9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80007be:	4622      	mov	r2, r4
 80007c0:	21c8      	movs	r1, #200	; 0xc8
 80007c2:	486f      	ldr	r0, [pc, #444]	; (8000980 <main+0x2d4>)
 80007c4:	f003 f9ea 	bl	8003b9c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LCD_B0_Pin;
 80007c8:	2310      	movs	r3, #16
 80007ca:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007cc:	2502      	movs	r5, #2
 80007ce:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d0:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d2:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80007d4:	230e      	movs	r3, #14
 80007d6:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 80007d8:	4f6a      	ldr	r7, [pc, #424]	; (8000984 <main+0x2d8>)
 80007da:	a90b      	add	r1, sp, #44	; 0x2c
 80007dc:	4638      	mov	r0, r7
 80007de:	f003 f8db 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80007e2:	2308      	movs	r3, #8
 80007e4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007e6:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007ea:	a90b      	add	r1, sp, #44	; 0x2c
 80007ec:	4638      	mov	r0, r7
 80007ee:	f003 f8d3 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 80007f2:	2304      	movs	r3, #4
 80007f4:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f6:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fa:	2603      	movs	r6, #3
 80007fc:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80007fe:	2309      	movs	r3, #9
 8000800:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8000802:	a90b      	add	r1, sp, #44	; 0x2c
 8000804:	4638      	mov	r0, r7
 8000806:	f003 f8c7 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 800080a:	f64f 7383 	movw	r3, #65411	; 0xff83
 800080e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000810:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000814:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000816:	f04f 080c 	mov.w	r8, #12
 800081a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800081e:	a90b      	add	r1, sp, #44	; 0x2c
 8000820:	4638      	mov	r0, r7
 8000822:	f003 f8b9 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8000826:	f643 4323 	movw	r3, #15395	; 0x3c23
 800082a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000830:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000832:	f04f 090a 	mov.w	r9, #10
 8000836:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800083a:	a90b      	add	r1, sp, #44	; 0x2c
 800083c:	4852      	ldr	r0, [pc, #328]	; (8000988 <main+0x2dc>)
 800083e:	f003 f8ab 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8000842:	2310      	movs	r3, #16
 8000844:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000846:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084a:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800084c:	950f      	str	r5, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 800084e:	a90b      	add	r1, sp, #44	; 0x2c
 8000850:	484d      	ldr	r0, [pc, #308]	; (8000988 <main+0x2dc>)
 8000852:	f003 f8a1 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8000856:	2380      	movs	r3, #128	; 0x80
 8000858:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800085a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085e:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8000860:	2308      	movs	r3, #8
 8000862:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8000864:	a90b      	add	r1, sp, #44	; 0x2c
 8000866:	4843      	ldr	r0, [pc, #268]	; (8000974 <main+0x2c8>)
 8000868:	f003 f896 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 800086c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8000870:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000872:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000876:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000878:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800087c:	a90b      	add	r1, sp, #44	; 0x2c
 800087e:	4843      	ldr	r0, [pc, #268]	; (800098c <main+0x2e0>)
 8000880:	f003 f88a 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8000884:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000888:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088e:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000890:	2701      	movs	r7, #1
 8000892:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8000894:	a90b      	add	r1, sp, #44	; 0x2c
 8000896:	483e      	ldr	r0, [pc, #248]	; (8000990 <main+0x2e4>)
 8000898:	f003 f87e 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 800089c:	2340      	movs	r3, #64	; 0x40
 800089e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a0:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008a4:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80008a6:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 80008aa:	a90b      	add	r1, sp, #44	; 0x2c
 80008ac:	4836      	ldr	r0, [pc, #216]	; (8000988 <main+0x2dc>)
 80008ae:	f003 f873 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 80008b2:	f248 1333 	movw	r3, #33075	; 0x8133
 80008b6:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b8:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008bc:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80008be:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008c2:	a90b      	add	r1, sp, #44	; 0x2c
 80008c4:	482e      	ldr	r0, [pc, #184]	; (8000980 <main+0x2d4>)
 80008c6:	f003 f867 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 80008ca:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80008ce:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d0:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d4:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80008d6:	230e      	movs	r3, #14
 80008d8:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80008da:	a90b      	add	r1, sp, #44	; 0x2c
 80008dc:	482d      	ldr	r0, [pc, #180]	; (8000994 <main+0x2e8>)
 80008de:	f003 f85b 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 80008e2:	f44f 5b80 	mov.w	fp, #4096	; 0x1000
 80008e6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ea:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80008ee:	a90b      	add	r1, sp, #44	; 0x2c
 80008f0:	4828      	ldr	r0, [pc, #160]	; (8000994 <main+0x2e8>)
 80008f2:	f003 f851 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 80008f6:	2340      	movs	r3, #64	; 0x40
 80008f8:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008fa:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008fe:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8000902:	a90b      	add	r1, sp, #44	; 0x2c
 8000904:	481b      	ldr	r0, [pc, #108]	; (8000974 <main+0x2c8>)
 8000906:	f003 f847 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 800090a:	f24c 7303 	movw	r3, #50947	; 0xc703
 800090e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000910:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000912:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000914:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000916:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800091a:	a90b      	add	r1, sp, #44	; 0x2c
 800091c:	4815      	ldr	r0, [pc, #84]	; (8000974 <main+0x2c8>)
 800091e:	f003 f83b 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8000922:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000926:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000928:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800092c:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800092e:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000932:	a90b      	add	r1, sp, #44	; 0x2c
 8000934:	4816      	ldr	r0, [pc, #88]	; (8000990 <main+0x2e4>)
 8000936:	f003 f82f 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 800093a:	23f0      	movs	r3, #240	; 0xf0
 800093c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000940:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000942:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8000944:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000948:	a90b      	add	r1, sp, #44	; 0x2c
 800094a:	4650      	mov	r0, sl
 800094c:	f003 f824 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8000950:	23f7      	movs	r3, #247	; 0xf7
 8000952:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000954:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000956:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000958:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800095a:	230e      	movs	r3, #14
 800095c:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800095e:	a90b      	add	r1, sp, #44	; 0x2c
 8000960:	4805      	ldr	r0, [pc, #20]	; (8000978 <main+0x2cc>)
 8000962:	f003 f819 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_B4_Pin;
 8000966:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096a:	950c      	str	r5, [sp, #48]	; 0x30
 800096c:	e016      	b.n	800099c <main+0x2f0>
 800096e:	bf00      	nop
 8000970:	40023800 	.word	0x40023800
 8000974:	40020c00 	.word	0x40020c00
 8000978:	40022800 	.word	0x40022800
 800097c:	40021c00 	.word	0x40021c00
 8000980:	40021800 	.word	0x40021800
 8000984:	40021000 	.word	0x40021000
 8000988:	40020400 	.word	0x40020400
 800098c:	40020800 	.word	0x40020800
 8000990:	40020000 	.word	0x40020000
 8000994:	40022400 	.word	0x40022400
 8000998:	40022000 	.word	0x40022000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099e:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80009a0:	2309      	movs	r3, #9
 80009a2:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 80009a4:	a90b      	add	r1, sp, #44	; 0x2c
 80009a6:	48a6      	ldr	r0, [pc, #664]	; (8000c40 <main+0x594>)
 80009a8:	f002 fff6 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 80009ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009b0:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b2:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b4:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b6:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80009b8:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 80009bc:	a90b      	add	r1, sp, #44	; 0x2c
 80009be:	48a0      	ldr	r0, [pc, #640]	; (8000c40 <main+0x594>)
 80009c0:	f002 ffea 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80009c4:	2320      	movs	r3, #32
 80009c6:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c8:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009cc:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009ce:	a90b      	add	r1, sp, #44	; 0x2c
 80009d0:	489c      	ldr	r0, [pc, #624]	; (8000c44 <main+0x598>)
 80009d2:	f002 ffe1 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 80009d6:	f241 030c 	movw	r3, #4108	; 0x100c
 80009da:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009dc:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e0:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80009e2:	a90b      	add	r1, sp, #44	; 0x2c
 80009e4:	4650      	mov	r0, sl
 80009e6:	f002 ffd7 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80009ea:	f44f 5b00 	mov.w	fp, #8192	; 0x2000
 80009ee:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f2:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80009f6:	a90b      	add	r1, sp, #44	; 0x2c
 80009f8:	4893      	ldr	r0, [pc, #588]	; (8000c48 <main+0x59c>)
 80009fa:	f002 ffcd 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 80009fe:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000a02:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a04:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a06:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a08:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000a0a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000a0e:	a90b      	add	r1, sp, #44	; 0x2c
 8000a10:	488e      	ldr	r0, [pc, #568]	; (8000c4c <main+0x5a0>)
 8000a12:	f002 ffc1 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8000a16:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8000a1a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a1c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a20:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000a22:	230e      	movs	r3, #14
 8000a24:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000a26:	a90b      	add	r1, sp, #44	; 0x2c
 8000a28:	4650      	mov	r0, sl
 8000a2a:	f002 ffb5 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8000a2e:	2308      	movs	r3, #8
 8000a30:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a32:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a36:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000a38:	a90b      	add	r1, sp, #44	; 0x2c
 8000a3a:	4885      	ldr	r0, [pc, #532]	; (8000c50 <main+0x5a4>)
 8000a3c:	f002 ffac 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000a40:	2310      	movs	r3, #16
 8000a42:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a44:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a46:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a48:	a90b      	add	r1, sp, #44	; 0x2c
 8000a4a:	487e      	ldr	r0, [pc, #504]	; (8000c44 <main+0x598>)
 8000a4c:	f002 ffa4 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SDMMC_D0_Pin;
 8000a50:	2304      	movs	r3, #4
 8000a52:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a54:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a56:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a58:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000a5a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_D0_GPIO_Port, &GPIO_InitStruct);
 8000a5e:	a90b      	add	r1, sp, #44	; 0x2c
 8000a60:	4878      	ldr	r0, [pc, #480]	; (8000c44 <main+0x598>)
 8000a62:	f002 ff99 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 8000a66:	f248 0304 	movw	r3, #32772	; 0x8004
 8000a6a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a6c:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6e:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000a70:	a90b      	add	r1, sp, #44	; 0x2c
 8000a72:	4878      	ldr	r0, [pc, #480]	; (8000c54 <main+0x5a8>)
 8000a74:	f002 ff90 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin;
 8000a78:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a7a:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a7e:	960e      	str	r6, [sp, #56]	; 0x38
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8000a80:	a90b      	add	r1, sp, #44	; 0x2c
 8000a82:	4650      	mov	r0, sl
 8000a84:	f002 ff88 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 8000a88:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8c:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a90:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8000a92:	a90b      	add	r1, sp, #44	; 0x2c
 8000a94:	486f      	ldr	r0, [pc, #444]	; (8000c54 <main+0x5a8>)
 8000a96:	f002 ff7f 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 8000a9a:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa0:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000aa2:	950f      	str	r5, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 8000aa4:	a90b      	add	r1, sp, #44	; 0x2c
 8000aa6:	4650      	mov	r0, sl
 8000aa8:	f002 ff76 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = B1_Pin;
 8000aac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000ab0:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ab2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000ab6:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000aba:	a90b      	add	r1, sp, #44	; 0x2c
 8000abc:	4650      	mov	r0, sl
 8000abe:	f002 ff6b 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 8000ac2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ac6:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac8:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000ace:	970f      	str	r7, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	a90b      	add	r1, sp, #44	; 0x2c
 8000ad2:	4861      	ldr	r0, [pc, #388]	; (8000c58 <main+0x5ac>)
 8000ad4:	f002 ff60 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8000ad8:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000adc:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000ae0:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8000ae4:	a90b      	add	r1, sp, #44	; 0x2c
 8000ae6:	4650      	mov	r0, sl
 8000ae8:	f002 ff56 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8000aec:	2310      	movs	r3, #16
 8000aee:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af0:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000af4:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000af6:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8000afa:	a90b      	add	r1, sp, #44	; 0x2c
 8000afc:	4855      	ldr	r0, [pc, #340]	; (8000c54 <main+0x5a8>)
 8000afe:	f002 ff4b 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8000b02:	f04f 0a28 	mov.w	sl, #40	; 0x28
 8000b06:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b0a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b0e:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b10:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000b14:	a90b      	add	r1, sp, #44	; 0x2c
 8000b16:	484f      	ldr	r0, [pc, #316]	; (8000c54 <main+0x5a8>)
 8000b18:	f002 ff3e 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8000b1c:	23c8      	movs	r3, #200	; 0xc8
 8000b1e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b20:	970c      	str	r7, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b26:	a90b      	add	r1, sp, #44	; 0x2c
 8000b28:	4845      	ldr	r0, [pc, #276]	; (8000c40 <main+0x594>)
 8000b2a:	f002 ff35 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8000b2e:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8000b32:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b34:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b36:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b38:	a90b      	add	r1, sp, #44	; 0x2c
 8000b3a:	4844      	ldr	r0, [pc, #272]	; (8000c4c <main+0x5a0>)
 8000b3c:	f002 ff2c 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8000b40:	2308      	movs	r3, #8
 8000b42:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b44:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b48:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b4a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8000b4e:	a90b      	add	r1, sp, #44	; 0x2c
 8000b50:	483d      	ldr	r0, [pc, #244]	; (8000c48 <main+0x59c>)
 8000b52:	f002 ff21 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8000b56:	f04f 0b05 	mov.w	fp, #5
 8000b5a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5e:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b62:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000b64:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b68:	a90b      	add	r1, sp, #44	; 0x2c
 8000b6a:	4837      	ldr	r0, [pc, #220]	; (8000c48 <main+0x59c>)
 8000b6c:	f002 ff14 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000b70:	2304      	movs	r3, #4
 8000b72:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b74:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b76:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b78:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000b7a:	2309      	movs	r3, #9
 8000b7c:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b7e:	a90b      	add	r1, sp, #44	; 0x2c
 8000b80:	4836      	ldr	r0, [pc, #216]	; (8000c5c <main+0x5b0>)
 8000b82:	f002 ff09 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8000b86:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000b8a:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b8c:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b90:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000b92:	2309      	movs	r3, #9
 8000b94:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b96:	a90b      	add	r1, sp, #44	; 0x2c
 8000b98:	482a      	ldr	r0, [pc, #168]	; (8000c44 <main+0x598>)
 8000b9a:	f002 fefd 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8000b9e:	2304      	movs	r3, #4
 8000ba0:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba2:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8000ba6:	a90b      	add	r1, sp, #44	; 0x2c
 8000ba8:	4825      	ldr	r0, [pc, #148]	; (8000c40 <main+0x594>)
 8000baa:	f002 fef5 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8000bae:	970b      	str	r7, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bb0:	960c      	str	r6, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8000bb4:	a90b      	add	r1, sp, #44	; 0x2c
 8000bb6:	4828      	ldr	r0, [pc, #160]	; (8000c58 <main+0x5ac>)
 8000bb8:	f002 feee 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8000bbc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000bc0:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bc2:	2312      	movs	r3, #18
 8000bc4:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc8:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000bca:	2304      	movs	r3, #4
 8000bcc:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000bce:	a90b      	add	r1, sp, #44	; 0x2c
 8000bd0:	4820      	ldr	r0, [pc, #128]	; (8000c54 <main+0x5a8>)
 8000bd2:	f002 fee1 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8000bd6:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bda:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bde:	960e      	str	r6, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8000be0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be4:	a90b      	add	r1, sp, #44	; 0x2c
 8000be6:	481c      	ldr	r0, [pc, #112]	; (8000c58 <main+0x5ac>)
 8000be8:	f002 fed6 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8000bec:	2340      	movs	r3, #64	; 0x40
 8000bee:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf0:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf4:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8000bf6:	2309      	movs	r3, #9
 8000bf8:	930f      	str	r3, [sp, #60]	; 0x3c
  HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8000bfa:	a90b      	add	r1, sp, #44	; 0x2c
 8000bfc:	4815      	ldr	r0, [pc, #84]	; (8000c54 <main+0x5a8>)
 8000bfe:	f002 fecb 	bl	8003998 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8000c02:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000c06:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c08:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0c:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c0e:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c12:	a90b      	add	r1, sp, #44	; 0x2c
 8000c14:	4811      	ldr	r0, [pc, #68]	; (8000c5c <main+0x5b0>)
 8000c16:	f002 febf 	bl	8003998 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000c1a:	4622      	mov	r2, r4
 8000c1c:	4659      	mov	r1, fp
 8000c1e:	4650      	mov	r0, sl
 8000c20:	f000 ffca 	bl	8001bb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c24:	4650      	mov	r0, sl
 8000c26:	f000 fff7 	bl	8001c18 <HAL_NVIC_EnableIRQ>
  huart1.Instance = USART1;
 8000c2a:	480d      	ldr	r0, [pc, #52]	; (8000c60 <main+0x5b4>)
 8000c2c:	4b0d      	ldr	r3, [pc, #52]	; (8000c64 <main+0x5b8>)
 8000c2e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 2000000;
 8000c30:	4b0d      	ldr	r3, [pc, #52]	; (8000c68 <main+0x5bc>)
 8000c32:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c34:	6084      	str	r4, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c36:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c38:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c3a:	f8c0 8014 	str.w	r8, [r0, #20]
 8000c3e:	e015      	b.n	8000c6c <main+0x5c0>
 8000c40:	40021800 	.word	0x40021800
 8000c44:	40020c00 	.word	0x40020c00
 8000c48:	40020800 	.word	0x40020800
 8000c4c:	40021400 	.word	0x40021400
 8000c50:	40022800 	.word	0x40022800
 8000c54:	40021c00 	.word	0x40021c00
 8000c58:	40020000 	.word	0x40020000
 8000c5c:	40020400 	.word	0x40020400
 8000c60:	2000f688 	.word	0x2000f688
 8000c64:	40011000 	.word	0x40011000
 8000c68:	001e8480 	.word	0x001e8480
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c6c:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c6e:	61c4      	str	r4, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c70:	6204      	str	r4, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c72:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c74:	f005 fcdf 	bl	8006636 <HAL_UART_Init>
 8000c78:	2800      	cmp	r0, #0
 8000c7a:	f040 809d 	bne.w	8000db8 <main+0x70c>
  huart6.Instance = USART6;
 8000c7e:	4856      	ldr	r0, [pc, #344]	; (8000dd8 <main+0x72c>)
 8000c80:	4b56      	ldr	r3, [pc, #344]	; (8000ddc <main+0x730>)
 8000c82:	6003      	str	r3, [r0, #0]
  huart6.Init.BaudRate = 2962900;
 8000c84:	4b56      	ldr	r3, [pc, #344]	; (8000de0 <main+0x734>)
 8000c86:	6043      	str	r3, [r0, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	6083      	str	r3, [r0, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000c8c:	60c3      	str	r3, [r0, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000c8e:	6103      	str	r3, [r0, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000c90:	220c      	movs	r2, #12
 8000c92:	6142      	str	r2, [r0, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c94:	6183      	str	r3, [r0, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_8;
 8000c96:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000c9a:	61c2      	str	r2, [r0, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c9c:	6203      	str	r3, [r0, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c9e:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000ca0:	f005 fcc9 	bl	8006636 <HAL_UART_Init>
 8000ca4:	2800      	cmp	r0, #0
 8000ca6:	f040 8089 	bne.w	8000dbc <main+0x710>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000caa:	2300      	movs	r3, #0
 8000cac:	930b      	str	r3, [sp, #44]	; 0x2c
 8000cae:	930c      	str	r3, [sp, #48]	; 0x30
 8000cb0:	930d      	str	r3, [sp, #52]	; 0x34
  htim6.Instance = TIM6;
 8000cb2:	484c      	ldr	r0, [pc, #304]	; (8000de4 <main+0x738>)
 8000cb4:	4a4c      	ldr	r2, [pc, #304]	; (8000de8 <main+0x73c>)
 8000cb6:	6002      	str	r2, [r0, #0]
  htim6.Init.Prescaler = 1;
 8000cb8:	2201      	movs	r2, #1
 8000cba:	6042      	str	r2, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cbc:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 5000;
 8000cbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8000cc2:	60c2      	str	r2, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cc4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000cc6:	f004 febf 	bl	8005a48 <HAL_TIM_Base_Init>
 8000cca:	2800      	cmp	r0, #0
 8000ccc:	d178      	bne.n	8000dc0 <main+0x714>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	930b      	str	r3, [sp, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cd2:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000cd4:	a90b      	add	r1, sp, #44	; 0x2c
 8000cd6:	4843      	ldr	r0, [pc, #268]	; (8000de4 <main+0x738>)
 8000cd8:	f004 fee6 	bl	8005aa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000cdc:	2800      	cmp	r0, #0
 8000cde:	d171      	bne.n	8000dc4 <main+0x718>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ce0:	4b42      	ldr	r3, [pc, #264]	; (8000dec <main+0x740>)
 8000ce2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ce4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000ce8:	631a      	str	r2, [r3, #48]	; 0x30
 8000cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cf0:	930b      	str	r3, [sp, #44]	; 0x2c
 8000cf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2105      	movs	r1, #5
 8000cf8:	2039      	movs	r0, #57	; 0x39
 8000cfa:	f000 ff5d 	bl	8001bb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000cfe:	2039      	movs	r0, #57	; 0x39
 8000d00:	f000 ff8a 	bl	8001c18 <HAL_NVIC_EnableIRQ>
  hdcmi.Instance = DCMI;
 8000d04:	483a      	ldr	r0, [pc, #232]	; (8000df0 <main+0x744>)
 8000d06:	4b3b      	ldr	r3, [pc, #236]	; (8000df4 <main+0x748>)
 8000d08:	6003      	str	r3, [r0, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	6043      	str	r3, [r0, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 8000d0e:	2220      	movs	r2, #32
 8000d10:	6082      	str	r2, [r0, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000d12:	2280      	movs	r2, #128	; 0x80
 8000d14:	60c2      	str	r2, [r0, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8000d16:	2240      	movs	r2, #64	; 0x40
 8000d18:	6102      	str	r2, [r0, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000d1a:	6143      	str	r3, [r0, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000d1c:	6183      	str	r3, [r0, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000d1e:	6203      	str	r3, [r0, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 8000d20:	6243      	str	r3, [r0, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 8000d22:	6283      	str	r3, [r0, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 8000d24:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 8000d26:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 8000d28:	f000 ffd4 	bl	8001cd4 <HAL_DCMI_Init>
 8000d2c:	2800      	cmp	r0, #0
 8000d2e:	d14b      	bne.n	8000dc8 <main+0x71c>
  hi2c1.Instance = I2C1;
 8000d30:	4831      	ldr	r0, [pc, #196]	; (8000df8 <main+0x74c>)
 8000d32:	4b32      	ldr	r3, [pc, #200]	; (8000dfc <main+0x750>)
 8000d34:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x20404768;
 8000d36:	f1a3 53fe 	sub.w	r3, r3, #532676608	; 0x1fc00000
 8000d3a:	f6a3 4398 	subw	r3, r3, #3224	; 0xc98
 8000d3e:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000d40:	2300      	movs	r3, #0
 8000d42:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d44:	2201      	movs	r2, #1
 8000d46:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d48:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000d4a:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d4c:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d4e:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d50:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d52:	f003 f919 	bl	8003f88 <HAL_I2C_Init>
 8000d56:	2800      	cmp	r0, #0
 8000d58:	d138      	bne.n	8000dcc <main+0x720>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	4826      	ldr	r0, [pc, #152]	; (8000df8 <main+0x74c>)
 8000d5e:	f003 fe05 	bl	800496c <HAL_I2CEx_ConfigAnalogFilter>
 8000d62:	2800      	cmp	r0, #0
 8000d64:	d134      	bne.n	8000dd0 <main+0x724>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000d66:	2100      	movs	r1, #0
 8000d68:	4823      	ldr	r0, [pc, #140]	; (8000df8 <main+0x74c>)
 8000d6a:	f003 fe2d 	bl	80049c8 <HAL_I2CEx_ConfigDigitalFilter>
 8000d6e:	2800      	cmp	r0, #0
 8000d70:	d130      	bne.n	8000dd4 <main+0x728>
	OV5640_Init(&Camera, OV5640_R160x120, OV5640_RGB565);
 8000d72:	2200      	movs	r2, #0
 8000d74:	4611      	mov	r1, r2
 8000d76:	4822      	ldr	r0, [pc, #136]	; (8000e00 <main+0x754>)
 8000d78:	f000 fab2 	bl	80012e0 <OV5640_Init>
	HAL_Delay(1000);
 8000d7c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d80:	f000 fef4 	bl	8001b6c <HAL_Delay>
  osKernelInitialize();
 8000d84:	f005 ffec 	bl	8006d60 <osKernelInitialize>
  EthernetTaskHandle = osThreadNew(StartEthernetTask, NULL, &EthernetTask_attributes);
 8000d88:	4a1e      	ldr	r2, [pc, #120]	; (8000e04 <main+0x758>)
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	481e      	ldr	r0, [pc, #120]	; (8000e08 <main+0x75c>)
 8000d8e:	f006 f83f 	bl	8006e10 <osThreadNew>
 8000d92:	4b1e      	ldr	r3, [pc, #120]	; (8000e0c <main+0x760>)
 8000d94:	6018      	str	r0, [r3, #0]
  CameraTaskHandle = osThreadNew(StartCameraTask, NULL, &CameraTask_attributes);
 8000d96:	4a1e      	ldr	r2, [pc, #120]	; (8000e10 <main+0x764>)
 8000d98:	2100      	movs	r1, #0
 8000d9a:	481e      	ldr	r0, [pc, #120]	; (8000e14 <main+0x768>)
 8000d9c:	f006 f838 	bl	8006e10 <osThreadNew>
 8000da0:	4b1d      	ldr	r3, [pc, #116]	; (8000e18 <main+0x76c>)
 8000da2:	6018      	str	r0, [r3, #0]
  LedTaskHandle = osThreadNew(StartLedTask, NULL, &LedTask_attributes);
 8000da4:	4a1d      	ldr	r2, [pc, #116]	; (8000e1c <main+0x770>)
 8000da6:	2100      	movs	r1, #0
 8000da8:	481d      	ldr	r0, [pc, #116]	; (8000e20 <main+0x774>)
 8000daa:	f006 f831 	bl	8006e10 <osThreadNew>
 8000dae:	4b1d      	ldr	r3, [pc, #116]	; (8000e24 <main+0x778>)
 8000db0:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8000db2:	f005 fff3 	bl	8006d9c <osKernelStart>
  while (1)
 8000db6:	e7fe      	b.n	8000db6 <main+0x70a>
 8000db8:	b672      	cpsid	i
  while (1)
 8000dba:	e7fe      	b.n	8000dba <main+0x70e>
 8000dbc:	b672      	cpsid	i
 8000dbe:	e7fe      	b.n	8000dbe <main+0x712>
 8000dc0:	b672      	cpsid	i
 8000dc2:	e7fe      	b.n	8000dc2 <main+0x716>
 8000dc4:	b672      	cpsid	i
 8000dc6:	e7fe      	b.n	8000dc6 <main+0x71a>
 8000dc8:	b672      	cpsid	i
 8000dca:	e7fe      	b.n	8000dca <main+0x71e>
 8000dcc:	b672      	cpsid	i
 8000dce:	e7fe      	b.n	8000dce <main+0x722>
 8000dd0:	b672      	cpsid	i
 8000dd2:	e7fe      	b.n	8000dd2 <main+0x726>
 8000dd4:	b672      	cpsid	i
 8000dd6:	e7fe      	b.n	8000dd6 <main+0x72a>
 8000dd8:	2000f818 	.word	0x2000f818
 8000ddc:	40011400 	.word	0x40011400
 8000de0:	002d35d4 	.word	0x002d35d4
 8000de4:	2000f70c 	.word	0x2000f70c
 8000de8:	40001000 	.word	0x40001000
 8000dec:	40023800 	.word	0x40023800
 8000df0:	2000f638 	.word	0x2000f638
 8000df4:	50050000 	.word	0x50050000
 8000df8:	2000e210 	.word	0x2000e210
 8000dfc:	40005400 	.word	0x40005400
 8000e00:	2000f89c 	.word	0x2000f89c
 8000e04:	08013614 	.word	0x08013614
 8000e08:	080005a9 	.word	0x080005a9
 8000e0c:	2000f8c4 	.word	0x2000f8c4
 8000e10:	080135f0 	.word	0x080135f0
 8000e14:	080005bd 	.word	0x080005bd
 8000e18:	2000f814 	.word	0x2000f814
 8000e1c:	08013638 	.word	0x08013638
 8000e20:	080005e1 	.word	0x080005e1
 8000e24:	2000f634 	.word	0x2000f634

08000e28 <HAL_GPIO_EXTI_Callback>:
{
 8000e28:	b508      	push	{r3, lr}
	HAL_UART_Transmit_IT(&huart6, TxData, 8);
 8000e2a:	2208      	movs	r2, #8
 8000e2c:	4902      	ldr	r1, [pc, #8]	; (8000e38 <HAL_GPIO_EXTI_Callback+0x10>)
 8000e2e:	4803      	ldr	r0, [pc, #12]	; (8000e3c <HAL_GPIO_EXTI_Callback+0x14>)
 8000e30:	f004 ff18 	bl	8005c64 <HAL_UART_Transmit_IT>
}
 8000e34:	bd08      	pop	{r3, pc}
 8000e36:	bf00      	nop
 8000e38:	20000000 	.word	0x20000000
 8000e3c:	2000f818 	.word	0x2000f818

08000e40 <HAL_UART_TxCpltCallback>:
}
 8000e40:	4770      	bx	lr
	...

08000e44 <HAL_TIM_PeriodElapsedCallback>:
{
 8000e44:	b508      	push	{r3, lr}
  if (htim->Instance == TIM14) {
 8000e46:	6802      	ldr	r2, [r0, #0]
 8000e48:	4b03      	ldr	r3, [pc, #12]	; (8000e58 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	d000      	beq.n	8000e50 <HAL_TIM_PeriodElapsedCallback+0xc>
}
 8000e4e:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8000e50:	f000 fe7a 	bl	8001b48 <HAL_IncTick>
}
 8000e54:	e7fb      	b.n	8000e4e <HAL_TIM_PeriodElapsedCallback+0xa>
 8000e56:	bf00      	nop
 8000e58:	40002000 	.word	0x40002000

08000e5c <Error_Handler>:
 8000e5c:	b672      	cpsid	i
  while (1)
 8000e5e:	e7fe      	b.n	8000e5e <Error_Handler+0x2>

08000e60 <OV5640_SetResolution>:
  * @param  pObj  pointer to component object
  * @param  Resolution  Camera resolution
  * @retval Component status
  */
int32_t OV5640_SetResolution(OV5640_Object_t *pObj, uint32_t Resolution)
{
 8000e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000e64:	b082      	sub	sp, #8
    {OV5640_TIMING_DVPVO_HIGH, 0x00},
    {OV5640_TIMING_DVPVO_LOW, 0x78},
  };

  /* Check if resolution is supported */
  if (Resolution > OV5640_R800x480)
 8000e66:	2904      	cmp	r1, #4
 8000e68:	f200 809e 	bhi.w	8000fa8 <OV5640_SetResolution+0x148>
    ret = OV5640_ERROR;
  }
  else
  {
    /* Initialize OV5640 */
    switch (Resolution)
 8000e6c:	2904      	cmp	r1, #4
 8000e6e:	f200 80a1 	bhi.w	8000fb4 <OV5640_SetResolution+0x154>
 8000e72:	e8df f001 	tbb	[pc, r1]
 8000e76:	2103      	.short	0x2103
 8000e78:	5d3f      	.short	0x5d3f
 8000e7a:	7b          	.byte	0x7b
 8000e7b:	00          	.byte	0x00
 8000e7c:	4e4f      	ldr	r6, [pc, #316]	; (8000fbc <OV5640_SetResolution+0x15c>)
 8000e7e:	f106 0710 	add.w	r7, r6, #16
  int32_t ret = OV5640_OK;
 8000e82:	2400      	movs	r4, #0
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
        {
          if (ret != OV5640_ERROR)
          {
            tmp = (uint8_t)OV5640_QQVGA[index][1];
            if (ov5640_write_reg(&pObj->Ctx, OV5640_QQVGA[index][0], &tmp, 1) != OV5640_OK)
 8000e84:	f100 0518 	add.w	r5, r0, #24
 8000e88:	f04f 0801 	mov.w	r8, #1
 8000e8c:	e010      	b.n	8000eb0 <OV5640_SetResolution+0x50>
            tmp = (uint8_t)OV5640_QQVGA[index][1];
 8000e8e:	8873      	ldrh	r3, [r6, #2]
 8000e90:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_QQVGA[index][0], &tmp, 1) != OV5640_OK)
 8000e94:	4643      	mov	r3, r8
 8000e96:	f10d 0207 	add.w	r2, sp, #7
 8000e9a:	8831      	ldrh	r1, [r6, #0]
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	f000 faad 	bl	80013fc <ov5640_write_reg>
            {
              ret = OV5640_ERROR;
 8000ea2:	2800      	cmp	r0, #0
 8000ea4:	bf18      	it	ne
 8000ea6:	f04f 34ff 	movne.w	r4, #4294967295
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 8000eaa:	3604      	adds	r6, #4
 8000eac:	42b7      	cmp	r7, r6
 8000eae:	d07d      	beq.n	8000fac <OV5640_SetResolution+0x14c>
          if (ret != OV5640_ERROR)
 8000eb0:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000eb4:	d0f9      	beq.n	8000eaa <OV5640_SetResolution+0x4a>
 8000eb6:	e7ea      	b.n	8000e8e <OV5640_SetResolution+0x2e>
 8000eb8:	4e41      	ldr	r6, [pc, #260]	; (8000fc0 <OV5640_SetResolution+0x160>)
 8000eba:	f106 0710 	add.w	r7, r6, #16
  int32_t ret = OV5640_OK;
 8000ebe:	2400      	movs	r4, #0
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
        {
          if (ret != OV5640_ERROR)
          {
            tmp = (uint8_t)OV5640_QVGA[index][1];
            if (ov5640_write_reg(&pObj->Ctx, OV5640_QVGA[index][0], &tmp, 1) != OV5640_OK)
 8000ec0:	f100 0518 	add.w	r5, r0, #24
 8000ec4:	f04f 0801 	mov.w	r8, #1
 8000ec8:	e010      	b.n	8000eec <OV5640_SetResolution+0x8c>
            tmp = (uint8_t)OV5640_QVGA[index][1];
 8000eca:	8873      	ldrh	r3, [r6, #2]
 8000ecc:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_QVGA[index][0], &tmp, 1) != OV5640_OK)
 8000ed0:	4643      	mov	r3, r8
 8000ed2:	f10d 0207 	add.w	r2, sp, #7
 8000ed6:	8831      	ldrh	r1, [r6, #0]
 8000ed8:	4628      	mov	r0, r5
 8000eda:	f000 fa8f 	bl	80013fc <ov5640_write_reg>
            {
              ret = OV5640_ERROR;
 8000ede:	2800      	cmp	r0, #0
 8000ee0:	bf18      	it	ne
 8000ee2:	f04f 34ff 	movne.w	r4, #4294967295
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 8000ee6:	3604      	adds	r6, #4
 8000ee8:	42b7      	cmp	r7, r6
 8000eea:	d05f      	beq.n	8000fac <OV5640_SetResolution+0x14c>
          if (ret != OV5640_ERROR)
 8000eec:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000ef0:	d0f9      	beq.n	8000ee6 <OV5640_SetResolution+0x86>
 8000ef2:	e7ea      	b.n	8000eca <OV5640_SetResolution+0x6a>
 8000ef4:	4e33      	ldr	r6, [pc, #204]	; (8000fc4 <OV5640_SetResolution+0x164>)
 8000ef6:	f106 0710 	add.w	r7, r6, #16
  int32_t ret = OV5640_OK;
 8000efa:	2400      	movs	r4, #0
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
        {
          if (ret != OV5640_ERROR)
          {
            tmp = (uint8_t)OV5640_480x272[index][1];
            if (ov5640_write_reg(&pObj->Ctx, OV5640_480x272[index][0], &tmp, 1) != OV5640_OK)
 8000efc:	f100 0518 	add.w	r5, r0, #24
 8000f00:	f04f 0801 	mov.w	r8, #1
 8000f04:	e010      	b.n	8000f28 <OV5640_SetResolution+0xc8>
            tmp = (uint8_t)OV5640_480x272[index][1];
 8000f06:	8873      	ldrh	r3, [r6, #2]
 8000f08:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_480x272[index][0], &tmp, 1) != OV5640_OK)
 8000f0c:	4643      	mov	r3, r8
 8000f0e:	f10d 0207 	add.w	r2, sp, #7
 8000f12:	8831      	ldrh	r1, [r6, #0]
 8000f14:	4628      	mov	r0, r5
 8000f16:	f000 fa71 	bl	80013fc <ov5640_write_reg>
            {
              ret = OV5640_ERROR;
 8000f1a:	2800      	cmp	r0, #0
 8000f1c:	bf18      	it	ne
 8000f1e:	f04f 34ff 	movne.w	r4, #4294967295
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 8000f22:	3604      	adds	r6, #4
 8000f24:	42be      	cmp	r6, r7
 8000f26:	d041      	beq.n	8000fac <OV5640_SetResolution+0x14c>
          if (ret != OV5640_ERROR)
 8000f28:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000f2c:	d0f9      	beq.n	8000f22 <OV5640_SetResolution+0xc2>
 8000f2e:	e7ea      	b.n	8000f06 <OV5640_SetResolution+0xa6>
 8000f30:	4e25      	ldr	r6, [pc, #148]	; (8000fc8 <OV5640_SetResolution+0x168>)
 8000f32:	f106 0710 	add.w	r7, r6, #16
  int32_t ret = OV5640_OK;
 8000f36:	2400      	movs	r4, #0
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
        {
          if (ret != OV5640_ERROR)
          {
            tmp = (uint8_t)OV5640_VGA[index][1];
            if (ov5640_write_reg(&pObj->Ctx, OV5640_VGA[index][0], &tmp, 1) != OV5640_OK)
 8000f38:	f100 0518 	add.w	r5, r0, #24
 8000f3c:	f04f 0801 	mov.w	r8, #1
 8000f40:	e010      	b.n	8000f64 <OV5640_SetResolution+0x104>
            tmp = (uint8_t)OV5640_VGA[index][1];
 8000f42:	8873      	ldrh	r3, [r6, #2]
 8000f44:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_VGA[index][0], &tmp, 1) != OV5640_OK)
 8000f48:	4643      	mov	r3, r8
 8000f4a:	f10d 0207 	add.w	r2, sp, #7
 8000f4e:	8831      	ldrh	r1, [r6, #0]
 8000f50:	4628      	mov	r0, r5
 8000f52:	f000 fa53 	bl	80013fc <ov5640_write_reg>
            {
              ret = OV5640_ERROR;
 8000f56:	2800      	cmp	r0, #0
 8000f58:	bf18      	it	ne
 8000f5a:	f04f 34ff 	movne.w	r4, #4294967295
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 8000f5e:	3604      	adds	r6, #4
 8000f60:	42be      	cmp	r6, r7
 8000f62:	d023      	beq.n	8000fac <OV5640_SetResolution+0x14c>
          if (ret != OV5640_ERROR)
 8000f64:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000f68:	d0f9      	beq.n	8000f5e <OV5640_SetResolution+0xfe>
 8000f6a:	e7ea      	b.n	8000f42 <OV5640_SetResolution+0xe2>
 8000f6c:	4e17      	ldr	r6, [pc, #92]	; (8000fcc <OV5640_SetResolution+0x16c>)
 8000f6e:	f106 0710 	add.w	r7, r6, #16
  int32_t ret = OV5640_OK;
 8000f72:	2400      	movs	r4, #0
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
        {
          if (ret != OV5640_ERROR)
          {
            tmp = (uint8_t)OV5640_WVGA[index][1];
            if (ov5640_write_reg(&pObj->Ctx, OV5640_WVGA[index][0], &tmp, 1) != OV5640_OK)
 8000f74:	f100 0518 	add.w	r5, r0, #24
 8000f78:	f04f 0801 	mov.w	r8, #1
 8000f7c:	e010      	b.n	8000fa0 <OV5640_SetResolution+0x140>
            tmp = (uint8_t)OV5640_WVGA[index][1];
 8000f7e:	8873      	ldrh	r3, [r6, #2]
 8000f80:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_WVGA[index][0], &tmp, 1) != OV5640_OK)
 8000f84:	4643      	mov	r3, r8
 8000f86:	f10d 0207 	add.w	r2, sp, #7
 8000f8a:	8831      	ldrh	r1, [r6, #0]
 8000f8c:	4628      	mov	r0, r5
 8000f8e:	f000 fa35 	bl	80013fc <ov5640_write_reg>
            {
              ret = OV5640_ERROR;
 8000f92:	2800      	cmp	r0, #0
 8000f94:	bf18      	it	ne
 8000f96:	f04f 34ff 	movne.w	r4, #4294967295
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 8000f9a:	3604      	adds	r6, #4
 8000f9c:	42be      	cmp	r6, r7
 8000f9e:	d005      	beq.n	8000fac <OV5640_SetResolution+0x14c>
          if (ret != OV5640_ERROR)
 8000fa0:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000fa4:	d0f9      	beq.n	8000f9a <OV5640_SetResolution+0x13a>
 8000fa6:	e7ea      	b.n	8000f7e <OV5640_SetResolution+0x11e>
    ret = OV5640_ERROR;
 8000fa8:	f04f 34ff 	mov.w	r4, #4294967295
        break;
    }
  }

  return ret;
}
 8000fac:	4620      	mov	r0, r4
 8000fae:	b002      	add	sp, #8
 8000fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (Resolution > OV5640_R800x480)
 8000fb4:	f04f 34ff 	mov.w	r4, #4294967295
  return ret;
 8000fb8:	e7f8      	b.n	8000fac <OV5640_SetResolution+0x14c>
 8000fba:	bf00      	nop
 8000fbc:	08013a64 	.word	0x08013a64
 8000fc0:	08013a74 	.word	0x08013a74
 8000fc4:	0801365c 	.word	0x0801365c
 8000fc8:	08013a84 	.word	0x08013a84
 8000fcc:	08013a94 	.word	0x08013a94

08000fd0 <OV5640_Delay>:
  * @param pObj   pointer to component object
  * @param Delay  specifies the delay time length, in milliseconds
  * @retval OV5640_OK
  */
static int32_t OV5640_Delay(OV5640_Object_t *pObj, uint32_t Delay)
{
 8000fd0:	b538      	push	{r3, r4, r5, lr}
 8000fd2:	460d      	mov	r5, r1

  uint32_t tickstart = HAL_GetTick();
 8000fd4:	f000 fdc4 	bl	8001b60 <HAL_GetTick>
 8000fd8:	4604      	mov	r4, r0

  uint32_t wait = Delay;

  while ((HAL_GetTick() - tickstart) < wait)
 8000fda:	f000 fdc1 	bl	8001b60 <HAL_GetTick>
 8000fde:	1b00      	subs	r0, r0, r4
 8000fe0:	42a8      	cmp	r0, r5
 8000fe2:	d202      	bcs.n	8000fea <OV5640_Delay+0x1a>
  {
	  HAL_IncTick();
 8000fe4:	f000 fdb0 	bl	8001b48 <HAL_IncTick>
 8000fe8:	e7f7      	b.n	8000fda <OV5640_Delay+0xa>
  }

return OV5640_OK;
}
 8000fea:	2000      	movs	r0, #0
 8000fec:	bd38      	pop	{r3, r4, r5, pc}

08000fee <OV5640_SetPixelFormat>:
{
 8000fee:	b570      	push	{r4, r5, r6, lr}
 8000ff0:	b082      	sub	sp, #8
 8000ff2:	4605      	mov	r5, r0
 8000ff4:	460c      	mov	r4, r1
  if ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 8000ff6:	2902      	cmp	r1, #2
 8000ff8:	d903      	bls.n	8001002 <OV5640_SetPixelFormat+0x14>
      (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 8000ffa:	1fcb      	subs	r3, r1, #7
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	f200 8136 	bhi.w	800126e <OV5640_SetPixelFormat+0x280>
    switch (PixelFormat)
 8001002:	1e63      	subs	r3, r4, #1
 8001004:	2b07      	cmp	r3, #7
 8001006:	f200 8105 	bhi.w	8001214 <OV5640_SetPixelFormat+0x226>
 800100a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800100e:	0032      	.short	0x0032
 8001010:	01030008 	.word	0x01030008
 8001014:	01030103 	.word	0x01030103
 8001018:	005b0103 	.word	0x005b0103
 800101c:	0085      	.short	0x0085
            tmp = (uint8_t)OV5640_PF_YUV422[index][1];
 800101e:	2330      	movs	r3, #48	; 0x30
 8001020:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_YUV422[index][0], &tmp, 1) != OV5640_OK)
 8001024:	2301      	movs	r3, #1
 8001026:	f10d 0207 	add.w	r2, sp, #7
 800102a:	f44f 4186 	mov.w	r1, #17152	; 0x4300
 800102e:	f105 0018 	add.w	r0, r5, #24
 8001032:	f000 f9e3 	bl	80013fc <ov5640_write_reg>
 8001036:	b110      	cbz	r0, 800103e <OV5640_SetPixelFormat+0x50>
 8001038:	f04f 36ff 	mov.w	r6, #4294967295
 800103c:	e0fb      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
              (void)OV5640_Delay(pObj, 1);
 800103e:	2101      	movs	r1, #1
 8001040:	4628      	mov	r0, r5
 8001042:	f7ff ffc5 	bl	8000fd0 <OV5640_Delay>
            tmp = (uint8_t)OV5640_PF_YUV422[index][1];
 8001046:	2300      	movs	r3, #0
 8001048:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_YUV422[index][0], &tmp, 1) != OV5640_OK)
 800104c:	2301      	movs	r3, #1
 800104e:	f10d 0207 	add.w	r2, sp, #7
 8001052:	f245 011f 	movw	r1, #20511	; 0x501f
 8001056:	f105 0018 	add.w	r0, r5, #24
 800105a:	f000 f9cf 	bl	80013fc <ov5640_write_reg>
 800105e:	4606      	mov	r6, r0
 8001060:	b110      	cbz	r0, 8001068 <OV5640_SetPixelFormat+0x7a>
              ret = OV5640_ERROR;
 8001062:	f04f 36ff 	mov.w	r6, #4294967295
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 8001066:	e0e6      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
              (void)OV5640_Delay(pObj, 1);
 8001068:	2101      	movs	r1, #1
 800106a:	4628      	mov	r0, r5
 800106c:	f7ff ffb0 	bl	8000fd0 <OV5640_Delay>
 8001070:	e0e1      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
            tmp = (uint8_t)OV5640_PF_RGB888[index][1];
 8001072:	2323      	movs	r3, #35	; 0x23
 8001074:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_RGB888[index][0], &tmp, 1) != OV5640_OK)
 8001078:	2301      	movs	r3, #1
 800107a:	f10d 0207 	add.w	r2, sp, #7
 800107e:	f44f 4186 	mov.w	r1, #17152	; 0x4300
 8001082:	f105 0018 	add.w	r0, r5, #24
 8001086:	f000 f9b9 	bl	80013fc <ov5640_write_reg>
 800108a:	b110      	cbz	r0, 8001092 <OV5640_SetPixelFormat+0xa4>
 800108c:	f04f 36ff 	mov.w	r6, #4294967295
 8001090:	e0d1      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
              (void)OV5640_Delay(pObj, 1);
 8001092:	2101      	movs	r1, #1
 8001094:	4628      	mov	r0, r5
 8001096:	f7ff ff9b 	bl	8000fd0 <OV5640_Delay>
            tmp = (uint8_t)OV5640_PF_RGB888[index][1];
 800109a:	2301      	movs	r3, #1
 800109c:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_RGB888[index][0], &tmp, 1) != OV5640_OK)
 80010a0:	f10d 0207 	add.w	r2, sp, #7
 80010a4:	f245 011f 	movw	r1, #20511	; 0x501f
 80010a8:	f105 0018 	add.w	r0, r5, #24
 80010ac:	f000 f9a6 	bl	80013fc <ov5640_write_reg>
 80010b0:	4606      	mov	r6, r0
 80010b2:	b110      	cbz	r0, 80010ba <OV5640_SetPixelFormat+0xcc>
              ret = OV5640_ERROR;
 80010b4:	f04f 36ff 	mov.w	r6, #4294967295
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 80010b8:	e0bd      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
              (void)OV5640_Delay(pObj, 1);
 80010ba:	2101      	movs	r1, #1
 80010bc:	4628      	mov	r0, r5
 80010be:	f7ff ff87 	bl	8000fd0 <OV5640_Delay>
 80010c2:	e0b8      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
            tmp = (uint8_t)OV5640_PF_Y8[index][1];
 80010c4:	2310      	movs	r3, #16
 80010c6:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_Y8[index][0], &tmp, 1) != OV5640_OK)
 80010ca:	2301      	movs	r3, #1
 80010cc:	f10d 0207 	add.w	r2, sp, #7
 80010d0:	f44f 4186 	mov.w	r1, #17152	; 0x4300
 80010d4:	f105 0018 	add.w	r0, r5, #24
 80010d8:	f000 f990 	bl	80013fc <ov5640_write_reg>
 80010dc:	b110      	cbz	r0, 80010e4 <OV5640_SetPixelFormat+0xf6>
 80010de:	f04f 36ff 	mov.w	r6, #4294967295
 80010e2:	e0a8      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
              (void)OV5640_Delay(pObj, 1);
 80010e4:	2101      	movs	r1, #1
 80010e6:	4628      	mov	r0, r5
 80010e8:	f7ff ff72 	bl	8000fd0 <OV5640_Delay>
            tmp = (uint8_t)OV5640_PF_Y8[index][1];
 80010ec:	2300      	movs	r3, #0
 80010ee:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_Y8[index][0], &tmp, 1) != OV5640_OK)
 80010f2:	2301      	movs	r3, #1
 80010f4:	f10d 0207 	add.w	r2, sp, #7
 80010f8:	f245 011f 	movw	r1, #20511	; 0x501f
 80010fc:	f105 0018 	add.w	r0, r5, #24
 8001100:	f000 f97c 	bl	80013fc <ov5640_write_reg>
 8001104:	4606      	mov	r6, r0
 8001106:	b110      	cbz	r0, 800110e <OV5640_SetPixelFormat+0x120>
              ret = OV5640_ERROR;
 8001108:	f04f 36ff 	mov.w	r6, #4294967295
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 800110c:	e093      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
              (void)OV5640_Delay(pObj, 1);
 800110e:	2101      	movs	r1, #1
 8001110:	4628      	mov	r0, r5
 8001112:	f7ff ff5d 	bl	8000fd0 <OV5640_Delay>
 8001116:	e08e      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
            tmp = (uint8_t)OV5640_PF_JPEG[index][1];
 8001118:	2330      	movs	r3, #48	; 0x30
 800111a:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_JPEG[index][0], &tmp, 1) != OV5640_OK)
 800111e:	2301      	movs	r3, #1
 8001120:	f10d 0207 	add.w	r2, sp, #7
 8001124:	f44f 4186 	mov.w	r1, #17152	; 0x4300
 8001128:	f105 0018 	add.w	r0, r5, #24
 800112c:	f000 f966 	bl	80013fc <ov5640_write_reg>
 8001130:	2800      	cmp	r0, #0
 8001132:	d055      	beq.n	80011e0 <OV5640_SetPixelFormat+0x1f2>
 8001134:	f04f 36ff 	mov.w	r6, #4294967295
      if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp, 1) != OV5640_OK)
 8001138:	3518      	adds	r5, #24
 800113a:	2301      	movs	r3, #1
 800113c:	f10d 0207 	add.w	r2, sp, #7
 8001140:	f643 0121 	movw	r1, #14369	; 0x3821
 8001144:	4628      	mov	r0, r5
 8001146:	f000 f925 	bl	8001394 <ov5640_read_reg>
 800114a:	2800      	cmp	r0, #0
 800114c:	f040 8092 	bne.w	8001274 <OV5640_SetPixelFormat+0x286>
        tmp |= (1 << 5);
 8001150:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001154:	f043 0320 	orr.w	r3, r3, #32
 8001158:	f88d 3007 	strb.w	r3, [sp, #7]
        if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp, 1) != OV5640_OK)
 800115c:	2301      	movs	r3, #1
 800115e:	f10d 0207 	add.w	r2, sp, #7
 8001162:	f643 0121 	movw	r1, #14369	; 0x3821
 8001166:	4628      	mov	r0, r5
 8001168:	f000 f948 	bl	80013fc <ov5640_write_reg>
 800116c:	2800      	cmp	r0, #0
 800116e:	f040 8084 	bne.w	800127a <OV5640_SetPixelFormat+0x28c>
          if (ov5640_read_reg(&pObj->Ctx, OV5640_SYSREM_RESET02, &tmp, 1) != OV5640_OK)
 8001172:	2301      	movs	r3, #1
 8001174:	f10d 0207 	add.w	r2, sp, #7
 8001178:	f243 0102 	movw	r1, #12290	; 0x3002
 800117c:	4628      	mov	r0, r5
 800117e:	f000 f909 	bl	8001394 <ov5640_read_reg>
 8001182:	2800      	cmp	r0, #0
 8001184:	d17c      	bne.n	8001280 <OV5640_SetPixelFormat+0x292>
            tmp &= ~((1 << 4) | (1 << 3) | (1 << 2));
 8001186:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800118a:	f023 031c 	bic.w	r3, r3, #28
 800118e:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_SYSREM_RESET02, &tmp, 1) != OV5640_OK)
 8001192:	2301      	movs	r3, #1
 8001194:	f10d 0207 	add.w	r2, sp, #7
 8001198:	f243 0102 	movw	r1, #12290	; 0x3002
 800119c:	4628      	mov	r0, r5
 800119e:	f000 f92d 	bl	80013fc <ov5640_write_reg>
 80011a2:	2800      	cmp	r0, #0
 80011a4:	d16f      	bne.n	8001286 <OV5640_SetPixelFormat+0x298>
              if (ov5640_read_reg(&pObj->Ctx, OV5640_CLOCK_ENABLE02, &tmp, 1) != OV5640_OK)
 80011a6:	2301      	movs	r3, #1
 80011a8:	f10d 0207 	add.w	r2, sp, #7
 80011ac:	f243 0106 	movw	r1, #12294	; 0x3006
 80011b0:	4628      	mov	r0, r5
 80011b2:	f000 f8ef 	bl	8001394 <ov5640_read_reg>
 80011b6:	2800      	cmp	r0, #0
 80011b8:	d168      	bne.n	800128c <OV5640_SetPixelFormat+0x29e>
                tmp |= ((1 << 5) | (1 << 3));
 80011ba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80011be:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 80011c2:	f88d 3007 	strb.w	r3, [sp, #7]
                if (ov5640_write_reg(&pObj->Ctx, OV5640_CLOCK_ENABLE02, &tmp, 1) != OV5640_OK)
 80011c6:	2301      	movs	r3, #1
 80011c8:	f10d 0207 	add.w	r2, sp, #7
 80011cc:	f243 0106 	movw	r1, #12294	; 0x3006
 80011d0:	4628      	mov	r0, r5
 80011d2:	f000 f913 	bl	80013fc <ov5640_write_reg>
                  ret = OV5640_ERROR;
 80011d6:	2800      	cmp	r0, #0
 80011d8:	bf18      	it	ne
 80011da:	f04f 36ff 	movne.w	r6, #4294967295
 80011de:	e02a      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
              (void)OV5640_Delay(pObj, 1);
 80011e0:	2101      	movs	r1, #1
 80011e2:	4628      	mov	r0, r5
 80011e4:	f7ff fef4 	bl	8000fd0 <OV5640_Delay>
            tmp = (uint8_t)OV5640_PF_JPEG[index][1];
 80011e8:	2300      	movs	r3, #0
 80011ea:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_JPEG[index][0], &tmp, 1) != OV5640_OK)
 80011ee:	2301      	movs	r3, #1
 80011f0:	f10d 0207 	add.w	r2, sp, #7
 80011f4:	f245 011f 	movw	r1, #20511	; 0x501f
 80011f8:	f105 0018 	add.w	r0, r5, #24
 80011fc:	f000 f8fe 	bl	80013fc <ov5640_write_reg>
 8001200:	4606      	mov	r6, r0
 8001202:	b110      	cbz	r0, 800120a <OV5640_SetPixelFormat+0x21c>
              ret = OV5640_ERROR;
 8001204:	f04f 36ff 	mov.w	r6, #4294967295
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 8001208:	e796      	b.n	8001138 <OV5640_SetPixelFormat+0x14a>
              (void)OV5640_Delay(pObj, 1);
 800120a:	2101      	movs	r1, #1
 800120c:	4628      	mov	r0, r5
 800120e:	f7ff fedf 	bl	8000fd0 <OV5640_Delay>
 8001212:	e791      	b.n	8001138 <OV5640_SetPixelFormat+0x14a>
            tmp = (uint8_t)OV5640_PF_RGB565[index][1];
 8001214:	236f      	movs	r3, #111	; 0x6f
 8001216:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_RGB565[index][0], &tmp, 1) != OV5640_OK)
 800121a:	2301      	movs	r3, #1
 800121c:	f10d 0207 	add.w	r2, sp, #7
 8001220:	f44f 4186 	mov.w	r1, #17152	; 0x4300
 8001224:	f105 0018 	add.w	r0, r5, #24
 8001228:	f000 f8e8 	bl	80013fc <ov5640_write_reg>
 800122c:	b130      	cbz	r0, 800123c <OV5640_SetPixelFormat+0x24e>
 800122e:	f04f 36ff 	mov.w	r6, #4294967295
    if (PixelFormat == OV5640_JPEG)
 8001232:	2c08      	cmp	r4, #8
 8001234:	d080      	beq.n	8001138 <OV5640_SetPixelFormat+0x14a>
}
 8001236:	4630      	mov	r0, r6
 8001238:	b002      	add	sp, #8
 800123a:	bd70      	pop	{r4, r5, r6, pc}
              (void)OV5640_Delay(pObj, 1);
 800123c:	2101      	movs	r1, #1
 800123e:	4628      	mov	r0, r5
 8001240:	f7ff fec6 	bl	8000fd0 <OV5640_Delay>
            tmp = (uint8_t)OV5640_PF_RGB565[index][1];
 8001244:	2301      	movs	r3, #1
 8001246:	f88d 3007 	strb.w	r3, [sp, #7]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_RGB565[index][0], &tmp, 1) != OV5640_OK)
 800124a:	f10d 0207 	add.w	r2, sp, #7
 800124e:	f245 011f 	movw	r1, #20511	; 0x501f
 8001252:	f105 0018 	add.w	r0, r5, #24
 8001256:	f000 f8d1 	bl	80013fc <ov5640_write_reg>
 800125a:	4606      	mov	r6, r0
 800125c:	b110      	cbz	r0, 8001264 <OV5640_SetPixelFormat+0x276>
              ret = OV5640_ERROR;
 800125e:	f04f 36ff 	mov.w	r6, #4294967295
 8001262:	e7e6      	b.n	8001232 <OV5640_SetPixelFormat+0x244>
              (void)OV5640_Delay(pObj, 1);
 8001264:	2101      	movs	r1, #1
 8001266:	4628      	mov	r0, r5
 8001268:	f7ff feb2 	bl	8000fd0 <OV5640_Delay>
 800126c:	e7e1      	b.n	8001232 <OV5640_SetPixelFormat+0x244>
    ret = OV5640_ERROR;
 800126e:	f04f 36ff 	mov.w	r6, #4294967295
 8001272:	e7e0      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
        ret = OV5640_ERROR;
 8001274:	f04f 36ff 	mov.w	r6, #4294967295
 8001278:	e7dd      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
          ret = OV5640_ERROR;
 800127a:	f04f 36ff 	mov.w	r6, #4294967295
 800127e:	e7da      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
            ret = OV5640_ERROR;
 8001280:	f04f 36ff 	mov.w	r6, #4294967295
 8001284:	e7d7      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
              ret = OV5640_ERROR;
 8001286:	f04f 36ff 	mov.w	r6, #4294967295
 800128a:	e7d4      	b.n	8001236 <OV5640_SetPixelFormat+0x248>
                ret = OV5640_ERROR;
 800128c:	f04f 36ff 	mov.w	r6, #4294967295
  return ret;
 8001290:	e7d1      	b.n	8001236 <OV5640_SetPixelFormat+0x248>

08001292 <OV5640_SetPolarities>:
  if ((pObj == NULL) || ((PclkPolarity != OV5640_POLARITY_PCLK_LOW) && (PclkPolarity != OV5640_POLARITY_PCLK_HIGH)) ||
 8001292:	b308      	cbz	r0, 80012d8 <OV5640_SetPolarities+0x46>
{
 8001294:	b510      	push	{r4, lr}
 8001296:	b082      	sub	sp, #8
  if ((pObj == NULL) || ((PclkPolarity != OV5640_POLARITY_PCLK_LOW) && (PclkPolarity != OV5640_POLARITY_PCLK_HIGH)) ||
 8001298:	2901      	cmp	r1, #1
 800129a:	d817      	bhi.n	80012cc <OV5640_SetPolarities+0x3a>
      ((HrefPolarity != OV5640_POLARITY_HREF_LOW) && (HrefPolarity != OV5640_POLARITY_HREF_HIGH)) ||
 800129c:	2a01      	cmp	r2, #1
 800129e:	d818      	bhi.n	80012d2 <OV5640_SetPolarities+0x40>
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d816      	bhi.n	80012d2 <OV5640_SetPolarities+0x40>
    tmp = (uint8_t)(PclkPolarity << 5U) | (HrefPolarity << 1U) | VsyncPolarity;
 80012a4:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 80012a8:	ea43 1141 	orr.w	r1, r3, r1, lsl #5
 80012ac:	f88d 1007 	strb.w	r1, [sp, #7]
    if (ov5640_write_reg(&pObj->Ctx, OV5640_POLARITY_CTRL, &tmp, 1) != OV5640_OK)
 80012b0:	2301      	movs	r3, #1
 80012b2:	f10d 0207 	add.w	r2, sp, #7
 80012b6:	f244 7140 	movw	r1, #18240	; 0x4740
 80012ba:	3018      	adds	r0, #24
 80012bc:	f000 f89e 	bl	80013fc <ov5640_write_reg>
 80012c0:	3800      	subs	r0, #0
 80012c2:	bf18      	it	ne
 80012c4:	2001      	movne	r0, #1
 80012c6:	4240      	negs	r0, r0
}
 80012c8:	b002      	add	sp, #8
 80012ca:	bd10      	pop	{r4, pc}
    ret = OV5640_ERROR;
 80012cc:	f04f 30ff 	mov.w	r0, #4294967295
 80012d0:	e7fa      	b.n	80012c8 <OV5640_SetPolarities+0x36>
 80012d2:	f04f 30ff 	mov.w	r0, #4294967295
  return ret;
 80012d6:	e7f7      	b.n	80012c8 <OV5640_SetPolarities+0x36>
    ret = OV5640_ERROR;
 80012d8:	f04f 30ff 	mov.w	r0, #4294967295
}
 80012dc:	4770      	bx	lr
	...

080012e0 <OV5640_Init>:
{
 80012e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80012e4:	b083      	sub	sp, #12
  if (pObj->IsInitialized == 0U)
 80012e6:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80012ea:	bbe3      	cbnz	r3, 8001366 <OV5640_Init+0x86>
 80012ec:	4681      	mov	r9, r0
 80012ee:	468b      	mov	fp, r1
 80012f0:	4692      	mov	sl, r2
    if ((Resolution > OV5640_R800x480) ||
 80012f2:	2904      	cmp	r1, #4
 80012f4:	d83c      	bhi.n	8001370 <OV5640_Init+0x90>
 80012f6:	2a02      	cmp	r2, #2
 80012f8:	d902      	bls.n	8001300 <OV5640_Init+0x20>
         (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 80012fa:	1fd3      	subs	r3, r2, #7
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d83a      	bhi.n	8001376 <OV5640_Init+0x96>
 8001300:	4c23      	ldr	r4, [pc, #140]	; (8001390 <OV5640_Init+0xb0>)
 8001302:	f504 767e 	add.w	r6, r4, #1016	; 0x3f8
{
 8001306:	2500      	movs	r5, #0
          if (ov5640_write_reg(&pObj->Ctx, OV5640_Common[index][0], &tmp, 1) != OV5640_OK)
 8001308:	f109 0818 	add.w	r8, r9, #24
 800130c:	2701      	movs	r7, #1
 800130e:	e010      	b.n	8001332 <OV5640_Init+0x52>
          tmp = (uint8_t)OV5640_Common[index][1];
 8001310:	8863      	ldrh	r3, [r4, #2]
 8001312:	f88d 3007 	strb.w	r3, [sp, #7]
          if (ov5640_write_reg(&pObj->Ctx, OV5640_Common[index][0], &tmp, 1) != OV5640_OK)
 8001316:	463b      	mov	r3, r7
 8001318:	f10d 0207 	add.w	r2, sp, #7
 800131c:	8821      	ldrh	r1, [r4, #0]
 800131e:	4640      	mov	r0, r8
 8001320:	f000 f86c 	bl	80013fc <ov5640_write_reg>
            ret = OV5640_ERROR;
 8001324:	2800      	cmp	r0, #0
 8001326:	bf18      	it	ne
 8001328:	f04f 35ff 	movne.w	r5, #4294967295
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 800132c:	3404      	adds	r4, #4
 800132e:	42a6      	cmp	r6, r4
 8001330:	d003      	beq.n	800133a <OV5640_Init+0x5a>
        if (ret != OV5640_ERROR)
 8001332:	f1b5 3fff 	cmp.w	r5, #4294967295
 8001336:	d0f9      	beq.n	800132c <OV5640_Init+0x4c>
 8001338:	e7ea      	b.n	8001310 <OV5640_Init+0x30>
      if (ret == OV5640_OK)
 800133a:	b9ad      	cbnz	r5, 8001368 <OV5640_Init+0x88>
        if (OV5640_SetResolution(pObj, Resolution) != OV5640_OK)
 800133c:	4659      	mov	r1, fp
 800133e:	4648      	mov	r0, r9
 8001340:	f7ff fd8e 	bl	8000e60 <OV5640_SetResolution>
 8001344:	b9d0      	cbnz	r0, 800137c <OV5640_Init+0x9c>
        else if (OV5640_SetPixelFormat(pObj, PixelFormat) != OV5640_OK)
 8001346:	4651      	mov	r1, sl
 8001348:	4648      	mov	r0, r9
 800134a:	f7ff fe50 	bl	8000fee <OV5640_SetPixelFormat>
 800134e:	b9c0      	cbnz	r0, 8001382 <OV5640_Init+0xa2>
        else if (OV5640_SetPolarities(pObj, OV5640_POLARITY_PCLK_HIGH, OV5640_POLARITY_HREF_HIGH,
 8001350:	2300      	movs	r3, #0
 8001352:	2201      	movs	r2, #1
 8001354:	4611      	mov	r1, r2
 8001356:	4648      	mov	r0, r9
 8001358:	f7ff ff9b 	bl	8001292 <OV5640_SetPolarities>
 800135c:	b9a0      	cbnz	r0, 8001388 <OV5640_Init+0xa8>
          pObj->IsInitialized = 1U;
 800135e:	2301      	movs	r3, #1
 8001360:	f889 3024 	strb.w	r3, [r9, #36]	; 0x24
 8001364:	e000      	b.n	8001368 <OV5640_Init+0x88>
  int32_t ret = OV5640_OK;
 8001366:	2500      	movs	r5, #0
}
 8001368:	4628      	mov	r0, r5
 800136a:	b003      	add	sp, #12
 800136c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      ret = OV5640_ERROR;
 8001370:	f04f 35ff 	mov.w	r5, #4294967295
 8001374:	e7f8      	b.n	8001368 <OV5640_Init+0x88>
 8001376:	f04f 35ff 	mov.w	r5, #4294967295
 800137a:	e7f5      	b.n	8001368 <OV5640_Init+0x88>
          ret = OV5640_ERROR;
 800137c:	f04f 35ff 	mov.w	r5, #4294967295
 8001380:	e7f2      	b.n	8001368 <OV5640_Init+0x88>
          ret = OV5640_ERROR;
 8001382:	f04f 35ff 	mov.w	r5, #4294967295
 8001386:	e7ef      	b.n	8001368 <OV5640_Init+0x88>
          ret = OV5640_ERROR;
 8001388:	f04f 35ff 	mov.w	r5, #4294967295
  return ret;
 800138c:	e7ec      	b.n	8001368 <OV5640_Init+0x88>
 800138e:	bf00      	nop
 8001390:	0801366c 	.word	0x0801366c

08001394 <ov5640_read_reg>:
  * @param  pdata Pointer to data buffer
  * @param  length Number of data to read
  * @retval Component status
  */
int32_t ov5640_read_reg(ov5640_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint16_t length)
{
 8001394:	b530      	push	{r4, r5, lr}
 8001396:	b085      	sub	sp, #20
 8001398:	4614      	mov	r4, r2
 800139a:	461d      	mov	r5, r3
	uint16_t temp = reg;
	uint8_t package[2] = {0};
	package[1] = temp;
 800139c:	f88d 100d 	strb.w	r1, [sp, #13]
	temp >>= 8;
 80013a0:	0a09      	lsrs	r1, r1, #8
	package[0] = temp;
 80013a2:	f88d 100c 	strb.w	r1, [sp, #12]
	if (HAL_I2C_Master_Transmit(&hi2c1, (OV5640_SLAVE_ADDR << 1) | I2C_WRITE_BIT, package, sizeof(package), 100) == HAL_OK)
 80013a6:	2364      	movs	r3, #100	; 0x64
 80013a8:	9300      	str	r3, [sp, #0]
 80013aa:	2302      	movs	r3, #2
 80013ac:	aa03      	add	r2, sp, #12
 80013ae:	2178      	movs	r1, #120	; 0x78
 80013b0:	480f      	ldr	r0, [pc, #60]	; (80013f0 <ov5640_read_reg+0x5c>)
 80013b2:	f002 fe43 	bl	800403c <HAL_I2C_Master_Transmit>
 80013b6:	b988      	cbnz	r0, 80013dc <ov5640_read_reg+0x48>
	{
		if (HAL_I2C_Master_Receive(&hi2c1, (OV5640_SLAVE_ADDR << 1) | I2C_READ_BIT, pdata, length, 100) == HAL_OK)
 80013b8:	2364      	movs	r3, #100	; 0x64
 80013ba:	9300      	str	r3, [sp, #0]
 80013bc:	462b      	mov	r3, r5
 80013be:	4622      	mov	r2, r4
 80013c0:	2179      	movs	r1, #121	; 0x79
 80013c2:	480b      	ldr	r0, [pc, #44]	; (80013f0 <ov5640_read_reg+0x5c>)
 80013c4:	f002 fefe 	bl	80041c4 <HAL_I2C_Master_Receive>
 80013c8:	b940      	cbnz	r0, 80013dc <ov5640_read_reg+0x48>
			{
				HAL_UART_Transmit(&huart1, pdata, 1, 10);
 80013ca:	230a      	movs	r3, #10
 80013cc:	2201      	movs	r2, #1
 80013ce:	4621      	mov	r1, r4
 80013d0:	4808      	ldr	r0, [pc, #32]	; (80013f4 <ov5640_read_reg+0x60>)
 80013d2:	f005 f89b 	bl	800650c <HAL_UART_Transmit>
				return OV5640_OK;
 80013d6:	2000      	movs	r0, #0
			}
	}
	HAL_UART_Transmit(&huart1, ERROR_MESSAGE, sizeof(ERROR_MESSAGE), 10);
	return OV5640_ERROR;
}
 80013d8:	b005      	add	sp, #20
 80013da:	bd30      	pop	{r4, r5, pc}
	HAL_UART_Transmit(&huart1, ERROR_MESSAGE, sizeof(ERROR_MESSAGE), 10);
 80013dc:	230a      	movs	r3, #10
 80013de:	221b      	movs	r2, #27
 80013e0:	4905      	ldr	r1, [pc, #20]	; (80013f8 <ov5640_read_reg+0x64>)
 80013e2:	4804      	ldr	r0, [pc, #16]	; (80013f4 <ov5640_read_reg+0x60>)
 80013e4:	f005 f892 	bl	800650c <HAL_UART_Transmit>
	return OV5640_ERROR;
 80013e8:	f04f 30ff 	mov.w	r0, #4294967295
 80013ec:	e7f4      	b.n	80013d8 <ov5640_read_reg+0x44>
 80013ee:	bf00      	nop
 80013f0:	2000e210 	.word	0x2000e210
 80013f4:	2000f688 	.word	0x2000f688
 80013f8:	08013aa4 	.word	0x08013aa4

080013fc <ov5640_write_reg>:
  * @param  pdata Pointer to data buffer
  * @param  length Number of data to write
  * @retval Component status
  */
int32_t ov5640_write_reg(ov5640_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 80013fc:	b500      	push	{lr}
 80013fe:	b085      	sub	sp, #20
	uint16_t temp = reg;
	uint8_t package[3] = {0};
	package[1] = temp;
 8001400:	f88d 100d 	strb.w	r1, [sp, #13]
	temp >>= 8;
 8001404:	0a09      	lsrs	r1, r1, #8
	package[0] = temp;
 8001406:	f88d 100c 	strb.w	r1, [sp, #12]
	package[2] = *data;
 800140a:	7813      	ldrb	r3, [r2, #0]
 800140c:	f88d 300e 	strb.w	r3, [sp, #14]
	if (HAL_I2C_Master_Transmit(&hi2c1, (OV5640_SLAVE_ADDR << 1) | I2C_WRITE_BIT, package, sizeof(package), 100) == HAL_OK)
 8001410:	2364      	movs	r3, #100	; 0x64
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	2303      	movs	r3, #3
 8001416:	aa03      	add	r2, sp, #12
 8001418:	2178      	movs	r1, #120	; 0x78
 800141a:	480b      	ldr	r0, [pc, #44]	; (8001448 <ov5640_write_reg+0x4c>)
 800141c:	f002 fe0e 	bl	800403c <HAL_I2C_Master_Transmit>
 8001420:	b948      	cbnz	r0, 8001436 <ov5640_write_reg+0x3a>
	{

		HAL_UART_Transmit(&huart1, package, 3, 10);
 8001422:	230a      	movs	r3, #10
 8001424:	2203      	movs	r2, #3
 8001426:	a903      	add	r1, sp, #12
 8001428:	4808      	ldr	r0, [pc, #32]	; (800144c <ov5640_write_reg+0x50>)
 800142a:	f005 f86f 	bl	800650c <HAL_UART_Transmit>
		return OV5640_OK;
 800142e:	2000      	movs	r0, #0
	}
	HAL_UART_Transmit(&huart1, ERROR_MESSAGE, sizeof(ERROR_MESSAGE), 10);
	return OV5640_ERROR;
}
 8001430:	b005      	add	sp, #20
 8001432:	f85d fb04 	ldr.w	pc, [sp], #4
	HAL_UART_Transmit(&huart1, ERROR_MESSAGE, sizeof(ERROR_MESSAGE), 10);
 8001436:	230a      	movs	r3, #10
 8001438:	221b      	movs	r2, #27
 800143a:	4905      	ldr	r1, [pc, #20]	; (8001450 <ov5640_write_reg+0x54>)
 800143c:	4803      	ldr	r0, [pc, #12]	; (800144c <ov5640_write_reg+0x50>)
 800143e:	f005 f865 	bl	800650c <HAL_UART_Transmit>
	return OV5640_ERROR;
 8001442:	f04f 30ff 	mov.w	r0, #4294967295
 8001446:	e7f3      	b.n	8001430 <ov5640_write_reg+0x34>
 8001448:	2000e210 	.word	0x2000e210
 800144c:	2000f688 	.word	0x2000f688
 8001450:	08013aa4 	.word	0x08013aa4

08001454 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001454:	b500      	push	{lr}
 8001456:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001458:	4b0d      	ldr	r3, [pc, #52]	; (8001490 <HAL_MspInit+0x3c>)
 800145a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800145c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001460:	641a      	str	r2, [r3, #64]	; 0x40
 8001462:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001464:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001468:	9200      	str	r2, [sp, #0]
 800146a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800146c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800146e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001472:	645a      	str	r2, [r3, #68]	; 0x44
 8001474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001476:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800147a:	9301      	str	r3, [sp, #4]
 800147c:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800147e:	2200      	movs	r2, #0
 8001480:	210f      	movs	r1, #15
 8001482:	f06f 0001 	mvn.w	r0, #1
 8001486:	f000 fb97 	bl	8001bb8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800148a:	b003      	add	sp, #12
 800148c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001490:	40023800 	.word	0x40023800

08001494 <HAL_DCMI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdcmi: DCMI handle pointer
* @retval None
*/
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001498:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149a:	2300      	movs	r3, #0
 800149c:	9307      	str	r3, [sp, #28]
 800149e:	9308      	str	r3, [sp, #32]
 80014a0:	9309      	str	r3, [sp, #36]	; 0x24
 80014a2:	930a      	str	r3, [sp, #40]	; 0x28
 80014a4:	930b      	str	r3, [sp, #44]	; 0x2c
  if(hdcmi->Instance==DCMI)
 80014a6:	6802      	ldr	r2, [r0, #0]
 80014a8:	4b50      	ldr	r3, [pc, #320]	; (80015ec <HAL_DCMI_MspInit+0x158>)
 80014aa:	429a      	cmp	r2, r3
 80014ac:	d002      	beq.n	80014b4 <HAL_DCMI_MspInit+0x20>
  /* USER CODE BEGIN DCMI_MspInit 1 */

  /* USER CODE END DCMI_MspInit 1 */
  }

}
 80014ae:	b00c      	add	sp, #48	; 0x30
 80014b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80014b4:	4604      	mov	r4, r0
    __HAL_RCC_DCMI_CLK_ENABLE();
 80014b6:	4b4e      	ldr	r3, [pc, #312]	; (80015f0 <HAL_DCMI_MspInit+0x15c>)
 80014b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014ba:	f042 0201 	orr.w	r2, r2, #1
 80014be:	635a      	str	r2, [r3, #52]	; 0x34
 80014c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014c2:	f002 0201 	and.w	r2, r2, #1
 80014c6:	9201      	str	r2, [sp, #4]
 80014c8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80014ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014cc:	f042 0210 	orr.w	r2, r2, #16
 80014d0:	631a      	str	r2, [r3, #48]	; 0x30
 80014d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014d4:	f002 0210 	and.w	r2, r2, #16
 80014d8:	9202      	str	r2, [sp, #8]
 80014da:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80014dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014de:	f042 0208 	orr.w	r2, r2, #8
 80014e2:	631a      	str	r2, [r3, #48]	; 0x30
 80014e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014e6:	f002 0208 	and.w	r2, r2, #8
 80014ea:	9203      	str	r2, [sp, #12]
 80014ec:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80014ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80014f4:	631a      	str	r2, [r3, #48]	; 0x30
 80014f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014f8:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80014fc:	9204      	str	r2, [sp, #16]
 80014fe:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001500:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001502:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001506:	631a      	str	r2, [r3, #48]	; 0x30
 8001508:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800150a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800150e:	9205      	str	r2, [sp, #20]
 8001510:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001512:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001514:	f042 0201 	orr.w	r2, r2, #1
 8001518:	631a      	str	r2, [r3, #48]	; 0x30
 800151a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151c:	f003 0301 	and.w	r3, r3, #1
 8001520:	9306      	str	r3, [sp, #24]
 8001522:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001524:	2360      	movs	r3, #96	; 0x60
 8001526:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001528:	f04f 0802 	mov.w	r8, #2
 800152c:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2500      	movs	r5, #0
 8001532:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001534:	2603      	movs	r6, #3
 8001536:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001538:	270d      	movs	r7, #13
 800153a:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800153c:	a907      	add	r1, sp, #28
 800153e:	482d      	ldr	r0, [pc, #180]	; (80015f4 <HAL_DCMI_MspInit+0x160>)
 8001540:	f002 fa2a 	bl	8003998 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001544:	2308      	movs	r3, #8
 8001546:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001548:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800154e:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001550:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001552:	a907      	add	r1, sp, #28
 8001554:	4828      	ldr	r0, [pc, #160]	; (80015f8 <HAL_DCMI_MspInit+0x164>)
 8001556:	f002 fa1f 	bl	8003998 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 800155a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800155e:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001560:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001566:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001568:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 800156a:	a907      	add	r1, sp, #28
 800156c:	4823      	ldr	r0, [pc, #140]	; (80015fc <HAL_DCMI_MspInit+0x168>)
 800156e:	f002 fa13 	bl	8003998 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001572:	f44f 43bc 	mov.w	r3, #24064	; 0x5e00
 8001576:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001578:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157c:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800157e:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001580:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001582:	a907      	add	r1, sp, #28
 8001584:	481e      	ldr	r0, [pc, #120]	; (8001600 <HAL_DCMI_MspInit+0x16c>)
 8001586:	f002 fa07 	bl	8003998 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 800158a:	2350      	movs	r3, #80	; 0x50
 800158c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800158e:	f8cd 8020 	str.w	r8, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001594:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001596:	970b      	str	r7, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001598:	a907      	add	r1, sp, #28
 800159a:	481a      	ldr	r0, [pc, #104]	; (8001604 <HAL_DCMI_MspInit+0x170>)
 800159c:	f002 f9fc 	bl	8003998 <HAL_GPIO_Init>
    hdma_dcmi.Instance = DMA2_Stream1;
 80015a0:	4819      	ldr	r0, [pc, #100]	; (8001608 <HAL_DCMI_MspInit+0x174>)
 80015a2:	4b1a      	ldr	r3, [pc, #104]	; (800160c <HAL_DCMI_MspInit+0x178>)
 80015a4:	6003      	str	r3, [r0, #0]
    hdma_dcmi.Init.Channel = DMA_CHANNEL_1;
 80015a6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80015aa:	6043      	str	r3, [r0, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015ac:	6085      	str	r5, [r0, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 80015ae:	60c5      	str	r5, [r0, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 80015b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015b4:	6103      	str	r3, [r0, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ba:	6143      	str	r3, [r0, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015bc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80015c0:	6183      	str	r3, [r0, #24]
    hdma_dcmi.Init.Mode = DMA_CIRCULAR;
 80015c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015c6:	61c3      	str	r3, [r0, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_LOW;
 80015c8:	6205      	str	r5, [r0, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80015ca:	2304      	movs	r3, #4
 80015cc:	6243      	str	r3, [r0, #36]	; 0x24
    hdma_dcmi.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80015ce:	6286      	str	r6, [r0, #40]	; 0x28
    hdma_dcmi.Init.MemBurst = DMA_MBURST_INC4;
 80015d0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80015d4:	62c3      	str	r3, [r0, #44]	; 0x2c
    hdma_dcmi.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80015d6:	6305      	str	r5, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 80015d8:	f000 fc66 	bl	8001ea8 <HAL_DMA_Init>
 80015dc:	b918      	cbnz	r0, 80015e6 <HAL_DCMI_MspInit+0x152>
    __HAL_LINKDMA(hdcmi,DMA_Handle,hdma_dcmi);
 80015de:	4b0a      	ldr	r3, [pc, #40]	; (8001608 <HAL_DCMI_MspInit+0x174>)
 80015e0:	64a3      	str	r3, [r4, #72]	; 0x48
 80015e2:	639c      	str	r4, [r3, #56]	; 0x38
}
 80015e4:	e763      	b.n	80014ae <HAL_DCMI_MspInit+0x1a>
      Error_Handler();
 80015e6:	f7ff fc39 	bl	8000e5c <Error_Handler>
 80015ea:	e7f8      	b.n	80015de <HAL_DCMI_MspInit+0x14a>
 80015ec:	50050000 	.word	0x50050000
 80015f0:	40023800 	.word	0x40023800
 80015f4:	40021000 	.word	0x40021000
 80015f8:	40020c00 	.word	0x40020c00
 80015fc:	40021800 	.word	0x40021800
 8001600:	40021c00 	.word	0x40021c00
 8001604:	40020000 	.word	0x40020000
 8001608:	2000e25c 	.word	0x2000e25c
 800160c:	40026428 	.word	0x40026428

08001610 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001610:	b530      	push	{r4, r5, lr}
 8001612:	b0a9      	sub	sp, #164	; 0xa4
 8001614:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001616:	2100      	movs	r1, #0
 8001618:	9123      	str	r1, [sp, #140]	; 0x8c
 800161a:	9124      	str	r1, [sp, #144]	; 0x90
 800161c:	9125      	str	r1, [sp, #148]	; 0x94
 800161e:	9126      	str	r1, [sp, #152]	; 0x98
 8001620:	9127      	str	r1, [sp, #156]	; 0x9c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001622:	2284      	movs	r2, #132	; 0x84
 8001624:	a802      	add	r0, sp, #8
 8001626:	f011 f830 	bl	801268a <memset>
  if(hi2c->Instance==I2C1)
 800162a:	6822      	ldr	r2, [r4, #0]
 800162c:	4b21      	ldr	r3, [pc, #132]	; (80016b4 <HAL_I2C_MspInit+0xa4>)
 800162e:	429a      	cmp	r2, r3
 8001630:	d001      	beq.n	8001636 <HAL_I2C_MspInit+0x26>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001632:	b029      	add	sp, #164	; 0xa4
 8001634:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001636:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800163a:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800163c:	2300      	movs	r3, #0
 800163e:	931b      	str	r3, [sp, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001640:	a802      	add	r0, sp, #8
 8001642:	f003 fd93 	bl	800516c <HAL_RCCEx_PeriphCLKConfig>
 8001646:	2800      	cmp	r0, #0
 8001648:	d131      	bne.n	80016ae <HAL_I2C_MspInit+0x9e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800164a:	4c1b      	ldr	r4, [pc, #108]	; (80016b8 <HAL_I2C_MspInit+0xa8>)
 800164c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800164e:	f043 0302 	orr.w	r3, r3, #2
 8001652:	6323      	str	r3, [r4, #48]	; 0x30
 8001654:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	9300      	str	r3, [sp, #0]
 800165c:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = DCMI_SCL_Pin|DCMI_SDA_Pin;
 800165e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001662:	9323      	str	r3, [sp, #140]	; 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001664:	2312      	movs	r3, #18
 8001666:	9324      	str	r3, [sp, #144]	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001668:	2500      	movs	r5, #0
 800166a:	9525      	str	r5, [sp, #148]	; 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166c:	9526      	str	r5, [sp, #152]	; 0x98
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800166e:	2304      	movs	r3, #4
 8001670:	9327      	str	r3, [sp, #156]	; 0x9c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001672:	a923      	add	r1, sp, #140	; 0x8c
 8001674:	4811      	ldr	r0, [pc, #68]	; (80016bc <HAL_I2C_MspInit+0xac>)
 8001676:	f002 f98f 	bl	8003998 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800167a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800167c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001680:	6423      	str	r3, [r4, #64]	; 0x40
 8001682:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001684:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001688:	9301      	str	r3, [sp, #4]
 800168a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 800168c:	462a      	mov	r2, r5
 800168e:	2105      	movs	r1, #5
 8001690:	201f      	movs	r0, #31
 8001692:	f000 fa91 	bl	8001bb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001696:	201f      	movs	r0, #31
 8001698:	f000 fabe 	bl	8001c18 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 800169c:	462a      	mov	r2, r5
 800169e:	2105      	movs	r1, #5
 80016a0:	2020      	movs	r0, #32
 80016a2:	f000 fa89 	bl	8001bb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80016a6:	2020      	movs	r0, #32
 80016a8:	f000 fab6 	bl	8001c18 <HAL_NVIC_EnableIRQ>
}
 80016ac:	e7c1      	b.n	8001632 <HAL_I2C_MspInit+0x22>
      Error_Handler();
 80016ae:	f7ff fbd5 	bl	8000e5c <Error_Handler>
 80016b2:	e7ca      	b.n	800164a <HAL_I2C_MspInit+0x3a>
 80016b4:	40005400 	.word	0x40005400
 80016b8:	40023800 	.word	0x40023800
 80016bc:	40020400 	.word	0x40020400

080016c0 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM6)
 80016c0:	6802      	ldr	r2, [r0, #0]
 80016c2:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <HAL_TIM_Base_MspInit+0x3c>)
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d000      	beq.n	80016ca <HAL_TIM_Base_MspInit+0xa>
 80016c8:	4770      	bx	lr
{
 80016ca:	b500      	push	{lr}
 80016cc:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80016ce:	f503 330a 	add.w	r3, r3, #141312	; 0x22800
 80016d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016d4:	f042 0210 	orr.w	r2, r2, #16
 80016d8:	641a      	str	r2, [r3, #64]	; 0x40
 80016da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016dc:	f003 0310 	and.w	r3, r3, #16
 80016e0:	9301      	str	r3, [sp, #4]
 80016e2:	9b01      	ldr	r3, [sp, #4]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80016e4:	2200      	movs	r2, #0
 80016e6:	2105      	movs	r1, #5
 80016e8:	2036      	movs	r0, #54	; 0x36
 80016ea:	f000 fa65 	bl	8001bb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80016ee:	2036      	movs	r0, #54	; 0x36
 80016f0:	f000 fa92 	bl	8001c18 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80016f4:	b003      	add	sp, #12
 80016f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80016fa:	bf00      	nop
 80016fc:	40001000 	.word	0x40001000

08001700 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001700:	b570      	push	{r4, r5, r6, lr}
 8001702:	b0ac      	sub	sp, #176	; 0xb0
 8001704:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001706:	2100      	movs	r1, #0
 8001708:	9127      	str	r1, [sp, #156]	; 0x9c
 800170a:	9128      	str	r1, [sp, #160]	; 0xa0
 800170c:	9129      	str	r1, [sp, #164]	; 0xa4
 800170e:	912a      	str	r1, [sp, #168]	; 0xa8
 8001710:	912b      	str	r1, [sp, #172]	; 0xac
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001712:	2284      	movs	r2, #132	; 0x84
 8001714:	a806      	add	r0, sp, #24
 8001716:	f010 ffb8 	bl	801268a <memset>
  if(huart->Instance==USART1)
 800171a:	6823      	ldr	r3, [r4, #0]
 800171c:	4a43      	ldr	r2, [pc, #268]	; (800182c <HAL_UART_MspInit+0x12c>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d004      	beq.n	800172c <HAL_UART_MspInit+0x2c>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART6)
 8001722:	4a43      	ldr	r2, [pc, #268]	; (8001830 <HAL_UART_MspInit+0x130>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d04a      	beq.n	80017be <HAL_UART_MspInit+0xbe>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001728:	b02c      	add	sp, #176	; 0xb0
 800172a:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800172c:	2340      	movs	r3, #64	; 0x40
 800172e:	9306      	str	r3, [sp, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001730:	2300      	movs	r3, #0
 8001732:	9317      	str	r3, [sp, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001734:	a806      	add	r0, sp, #24
 8001736:	f003 fd19 	bl	800516c <HAL_RCCEx_PeriphCLKConfig>
 800173a:	2800      	cmp	r0, #0
 800173c:	d13c      	bne.n	80017b8 <HAL_UART_MspInit+0xb8>
    __HAL_RCC_USART1_CLK_ENABLE();
 800173e:	4b3d      	ldr	r3, [pc, #244]	; (8001834 <HAL_UART_MspInit+0x134>)
 8001740:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001742:	f042 0210 	orr.w	r2, r2, #16
 8001746:	645a      	str	r2, [r3, #68]	; 0x44
 8001748:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800174a:	f002 0210 	and.w	r2, r2, #16
 800174e:	9201      	str	r2, [sp, #4]
 8001750:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001752:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001754:	f042 0202 	orr.w	r2, r2, #2
 8001758:	631a      	str	r2, [r3, #48]	; 0x30
 800175a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800175c:	f002 0202 	and.w	r2, r2, #2
 8001760:	9202      	str	r2, [sp, #8]
 8001762:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001764:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001766:	f042 0201 	orr.w	r2, r2, #1
 800176a:	631a      	str	r2, [r3, #48]	; 0x30
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	9303      	str	r3, [sp, #12]
 8001774:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001776:	2380      	movs	r3, #128	; 0x80
 8001778:	9327      	str	r3, [sp, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800177a:	2602      	movs	r6, #2
 800177c:	9628      	str	r6, [sp, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2400      	movs	r4, #0
 8001780:	9429      	str	r4, [sp, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001782:	942a      	str	r4, [sp, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001784:	2507      	movs	r5, #7
 8001786:	952b      	str	r5, [sp, #172]	; 0xac
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001788:	a927      	add	r1, sp, #156	; 0x9c
 800178a:	482b      	ldr	r0, [pc, #172]	; (8001838 <HAL_UART_MspInit+0x138>)
 800178c:	f002 f904 	bl	8003998 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001790:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001794:	9327      	str	r3, [sp, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001796:	9628      	str	r6, [sp, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001798:	9429      	str	r4, [sp, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179a:	942a      	str	r4, [sp, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800179c:	952b      	str	r5, [sp, #172]	; 0xac
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800179e:	a927      	add	r1, sp, #156	; 0x9c
 80017a0:	4826      	ldr	r0, [pc, #152]	; (800183c <HAL_UART_MspInit+0x13c>)
 80017a2:	f002 f8f9 	bl	8003998 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80017a6:	4622      	mov	r2, r4
 80017a8:	2105      	movs	r1, #5
 80017aa:	2025      	movs	r0, #37	; 0x25
 80017ac:	f000 fa04 	bl	8001bb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80017b0:	2025      	movs	r0, #37	; 0x25
 80017b2:	f000 fa31 	bl	8001c18 <HAL_NVIC_EnableIRQ>
 80017b6:	e7b7      	b.n	8001728 <HAL_UART_MspInit+0x28>
      Error_Handler();
 80017b8:	f7ff fb50 	bl	8000e5c <Error_Handler>
 80017bc:	e7bf      	b.n	800173e <HAL_UART_MspInit+0x3e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80017be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80017c2:	9306      	str	r3, [sp, #24]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 80017c4:	2300      	movs	r3, #0
 80017c6:	931c      	str	r3, [sp, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017c8:	a806      	add	r0, sp, #24
 80017ca:	f003 fccf 	bl	800516c <HAL_RCCEx_PeriphCLKConfig>
 80017ce:	bb48      	cbnz	r0, 8001824 <HAL_UART_MspInit+0x124>
    __HAL_RCC_USART6_CLK_ENABLE();
 80017d0:	4b18      	ldr	r3, [pc, #96]	; (8001834 <HAL_UART_MspInit+0x134>)
 80017d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80017d4:	f042 0220 	orr.w	r2, r2, #32
 80017d8:	645a      	str	r2, [r3, #68]	; 0x44
 80017da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80017dc:	f002 0220 	and.w	r2, r2, #32
 80017e0:	9204      	str	r2, [sp, #16]
 80017e2:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017e6:	f042 0204 	orr.w	r2, r2, #4
 80017ea:	631a      	str	r2, [r3, #48]	; 0x30
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	f003 0304 	and.w	r3, r3, #4
 80017f2:	9305      	str	r3, [sp, #20]
 80017f4:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 80017f6:	23c0      	movs	r3, #192	; 0xc0
 80017f8:	9327      	str	r3, [sp, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017fa:	2302      	movs	r3, #2
 80017fc:	9328      	str	r3, [sp, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2400      	movs	r4, #0
 8001800:	9429      	str	r4, [sp, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001802:	2303      	movs	r3, #3
 8001804:	932a      	str	r3, [sp, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001806:	2308      	movs	r3, #8
 8001808:	932b      	str	r3, [sp, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800180a:	a927      	add	r1, sp, #156	; 0x9c
 800180c:	480c      	ldr	r0, [pc, #48]	; (8001840 <HAL_UART_MspInit+0x140>)
 800180e:	f002 f8c3 	bl	8003998 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 8001812:	4622      	mov	r2, r4
 8001814:	2105      	movs	r1, #5
 8001816:	2047      	movs	r0, #71	; 0x47
 8001818:	f000 f9ce 	bl	8001bb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800181c:	2047      	movs	r0, #71	; 0x47
 800181e:	f000 f9fb 	bl	8001c18 <HAL_NVIC_EnableIRQ>
}
 8001822:	e781      	b.n	8001728 <HAL_UART_MspInit+0x28>
      Error_Handler();
 8001824:	f7ff fb1a 	bl	8000e5c <Error_Handler>
 8001828:	e7d2      	b.n	80017d0 <HAL_UART_MspInit+0xd0>
 800182a:	bf00      	nop
 800182c:	40011000 	.word	0x40011000
 8001830:	40011400 	.word	0x40011400
 8001834:	40023800 	.word	0x40023800
 8001838:	40020400 	.word	0x40020400
 800183c:	40020000 	.word	0x40020000
 8001840:	40020800 	.word	0x40020800

08001844 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001844:	b500      	push	{lr}
 8001846:	b089      	sub	sp, #36	; 0x24
 8001848:	4601      	mov	r1, r0
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM14 IRQ priority */
  HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority ,0);
 800184a:	2200      	movs	r2, #0
 800184c:	202d      	movs	r0, #45	; 0x2d
 800184e:	f000 f9b3 	bl	8001bb8 <HAL_NVIC_SetPriority>

  /* Enable the TIM14 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001852:	202d      	movs	r0, #45	; 0x2d
 8001854:	f000 f9e0 	bl	8001c18 <HAL_NVIC_EnableIRQ>

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001858:	4b15      	ldr	r3, [pc, #84]	; (80018b0 <HAL_InitTick+0x6c>)
 800185a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800185c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001860:	641a      	str	r2, [r3, #64]	; 0x40
 8001862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001864:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001868:	9301      	str	r3, [sp, #4]
 800186a:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800186c:	a902      	add	r1, sp, #8
 800186e:	a803      	add	r0, sp, #12
 8001870:	f003 fc5e 	bl	8005130 <HAL_RCC_GetClockConfig>

  /* Compute TIM14 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001874:	f003 fc3c 	bl	80050f0 <HAL_RCC_GetPCLK1Freq>
 8001878:	4603      	mov	r3, r0
  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 800187a:	480e      	ldr	r0, [pc, #56]	; (80018b4 <HAL_InitTick+0x70>)
 800187c:	4a0e      	ldr	r2, [pc, #56]	; (80018b8 <HAL_InitTick+0x74>)
 800187e:	6002      	str	r2, [r0, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8001880:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001884:	60c2      	str	r2, [r0, #12]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001886:	005b      	lsls	r3, r3, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001888:	4a0c      	ldr	r2, [pc, #48]	; (80018bc <HAL_InitTick+0x78>)
 800188a:	fba2 2303 	umull	r2, r3, r2, r3
 800188e:	0c9b      	lsrs	r3, r3, #18
 8001890:	3b01      	subs	r3, #1
  htim14.Init.Prescaler = uwPrescalerValue;
 8001892:	6043      	str	r3, [r0, #4]
  htim14.Init.ClockDivision = 0;
 8001894:	2300      	movs	r3, #0
 8001896:	6103      	str	r3, [r0, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001898:	6083      	str	r3, [r0, #8]

  if(HAL_TIM_Base_Init(&htim14) == HAL_OK)
 800189a:	f004 f8d5 	bl	8005a48 <HAL_TIM_Base_Init>
 800189e:	b118      	cbz	r0, 80018a8 <HAL_InitTick+0x64>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim14);
  }

  /* Return function status */
  return HAL_ERROR;
 80018a0:	2001      	movs	r0, #1
}
 80018a2:	b009      	add	sp, #36	; 0x24
 80018a4:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim14);
 80018a8:	4802      	ldr	r0, [pc, #8]	; (80018b4 <HAL_InitTick+0x70>)
 80018aa:	f003 ff2f 	bl	800570c <HAL_TIM_Base_Start_IT>
 80018ae:	e7f8      	b.n	80018a2 <HAL_InitTick+0x5e>
 80018b0:	40023800 	.word	0x40023800
 80018b4:	2000f8c8 	.word	0x2000f8c8
 80018b8:	40002000 	.word	0x40002000
 80018bc:	431bde83 	.word	0x431bde83

080018c0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018c0:	e7fe      	b.n	80018c0 <NMI_Handler>

080018c2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018c2:	e7fe      	b.n	80018c2 <HardFault_Handler>

080018c4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018c4:	e7fe      	b.n	80018c4 <MemManage_Handler>

080018c6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018c6:	e7fe      	b.n	80018c6 <BusFault_Handler>

080018c8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018c8:	e7fe      	b.n	80018c8 <UsageFault_Handler>

080018ca <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ca:	4770      	bx	lr

080018cc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80018cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80018ce:	4802      	ldr	r0, [pc, #8]	; (80018d8 <I2C1_EV_IRQHandler+0xc>)
 80018d0:	f002 fd3c 	bl	800434c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80018d4:	bd08      	pop	{r3, pc}
 80018d6:	bf00      	nop
 80018d8:	2000e210 	.word	0x2000e210

080018dc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80018dc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80018de:	4802      	ldr	r0, [pc, #8]	; (80018e8 <I2C1_ER_IRQHandler+0xc>)
 80018e0:	f002 fff4 	bl	80048cc <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80018e4:	bd08      	pop	{r3, pc}
 80018e6:	bf00      	nop
 80018e8:	2000e210 	.word	0x2000e210

080018ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80018ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80018ee:	4802      	ldr	r0, [pc, #8]	; (80018f8 <USART1_IRQHandler+0xc>)
 80018f0:	f004 f9fc 	bl	8005cec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80018f4:	bd08      	pop	{r3, pc}
 80018f6:	bf00      	nop
 80018f8:	2000f688 	.word	0x2000f688

080018fc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80018fc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SDMMC_D3_Pin);
 80018fe:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001902:	f002 f95b 	bl	8003bbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001906:	bd08      	pop	{r3, pc}

08001908 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001908:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 800190a:	4802      	ldr	r0, [pc, #8]	; (8001914 <TIM8_TRG_COM_TIM14_IRQHandler+0xc>)
 800190c:	f003 ff5a 	bl	80057c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001910:	bd08      	pop	{r3, pc}
 8001912:	bf00      	nop
 8001914:	2000f8c8 	.word	0x2000f8c8

08001918 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001918:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800191a:	4802      	ldr	r0, [pc, #8]	; (8001924 <TIM6_DAC_IRQHandler+0xc>)
 800191c:	f003 ff52 	bl	80057c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001920:	bd08      	pop	{r3, pc}
 8001922:	bf00      	nop
 8001924:	2000f70c 	.word	0x2000f70c

08001928 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8001928:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 800192a:	4802      	ldr	r0, [pc, #8]	; (8001934 <DMA2_Stream1_IRQHandler+0xc>)
 800192c:	f000 fbfc 	bl	8002128 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8001930:	bd08      	pop	{r3, pc}
 8001932:	bf00      	nop
 8001934:	2000e25c 	.word	0x2000e25c

08001938 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001938:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 800193a:	4802      	ldr	r0, [pc, #8]	; (8001944 <ETH_IRQHandler+0xc>)
 800193c:	f001 fd2a 	bl	8003394 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001940:	bd08      	pop	{r3, pc}
 8001942:	bf00      	nop
 8001944:	20011260 	.word	0x20011260

08001948 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001948:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800194a:	4802      	ldr	r0, [pc, #8]	; (8001954 <USART6_IRQHandler+0xc>)
 800194c:	f004 f9ce 	bl	8005cec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001950:	bd08      	pop	{r3, pc}
 8001952:	bf00      	nop
 8001954:	2000f818 	.word	0x2000f818

08001958 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001958:	2001      	movs	r0, #1
 800195a:	4770      	bx	lr

0800195c <_kill>:

int _kill(int pid, int sig)
{
	errno = EINVAL;
 800195c:	4b02      	ldr	r3, [pc, #8]	; (8001968 <_kill+0xc>)
 800195e:	2216      	movs	r2, #22
 8001960:	601a      	str	r2, [r3, #0]
	return -1;
}
 8001962:	f04f 30ff 	mov.w	r0, #4294967295
 8001966:	4770      	bx	lr
 8001968:	200183ac 	.word	0x200183ac

0800196c <_exit>:
	errno = EINVAL;
 800196c:	4b01      	ldr	r3, [pc, #4]	; (8001974 <_exit+0x8>)
 800196e:	2216      	movs	r2, #22
 8001970:	601a      	str	r2, [r3, #0]

void _exit (int status)
{
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8001972:	e7fe      	b.n	8001972 <_exit+0x6>
 8001974:	200183ac 	.word	0x200183ac

08001978 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001978:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800197a:	1e16      	subs	r6, r2, #0
 800197c:	dd07      	ble.n	800198e <_read+0x16>
 800197e:	460c      	mov	r4, r1
 8001980:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8001982:	f3af 8000 	nop.w
 8001986:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198a:	42a5      	cmp	r5, r4
 800198c:	d1f9      	bne.n	8001982 <_read+0xa>
	}

return len;
}
 800198e:	4630      	mov	r0, r6
 8001990:	bd70      	pop	{r4, r5, r6, pc}

08001992 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001992:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001994:	1e16      	subs	r6, r2, #0
 8001996:	dd07      	ble.n	80019a8 <_write+0x16>
 8001998:	460c      	mov	r4, r1
 800199a:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800199c:	f814 0b01 	ldrb.w	r0, [r4], #1
 80019a0:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a4:	42a5      	cmp	r5, r4
 80019a6:	d1f9      	bne.n	800199c <_write+0xa>
	}
	return len;
}
 80019a8:	4630      	mov	r0, r6
 80019aa:	bd70      	pop	{r4, r5, r6, pc}

080019ac <_close>:

int _close(int file)
{
	return -1;
}
 80019ac:	f04f 30ff 	mov.w	r0, #4294967295
 80019b0:	4770      	bx	lr

080019b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80019b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019b6:	604b      	str	r3, [r1, #4]
	return 0;
}
 80019b8:	2000      	movs	r0, #0
 80019ba:	4770      	bx	lr

080019bc <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80019bc:	2001      	movs	r0, #1
 80019be:	4770      	bx	lr

080019c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80019c0:	2000      	movs	r0, #0
 80019c2:	4770      	bx	lr

080019c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80019c4:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019c6:	4a0c      	ldr	r2, [pc, #48]	; (80019f8 <_sbrk+0x34>)
 80019c8:	6812      	ldr	r2, [r2, #0]
 80019ca:	b152      	cbz	r2, 80019e2 <_sbrk+0x1e>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019cc:	4a0a      	ldr	r2, [pc, #40]	; (80019f8 <_sbrk+0x34>)
 80019ce:	6810      	ldr	r0, [r2, #0]
 80019d0:	4403      	add	r3, r0
 80019d2:	4a0a      	ldr	r2, [pc, #40]	; (80019fc <_sbrk+0x38>)
 80019d4:	490a      	ldr	r1, [pc, #40]	; (8001a00 <_sbrk+0x3c>)
 80019d6:	1a52      	subs	r2, r2, r1
 80019d8:	4293      	cmp	r3, r2
 80019da:	d806      	bhi.n	80019ea <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80019dc:	4a06      	ldr	r2, [pc, #24]	; (80019f8 <_sbrk+0x34>)
 80019de:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80019e0:	4770      	bx	lr
    __sbrk_heap_end = &_end;
 80019e2:	4a05      	ldr	r2, [pc, #20]	; (80019f8 <_sbrk+0x34>)
 80019e4:	4907      	ldr	r1, [pc, #28]	; (8001a04 <_sbrk+0x40>)
 80019e6:	6011      	str	r1, [r2, #0]
 80019e8:	e7f0      	b.n	80019cc <_sbrk+0x8>
    errno = ENOMEM;
 80019ea:	4b07      	ldr	r3, [pc, #28]	; (8001a08 <_sbrk+0x44>)
 80019ec:	220c      	movs	r2, #12
 80019ee:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019f0:	f04f 30ff 	mov.w	r0, #4294967295
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	200096a0 	.word	0x200096a0
 80019fc:	20050000 	.word	0x20050000
 8001a00:	00004000 	.word	0x00004000
 8001a04:	200183c0 	.word	0x200183c0
 8001a08:	200183ac 	.word	0x200183ac

08001a0c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a0c:	4a03      	ldr	r2, [pc, #12]	; (8001a1c <SystemInit+0x10>)
 8001a0e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001a12:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a16:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a1a:	4770      	bx	lr
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <tcpip_thread>:

uint8_t ImageBuffer[38400];

/*-----------------------------------------------------------------------------------*/
static void tcpip_thread(void *arg)
{
 8001a20:	b530      	push	{r4, r5, lr}
 8001a22:	b087      	sub	sp, #28
  u16_t len;
      
  LWIP_UNUSED_ARG(arg);

  /* Create a new connection identifier. */
  conn = netconn_new(NETCONN_TCP);
 8001a24:	2200      	movs	r2, #0
 8001a26:	4611      	mov	r1, r2
 8001a28:	2010      	movs	r0, #16
 8001a2a:	f007 fefd 	bl	8009828 <netconn_new_with_proto_and_callback>
  
  if (conn!=NULL)
 8001a2e:	2800      	cmp	r0, #0
 8001a30:	d038      	beq.n	8001aa4 <tcpip_thread+0x84>
 8001a32:	4605      	mov	r5, r0
  {  
    /* Bind connection to well known port number 7. */
    err = netconn_bind(conn, NULL, 7);
 8001a34:	2207      	movs	r2, #7
 8001a36:	2100      	movs	r1, #0
 8001a38:	f007 ff74 	bl	8009924 <netconn_bind>
    
    if (err == ERR_OK)
 8001a3c:	bb78      	cbnz	r0, 8001a9e <tcpip_thread+0x7e>
    {
      /* Tell connection to go into listening mode. */
      netconn_listen(conn);
 8001a3e:	21ff      	movs	r1, #255	; 0xff
 8001a40:	4628      	mov	r0, r5
 8001a42:	f007 ff97 	bl	8009974 <netconn_listen_with_backlog>
          {
            do 
            {
              netbuf_data(buf, &data, &len);
              //netconn_write(newconn, data, len, NETCONN_COPY);
              netconn_write(newconn, ImageBuffer, 38400, NETCONN_COPY);
 8001a46:	4c18      	ldr	r4, [pc, #96]	; (8001aa8 <tcpip_thread+0x88>)
 8001a48:	e022      	b.n	8001a90 <tcpip_thread+0x70>
              netbuf_data(buf, &data, &len);
 8001a4a:	f10d 020a 	add.w	r2, sp, #10
 8001a4e:	a903      	add	r1, sp, #12
 8001a50:	9804      	ldr	r0, [sp, #16]
 8001a52:	f009 fa6f 	bl	800af34 <netbuf_data>
              netconn_write(newconn, ImageBuffer, 38400, NETCONN_COPY);
 8001a56:	2300      	movs	r3, #0
 8001a58:	9300      	str	r3, [sp, #0]
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001a60:	4621      	mov	r1, r4
 8001a62:	9805      	ldr	r0, [sp, #20]
 8001a64:	f008 f83e 	bl	8009ae4 <netconn_write_partly>
          
            } 
            while (netbuf_next(buf) >= 0);
 8001a68:	9804      	ldr	r0, [sp, #16]
 8001a6a:	f009 fa99 	bl	800afa0 <netbuf_next>
 8001a6e:	2800      	cmp	r0, #0
 8001a70:	daeb      	bge.n	8001a4a <tcpip_thread+0x2a>
          
            netbuf_delete(buf);
 8001a72:	9804      	ldr	r0, [sp, #16]
 8001a74:	f009 fa4e 	bl	800af14 <netbuf_delete>
          while (netconn_recv(newconn, &buf) == ERR_OK) 
 8001a78:	a904      	add	r1, sp, #16
 8001a7a:	9805      	ldr	r0, [sp, #20]
 8001a7c:	f008 f994 	bl	8009da8 <netconn_recv>
 8001a80:	2800      	cmp	r0, #0
 8001a82:	d0e2      	beq.n	8001a4a <tcpip_thread+0x2a>
          }
        
          /* Close connection and discard connection identifier. */
          netconn_close(newconn);
 8001a84:	9805      	ldr	r0, [sp, #20]
 8001a86:	f008 f83a 	bl	8009afe <netconn_close>
          netconn_delete(newconn);
 8001a8a:	9805      	ldr	r0, [sp, #20]
 8001a8c:	f007 ff3a 	bl	8009904 <netconn_delete>
         accept_err = netconn_accept(conn, &newconn);
 8001a90:	a905      	add	r1, sp, #20
 8001a92:	4628      	mov	r0, r5
 8001a94:	f008 f848 	bl	8009b28 <netconn_accept>
        if (accept_err == ERR_OK) 
 8001a98:	2800      	cmp	r0, #0
 8001a9a:	d1f9      	bne.n	8001a90 <tcpip_thread+0x70>
 8001a9c:	e7ec      	b.n	8001a78 <tcpip_thread+0x58>
        }
      }
    }
    else
    {
      netconn_delete(newconn);
 8001a9e:	9805      	ldr	r0, [sp, #20]
 8001aa0:	f007 ff30 	bl	8009904 <netconn_delete>
    }
  }
}
 8001aa4:	b007      	add	sp, #28
 8001aa6:	bd30      	pop	{r4, r5, pc}
 8001aa8:	200000a0 	.word	0x200000a0

08001aac <tcpecho_init>:
/*-----------------------------------------------------------------------------------*/

void tcpecho_init(void)
{
 8001aac:	b500      	push	{lr}
 8001aae:	b083      	sub	sp, #12
  sys_thread_new("tcpecho_thread", tcpip_thread, NULL, DEFAULT_THREAD_STACKSIZE, TCPECHO_THREAD_PRIO);
 8001ab0:	2304      	movs	r3, #4
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ab8:	2200      	movs	r2, #0
 8001aba:	4903      	ldr	r1, [pc, #12]	; (8001ac8 <tcpecho_init+0x1c>)
 8001abc:	4803      	ldr	r0, [pc, #12]	; (8001acc <tcpecho_init+0x20>)
 8001abe:	f010 fc80 	bl	80123c2 <sys_thread_new>
}
 8001ac2:	b003      	add	sp, #12
 8001ac4:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ac8:	08001a21 	.word	0x08001a21
 8001acc:	08013ad8 	.word	0x08013ad8

08001ad0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ad0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b08 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ad4:	480d      	ldr	r0, [pc, #52]	; (8001b0c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ad6:	490e      	ldr	r1, [pc, #56]	; (8001b10 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ad8:	4a0e      	ldr	r2, [pc, #56]	; (8001b14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001adc:	e002      	b.n	8001ae4 <LoopCopyDataInit>

08001ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ae2:	3304      	adds	r3, #4

08001ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ae8:	d3f9      	bcc.n	8001ade <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aea:	4a0b      	ldr	r2, [pc, #44]	; (8001b18 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001aec:	4c0b      	ldr	r4, [pc, #44]	; (8001b1c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001af0:	e001      	b.n	8001af6 <LoopFillZerobss>

08001af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001af4:	3204      	adds	r2, #4

08001af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001af8:	d3fb      	bcc.n	8001af2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001afa:	f7ff ff87 	bl	8001a0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001afe:	f010 fd81 	bl	8012604 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b02:	f7fe fdd3 	bl	80006ac <main>
  bx  lr    
 8001b06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b08:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001b0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b10:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 8001b14:	08016514 	.word	0x08016514
  ldr r2, =_sbss
 8001b18:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 8001b1c:	200183c0 	.word	0x200183c0

08001b20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b20:	e7fe      	b.n	8001b20 <ADC_IRQHandler>
	...

08001b24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b24:	b508      	push	{r3, lr}
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCLERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b26:	4a07      	ldr	r2, [pc, #28]	; (8001b44 <HAL_Init+0x20>)
 8001b28:	6813      	ldr	r3, [r2, #0]
 8001b2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b2e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b30:	2003      	movs	r0, #3
 8001b32:	f000 f82f 	bl	8001b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b36:	200f      	movs	r0, #15
 8001b38:	f7ff fe84 	bl	8001844 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b3c:	f7ff fc8a 	bl	8001454 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001b40:	2000      	movs	r0, #0
 8001b42:	bd08      	pop	{r3, pc}
 8001b44:	40023c00 	.word	0x40023c00

08001b48 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001b48:	4a03      	ldr	r2, [pc, #12]	; (8001b58 <HAL_IncTick+0x10>)
 8001b4a:	6811      	ldr	r1, [r2, #0]
 8001b4c:	4b03      	ldr	r3, [pc, #12]	; (8001b5c <HAL_IncTick+0x14>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	440b      	add	r3, r1
 8001b52:	6013      	str	r3, [r2, #0]
}
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	2000f914 	.word	0x2000f914
 8001b5c:	2000000c 	.word	0x2000000c

08001b60 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001b60:	4b01      	ldr	r3, [pc, #4]	; (8001b68 <HAL_GetTick+0x8>)
 8001b62:	6818      	ldr	r0, [r3, #0]
}
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	2000f914 	.word	0x2000f914

08001b6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b6c:	b538      	push	{r3, r4, r5, lr}
 8001b6e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001b70:	f7ff fff6 	bl	8001b60 <HAL_GetTick>
 8001b74:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b76:	f1b4 3fff 	cmp.w	r4, #4294967295
 8001b7a:	d002      	beq.n	8001b82 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b7c:	4b04      	ldr	r3, [pc, #16]	; (8001b90 <HAL_Delay+0x24>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b82:	f7ff ffed 	bl	8001b60 <HAL_GetTick>
 8001b86:	1b40      	subs	r0, r0, r5
 8001b88:	42a0      	cmp	r0, r4
 8001b8a:	d3fa      	bcc.n	8001b82 <HAL_Delay+0x16>
  {
  }
}
 8001b8c:	bd38      	pop	{r3, r4, r5, pc}
 8001b8e:	bf00      	nop
 8001b90:	2000000c 	.word	0x2000000c

08001b94 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b94:	4a06      	ldr	r2, [pc, #24]	; (8001bb0 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8001b96:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b98:	0200      	lsls	r0, r0, #8
 8001b9a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b9e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001ba2:	041b      	lsls	r3, r3, #16
 8001ba4:	0c1b      	lsrs	r3, r3, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba6:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8001ba8:	4b02      	ldr	r3, [pc, #8]	; (8001bb4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001baa:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001bac:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001bae:	4770      	bx	lr
 8001bb0:	e000ed00 	.word	0xe000ed00
 8001bb4:	05fa0000 	.word	0x05fa0000

08001bb8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bb8:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bba:	4b14      	ldr	r3, [pc, #80]	; (8001c0c <HAL_NVIC_SetPriority+0x54>)
 8001bbc:	68db      	ldr	r3, [r3, #12]
 8001bbe:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc2:	f1c3 0407 	rsb	r4, r3, #7
 8001bc6:	2c04      	cmp	r4, #4
 8001bc8:	bf28      	it	cs
 8001bca:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bcc:	1d1d      	adds	r5, r3, #4
 8001bce:	2d06      	cmp	r5, #6
 8001bd0:	bf8c      	ite	hi
 8001bd2:	3b03      	subhi	r3, #3
 8001bd4:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd6:	f04f 35ff 	mov.w	r5, #4294967295
 8001bda:	fa05 f404 	lsl.w	r4, r5, r4
 8001bde:	ea21 0104 	bic.w	r1, r1, r4
 8001be2:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001be4:	fa05 f303 	lsl.w	r3, r5, r3
 8001be8:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bec:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8001bee:	2800      	cmp	r0, #0
 8001bf0:	db05      	blt.n	8001bfe <HAL_NVIC_SetPriority+0x46>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf2:	0109      	lsls	r1, r1, #4
 8001bf4:	b2c9      	uxtb	r1, r1
 8001bf6:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <HAL_NVIC_SetPriority+0x58>)
 8001bf8:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001bfa:	bc30      	pop	{r4, r5}
 8001bfc:	4770      	bx	lr
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bfe:	f000 000f 	and.w	r0, r0, #15
 8001c02:	0109      	lsls	r1, r1, #4
 8001c04:	b2c9      	uxtb	r1, r1
 8001c06:	4b03      	ldr	r3, [pc, #12]	; (8001c14 <HAL_NVIC_SetPriority+0x5c>)
 8001c08:	5419      	strb	r1, [r3, r0]
 8001c0a:	e7f6      	b.n	8001bfa <HAL_NVIC_SetPriority+0x42>
 8001c0c:	e000ed00 	.word	0xe000ed00
 8001c10:	e000e400 	.word	0xe000e400
 8001c14:	e000ed14 	.word	0xe000ed14

08001c18 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001c18:	2800      	cmp	r0, #0
 8001c1a:	db08      	blt.n	8001c2e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c1c:	0942      	lsrs	r2, r0, #5
 8001c1e:	f000 001f 	and.w	r0, r0, #31
 8001c22:	2301      	movs	r3, #1
 8001c24:	fa03 f000 	lsl.w	r0, r3, r0
 8001c28:	4b01      	ldr	r3, [pc, #4]	; (8001c30 <HAL_NVIC_EnableIRQ+0x18>)
 8001c2a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001c2e:	4770      	bx	lr
 8001c30:	e000e100 	.word	0xe000e100

08001c34 <DCMI_DMAXferCplt>:
* @param  hdma pointer to a DMA_HandleTypeDef structure that contains
*                the configuration information for the specified DMA module.
* @retval None
*/
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8001c34:	b510      	push	{r4, lr}
  uint32_t tmp = 0;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001c36:	6b84      	ldr	r4, [r0, #56]	; 0x38

  if (hdcmi->XferCount != 0)
 8001c38:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001c3a:	b343      	cbz	r3, 8001c8e <DCMI_DMAXferCplt+0x5a>
  {
    /* Update memory 0 address location */
    tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 8001c3c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001c3e:	6803      	ldr	r3, [r0, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
    if (((hdcmi->XferCount % 2) == 0) && (tmp != 0))
 8001c42:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001c44:	f412 2f00 	tst.w	r2, #524288	; 0x80000
 8001c48:	d002      	beq.n	8001c50 <DCMI_DMAXferCplt+0x1c>
 8001c4a:	f011 0f01 	tst.w	r1, #1
 8001c4e:	d008      	beq.n	8001c62 <DCMI_DMAXferCplt+0x2e>
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8 * hdcmi->XferSize)), MEMORY0);
      hdcmi->XferCount--;
    }
    /* Update memory 1 address location */
    else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0)
 8001c50:	681a      	ldr	r2, [r3, #0]
 8001c52:	f412 2f00 	tst.w	r2, #524288	; 0x80000
 8001c56:	d00f      	beq.n	8001c78 <DCMI_DMAXferCplt+0x44>
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4 * hdcmi->XferSize));
    hdcmi->XferCount = hdcmi->XferTransferNumber;
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 8001c58:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001c5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d02b      	beq.n	8001cb8 <DCMI_DMAXferCplt+0x84>
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
    }
  }
}
 8001c60:	bd10      	pop	{r4, pc}
      tmp = hdcmi->DMA_Handle->Instance->M0AR;
 8001c62:	68db      	ldr	r3, [r3, #12]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8 * hdcmi->XferSize)), MEMORY0);
 8001c64:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001c66:	2200      	movs	r2, #0
 8001c68:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8001c6c:	f001 f97e 	bl	8002f6c <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8001c70:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001c72:	3b01      	subs	r3, #1
 8001c74:	63a3      	str	r3, [r4, #56]	; 0x38
 8001c76:	e7ef      	b.n	8001c58 <DCMI_DMAXferCplt+0x24>
      tmp = hdcmi->DMA_Handle->Instance->M1AR;
 8001c78:	691b      	ldr	r3, [r3, #16]
      HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8 * hdcmi->XferSize)), MEMORY1);
 8001c7a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8001c82:	f001 f973 	bl	8002f6c <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8001c86:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001c88:	3b01      	subs	r3, #1
 8001c8a:	63a3      	str	r3, [r4, #56]	; 0x38
 8001c8c:	e7e4      	b.n	8001c58 <DCMI_DMAXferCplt+0x24>
  else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0)
 8001c8e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	f412 2f00 	tst.w	r2, #524288	; 0x80000
 8001c98:	d002      	beq.n	8001ca0 <DCMI_DMAXferCplt+0x6c>
    hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 8001c9a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001c9c:	60da      	str	r2, [r3, #12]
 8001c9e:	e7db      	b.n	8001c58 <DCMI_DMAXferCplt+0x24>
  else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0)
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	f412 2f00 	tst.w	r2, #524288	; 0x80000
 8001ca6:	d1d7      	bne.n	8001c58 <DCMI_DMAXferCplt+0x24>
    hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4 * hdcmi->XferSize));
 8001ca8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8001caa:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8001cac:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8001cb0:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 8001cb2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001cb4:	63a3      	str	r3, [r4, #56]	; 0x38
 8001cb6:	e7cf      	b.n	8001c58 <DCMI_DMAXferCplt+0x24>
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8001cb8:	6822      	ldr	r2, [r4, #0]
 8001cba:	68d3      	ldr	r3, [r2, #12]
 8001cbc:	f043 0301 	orr.w	r3, r3, #1
 8001cc0:	60d3      	str	r3, [r2, #12]
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 8001cc2:	6823      	ldr	r3, [r4, #0]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f013 0f02 	tst.w	r3, #2
 8001cca:	d0c9      	beq.n	8001c60 <DCMI_DMAXferCplt+0x2c>
      hdcmi->State = HAL_DCMI_STATE_READY;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8001cd2:	e7c5      	b.n	8001c60 <DCMI_DMAXferCplt+0x2c>

08001cd4 <HAL_DCMI_Init>:
  if (hdcmi == NULL)
 8001cd4:	2800      	cmp	r0, #0
 8001cd6:	d048      	beq.n	8001d6a <HAL_DCMI_Init+0x96>
{
 8001cd8:	b510      	push	{r4, lr}
 8001cda:	4604      	mov	r4, r0
  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8001cdc:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d032      	beq.n	8001d4a <HAL_DCMI_Init+0x76>
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8001cea:	69a3      	ldr	r3, [r4, #24]
 8001cec:	b10b      	cbz	r3, 8001cf2 <HAL_DCMI_Init+0x1e>
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	6263      	str	r3, [r4, #36]	; 0x24
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8001cf2:	6822      	ldr	r2, [r4, #0]
 8001cf4:	6811      	ldr	r1, [r2, #0]
 8001cf6:	4b1e      	ldr	r3, [pc, #120]	; (8001d70 <HAL_DCMI_Init+0x9c>)
 8001cf8:	400b      	ands	r3, r1
 8001cfa:	6013      	str	r3, [r2, #0]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8001cfc:	6822      	ldr	r2, [r4, #0]
 8001cfe:	6811      	ldr	r1, [r2, #0]
 8001d00:	6863      	ldr	r3, [r4, #4]
 8001d02:	6960      	ldr	r0, [r4, #20]
 8001d04:	4303      	orrs	r3, r0
 8001d06:	68e0      	ldr	r0, [r4, #12]
 8001d08:	4303      	orrs	r3, r0
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8001d0a:	6920      	ldr	r0, [r4, #16]
 8001d0c:	4303      	orrs	r3, r0
 8001d0e:	68a0      	ldr	r0, [r4, #8]
 8001d10:	4303      	orrs	r3, r0
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8001d12:	69a0      	ldr	r0, [r4, #24]
 8001d14:	4303      	orrs	r3, r0
 8001d16:	6a20      	ldr	r0, [r4, #32]
 8001d18:	4303      	orrs	r3, r0
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8001d1a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001d1c:	4303      	orrs	r3, r0
 8001d1e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001d20:	4303      	orrs	r3, r0
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8001d22:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001d24:	4303      	orrs	r3, r0
 8001d26:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001d28:	4303      	orrs	r3, r0
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8001d2a:	430b      	orrs	r3, r1
 8001d2c:	6013      	str	r3, [r2, #0]
  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8001d2e:	6863      	ldr	r3, [r4, #4]
 8001d30:	2b10      	cmp	r3, #16
 8001d32:	d00d      	beq.n	8001d50 <HAL_DCMI_Init+0x7c>
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8001d34:	6822      	ldr	r2, [r4, #0]
 8001d36:	68d3      	ldr	r3, [r2, #12]
 8001d38:	f043 031e 	orr.w	r3, r3, #30
 8001d3c:	60d3      	str	r3, [r2, #12]
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8001d3e:	2000      	movs	r0, #0
 8001d40:	64e0      	str	r0, [r4, #76]	; 0x4c
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8001d42:	2301      	movs	r3, #1
 8001d44:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8001d48:	bd10      	pop	{r4, pc}
    HAL_DCMI_MspInit(hdcmi);
 8001d4a:	f7ff fba3 	bl	8001494 <HAL_DCMI_MspInit>
 8001d4e:	e7c9      	b.n	8001ce4 <HAL_DCMI_Init+0x10>
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8001d50:	6822      	ldr	r2, [r4, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8001d52:	7f61      	ldrb	r1, [r4, #29]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8001d54:	7fa3      	ldrb	r3, [r4, #30]
 8001d56:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8001d58:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8001d5c:	7f21      	ldrb	r1, [r4, #28]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8001d5e:	430b      	orrs	r3, r1
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8001d60:	7fe1      	ldrb	r1, [r4, #31]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8001d62:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8001d66:	6193      	str	r3, [r2, #24]
 8001d68:	e7e4      	b.n	8001d34 <HAL_DCMI_Init+0x60>
    return HAL_ERROR;
 8001d6a:	2001      	movs	r0, #1
}
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	ffe0f007 	.word	0xffe0f007

08001d74 <HAL_DCMI_Start_DMA>:
{
 8001d74:	b530      	push	{r4, r5, lr}
 8001d76:	b083      	sub	sp, #12
 8001d78:	4604      	mov	r4, r0
  __HAL_LOCK(hdcmi);
 8001d7a:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8001d7e:	2801      	cmp	r0, #1
 8001d80:	d05b      	beq.n	8001e3a <HAL_DCMI_Start_DMA+0xc6>
 8001d82:	2001      	movs	r0, #1
 8001d84:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8001d88:	2002      	movs	r0, #2
 8001d8a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
  __HAL_DCMI_ENABLE(hdcmi);
 8001d8e:	6825      	ldr	r5, [r4, #0]
 8001d90:	6828      	ldr	r0, [r5, #0]
 8001d92:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
 8001d96:	6028      	str	r0, [r5, #0]
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8001d98:	6825      	ldr	r5, [r4, #0]
 8001d9a:	6828      	ldr	r0, [r5, #0]
 8001d9c:	f020 0002 	bic.w	r0, r0, #2
 8001da0:	6028      	str	r0, [r5, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8001da2:	6825      	ldr	r5, [r4, #0]
 8001da4:	6828      	ldr	r0, [r5, #0]
 8001da6:	4301      	orrs	r1, r0
 8001da8:	6029      	str	r1, [r5, #0]
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8001daa:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8001dac:	4825      	ldr	r0, [pc, #148]	; (8001e44 <HAL_DCMI_Start_DMA+0xd0>)
 8001dae:	63c8      	str	r0, [r1, #60]	; 0x3c
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8001db0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8001db2:	4825      	ldr	r0, [pc, #148]	; (8001e48 <HAL_DCMI_Start_DMA+0xd4>)
 8001db4:	64c8      	str	r0, [r1, #76]	; 0x4c
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8001db6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001db8:	2100      	movs	r1, #0
 8001dba:	6501      	str	r1, [r0, #80]	; 0x50
  hdcmi->XferCount = 0;
 8001dbc:	63a1      	str	r1, [r4, #56]	; 0x38
  hdcmi->XferTransferNumber = 0;
 8001dbe:	6421      	str	r1, [r4, #64]	; 0x40
  hdcmi->XferSize = 0;
 8001dc0:	63e1      	str	r1, [r4, #60]	; 0x3c
  hdcmi->pBuffPtr = 0;
 8001dc2:	6461      	str	r1, [r4, #68]	; 0x44
  if (Length <= 0xFFFFU)
 8001dc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dc8:	d32e      	bcc.n	8001e28 <HAL_DCMI_Start_DMA+0xb4>
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 8001dca:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8001dcc:	481d      	ldr	r0, [pc, #116]	; (8001e44 <HAL_DCMI_Start_DMA+0xd0>)
 8001dce:	6448      	str	r0, [r1, #68]	; 0x44
    hdcmi->XferCount = 1;
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	63a1      	str	r1, [r4, #56]	; 0x38
    hdcmi->XferSize = Length;
 8001dd4:	63e3      	str	r3, [r4, #60]	; 0x3c
    hdcmi->pBuffPtr = pData;
 8001dd6:	6462      	str	r2, [r4, #68]	; 0x44
    while (hdcmi->XferSize > 0xFFFFU)
 8001dd8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001dda:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dde:	d309      	bcc.n	8001df4 <HAL_DCMI_Start_DMA+0x80>
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8001de0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001de2:	085b      	lsrs	r3, r3, #1
 8001de4:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8001de6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	63a3      	str	r3, [r4, #56]	; 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 8001dec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001dee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001df2:	d2f5      	bcs.n	8001de0 <HAL_DCMI_Start_DMA+0x6c>
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8001df4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001df6:	3b02      	subs	r3, #2
 8001df8:	63a3      	str	r3, [r4, #56]	; 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8001dfa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001dfc:	6423      	str	r3, [r4, #64]	; 0x40
    SecondMemAddress = (uint32_t)(pData + (4 * hdcmi->XferSize));
 8001dfe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8001e00:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001e02:	6821      	ldr	r1, [r4, #0]
 8001e04:	9000      	str	r0, [sp, #0]
 8001e06:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001e0a:	3128      	adds	r1, #40	; 0x28
 8001e0c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001e0e:	f000 fa7d 	bl	800230c <HAL_DMAEx_MultiBufferStart_IT>
 8001e12:	b9a0      	cbnz	r0, 8001e3e <HAL_DCMI_Start_DMA+0xca>
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8001e14:	6822      	ldr	r2, [r4, #0]
 8001e16:	6813      	ldr	r3, [r2, #0]
 8001e18:	f043 0301 	orr.w	r3, r3, #1
 8001e1c:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hdcmi);
 8001e1e:	2000      	movs	r0, #0
 8001e20:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
}
 8001e24:	b003      	add	sp, #12
 8001e26:	bd30      	pop	{r4, r5, pc}
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 8001e28:	6821      	ldr	r1, [r4, #0]
 8001e2a:	3128      	adds	r1, #40	; 0x28
 8001e2c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001e2e:	f000 f8d3 	bl	8001fd8 <HAL_DMA_Start_IT>
 8001e32:	2800      	cmp	r0, #0
 8001e34:	d0ee      	beq.n	8001e14 <HAL_DCMI_Start_DMA+0xa0>
      return HAL_ERROR;
 8001e36:	2001      	movs	r0, #1
 8001e38:	e7f4      	b.n	8001e24 <HAL_DCMI_Start_DMA+0xb0>
  __HAL_LOCK(hdcmi);
 8001e3a:	2002      	movs	r0, #2
 8001e3c:	e7f2      	b.n	8001e24 <HAL_DCMI_Start_DMA+0xb0>
      return HAL_ERROR;
 8001e3e:	2001      	movs	r0, #1
 8001e40:	e7f0      	b.n	8001e24 <HAL_DCMI_Start_DMA+0xb0>
 8001e42:	bf00      	nop
 8001e44:	08001c35 	.word	0x08001c35
 8001e48:	08001e4f 	.word	0x08001e4f

08001e4c <HAL_DCMI_ErrorCallback>:
}
 8001e4c:	4770      	bx	lr

08001e4e <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8001e4e:	b508      	push	{r3, lr}
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e50:	6b80      	ldr	r0, [r0, #56]	; 0x38

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8001e52:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8001e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d006      	beq.n	8001e68 <DCMI_DMAError+0x1a>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8001e60:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001e62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e66:	64c3      	str	r3, [r0, #76]	; 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8001e68:	f7ff fff0 	bl	8001e4c <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */

}
 8001e6c:	bd08      	pop	{r3, pc}
	...

08001e70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e70:	b410      	push	{r4}
 8001e72:	4602      	mov	r2, r0
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001e74:	6804      	ldr	r4, [r0, #0]
 8001e76:	b2e1      	uxtb	r1, r4
 8001e78:	3910      	subs	r1, #16
 8001e7a:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <DMA_CalcBaseAndBitshift+0x2c>)
 8001e7c:	fba3 0301 	umull	r0, r3, r3, r1
 8001e80:	091b      	lsrs	r3, r3, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e82:	4807      	ldr	r0, [pc, #28]	; (8001ea0 <DMA_CalcBaseAndBitshift+0x30>)
 8001e84:	5cc3      	ldrb	r3, [r0, r3]
 8001e86:	65d3      	str	r3, [r2, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001e88:	295f      	cmp	r1, #95	; 0x5f
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001e8a:	4806      	ldr	r0, [pc, #24]	; (8001ea4 <DMA_CalcBaseAndBitshift+0x34>)
 8001e8c:	ea00 0004 	and.w	r0, r0, r4
 8001e90:	bf88      	it	hi
 8001e92:	3004      	addhi	r0, #4
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e94:	6590      	str	r0, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
}
 8001e96:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001e9a:	4770      	bx	lr
 8001e9c:	aaaaaaab 	.word	0xaaaaaaab
 8001ea0:	08013ae8 	.word	0x08013ae8
 8001ea4:	fffffc00 	.word	0xfffffc00

08001ea8 <HAL_DMA_Init>:
{
 8001ea8:	b538      	push	{r3, r4, r5, lr}
 8001eaa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001eac:	f7ff fe58 	bl	8001b60 <HAL_GetTick>
  if(hdma == NULL)
 8001eb0:	2c00      	cmp	r4, #0
 8001eb2:	f000 808c 	beq.w	8001fce <HAL_DMA_Init+0x126>
 8001eb6:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001ec4:	6822      	ldr	r2, [r4, #0]
 8001ec6:	6813      	ldr	r3, [r2, #0]
 8001ec8:	f023 0301 	bic.w	r3, r3, #1
 8001ecc:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ece:	6823      	ldr	r3, [r4, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	f012 0f01 	tst.w	r2, #1
 8001ed6:	d00a      	beq.n	8001eee <HAL_DMA_Init+0x46>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ed8:	f7ff fe42 	bl	8001b60 <HAL_GetTick>
 8001edc:	1b43      	subs	r3, r0, r5
 8001ede:	2b05      	cmp	r3, #5
 8001ee0:	d9f5      	bls.n	8001ece <HAL_DMA_Init+0x26>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001ee2:	2320      	movs	r3, #32
 8001ee4:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001ee6:	2003      	movs	r0, #3
 8001ee8:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 8001eec:	bd38      	pop	{r3, r4, r5, pc}
  tmp = hdma->Instance->CR;
 8001eee:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ef0:	4838      	ldr	r0, [pc, #224]	; (8001fd4 <HAL_DMA_Init+0x12c>)
 8001ef2:	4010      	ands	r0, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ef4:	6861      	ldr	r1, [r4, #4]
 8001ef6:	68a2      	ldr	r2, [r4, #8]
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	68e1      	ldr	r1, [r4, #12]
 8001efc:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001efe:	6921      	ldr	r1, [r4, #16]
 8001f00:	430a      	orrs	r2, r1
 8001f02:	6961      	ldr	r1, [r4, #20]
 8001f04:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f06:	69a1      	ldr	r1, [r4, #24]
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	69e1      	ldr	r1, [r4, #28]
 8001f0c:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f0e:	6a21      	ldr	r1, [r4, #32]
 8001f10:	430a      	orrs	r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f12:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f14:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001f16:	2904      	cmp	r1, #4
 8001f18:	d021      	beq.n	8001f5e <HAL_DMA_Init+0xb6>
  hdma->Instance->CR = tmp;  
 8001f1a:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001f1c:	6821      	ldr	r1, [r4, #0]
 8001f1e:	694a      	ldr	r2, [r1, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f20:	f022 0207 	bic.w	r2, r2, #7
  tmp |= hdma->Init.FIFOMode;
 8001f24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f26:	431a      	orrs	r2, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f28:	2b04      	cmp	r3, #4
 8001f2a:	d10a      	bne.n	8001f42 <HAL_DMA_Init+0x9a>
    tmp |= hdma->Init.FIFOThreshold;
 8001f2c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001f2e:	431a      	orrs	r2, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001f30:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001f32:	b130      	cbz	r0, 8001f42 <HAL_DMA_Init+0x9a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001f34:	69a5      	ldr	r5, [r4, #24]
 8001f36:	bb3d      	cbnz	r5, 8001f88 <HAL_DMA_Init+0xe0>
  {
    switch (tmp)
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d01f      	beq.n	8001f7c <HAL_DMA_Init+0xd4>
 8001f3c:	f033 0302 	bics.w	r3, r3, #2
 8001f40:	d012      	beq.n	8001f68 <HAL_DMA_Init+0xc0>
  hdma->Instance->FCR = tmp;
 8001f42:	614a      	str	r2, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f44:	4620      	mov	r0, r4
 8001f46:	f7ff ff93 	bl	8001e70 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f4a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001f4c:	233f      	movs	r3, #63	; 0x3f
 8001f4e:	4093      	lsls	r3, r2
 8001f50:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f52:	2000      	movs	r0, #0
 8001f54:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001f56:	2301      	movs	r3, #1
 8001f58:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001f5c:	e7c6      	b.n	8001eec <HAL_DMA_Init+0x44>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f5e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001f60:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001f62:	4301      	orrs	r1, r0
 8001f64:	430a      	orrs	r2, r1
 8001f66:	e7d8      	b.n	8001f1a <HAL_DMA_Init+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8001f68:	f3c0 6000 	ubfx	r0, r0, #24, #1
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001f6c:	2800      	cmp	r0, #0
 8001f6e:	d0e8      	beq.n	8001f42 <HAL_DMA_Init+0x9a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f70:	2340      	movs	r3, #64	; 0x40
 8001f72:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001f74:	2001      	movs	r0, #1
 8001f76:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8001f7a:	e7b7      	b.n	8001eec <HAL_DMA_Init+0x44>
  HAL_StatusTypeDef status = HAL_OK;
 8001f7c:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8001f80:	bf14      	ite	ne
 8001f82:	2000      	movne	r0, #0
 8001f84:	2001      	moveq	r0, #1
 8001f86:	e7f1      	b.n	8001f6c <HAL_DMA_Init+0xc4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f88:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
 8001f8c:	d006      	beq.n	8001f9c <HAL_DMA_Init+0xf4>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001f8e:	2b02      	cmp	r3, #2
 8001f90:	d9ee      	bls.n	8001f70 <HAL_DMA_Init+0xc8>
 8001f92:	2b03      	cmp	r3, #3
 8001f94:	d1d5      	bne.n	8001f42 <HAL_DMA_Init+0x9a>
  HAL_StatusTypeDef status = HAL_OK;
 8001f96:	f3c0 6000 	ubfx	r0, r0, #24, #1
 8001f9a:	e7e7      	b.n	8001f6c <HAL_DMA_Init+0xc4>
    switch (tmp)
 8001f9c:	2b03      	cmp	r3, #3
 8001f9e:	d814      	bhi.n	8001fca <HAL_DMA_Init+0x122>
 8001fa0:	a501      	add	r5, pc, #4	; (adr r5, 8001fa8 <HAL_DMA_Init+0x100>)
 8001fa2:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 8001fa6:	bf00      	nop
 8001fa8:	08001f71 	.word	0x08001f71
 8001fac:	08001fb9 	.word	0x08001fb9
 8001fb0:	08001f71 	.word	0x08001f71
 8001fb4:	08001fbf 	.word	0x08001fbf
  HAL_StatusTypeDef status = HAL_OK;
 8001fb8:	f3c0 6000 	ubfx	r0, r0, #24, #1
 8001fbc:	e7d6      	b.n	8001f6c <HAL_DMA_Init+0xc4>
 8001fbe:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8001fc2:	bf14      	ite	ne
 8001fc4:	2000      	movne	r0, #0
 8001fc6:	2001      	moveq	r0, #1
 8001fc8:	e7d0      	b.n	8001f6c <HAL_DMA_Init+0xc4>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001fca:	2000      	movs	r0, #0
 8001fcc:	e7ce      	b.n	8001f6c <HAL_DMA_Init+0xc4>
    return HAL_ERROR;
 8001fce:	2001      	movs	r0, #1
 8001fd0:	e78c      	b.n	8001eec <HAL_DMA_Init+0x44>
 8001fd2:	bf00      	nop
 8001fd4:	f010803f 	.word	0xf010803f

08001fd8 <HAL_DMA_Start_IT>:
{
 8001fd8:	b470      	push	{r4, r5, r6}
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001fda:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8001fdc:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8001fe0:	2c01      	cmp	r4, #1
 8001fe2:	d041      	beq.n	8002068 <HAL_DMA_Start_IT+0x90>
 8001fe4:	2401      	movs	r4, #1
 8001fe6:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001fea:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8001fee:	b2e4      	uxtb	r4, r4
 8001ff0:	2c01      	cmp	r4, #1
 8001ff2:	d005      	beq.n	8002000 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    status = HAL_BUSY;
 8001ffa:	2002      	movs	r0, #2
}
 8001ffc:	bc70      	pop	{r4, r5, r6}
 8001ffe:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8002000:	2402      	movs	r4, #2
 8002002:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002006:	2400      	movs	r4, #0
 8002008:	6544      	str	r4, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800200a:	6806      	ldr	r6, [r0, #0]
 800200c:	6834      	ldr	r4, [r6, #0]
 800200e:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8002012:	6034      	str	r4, [r6, #0]
  hdma->Instance->NDTR = DataLength;
 8002014:	6804      	ldr	r4, [r0, #0]
 8002016:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002018:	6883      	ldr	r3, [r0, #8]
 800201a:	2b40      	cmp	r3, #64	; 0x40
 800201c:	d01f      	beq.n	800205e <HAL_DMA_Start_IT+0x86>
    hdma->Instance->PAR = SrcAddress;
 800201e:	6803      	ldr	r3, [r0, #0]
 8002020:	6099      	str	r1, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002022:	6803      	ldr	r3, [r0, #0]
 8002024:	60da      	str	r2, [r3, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002026:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8002028:	233f      	movs	r3, #63	; 0x3f
 800202a:	4093      	lsls	r3, r2
 800202c:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800202e:	6802      	ldr	r2, [r0, #0]
 8002030:	6813      	ldr	r3, [r2, #0]
 8002032:	f043 0316 	orr.w	r3, r3, #22
 8002036:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002038:	6802      	ldr	r2, [r0, #0]
 800203a:	6953      	ldr	r3, [r2, #20]
 800203c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002040:	6153      	str	r3, [r2, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 8002042:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002044:	b123      	cbz	r3, 8002050 <HAL_DMA_Start_IT+0x78>
      hdma->Instance->CR  |= DMA_IT_HT;
 8002046:	6802      	ldr	r2, [r0, #0]
 8002048:	6813      	ldr	r3, [r2, #0]
 800204a:	f043 0308 	orr.w	r3, r3, #8
 800204e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8002050:	6802      	ldr	r2, [r0, #0]
 8002052:	6813      	ldr	r3, [r2, #0]
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800205a:	2000      	movs	r0, #0
 800205c:	e7ce      	b.n	8001ffc <HAL_DMA_Start_IT+0x24>
    hdma->Instance->PAR = DstAddress;
 800205e:	6803      	ldr	r3, [r0, #0]
 8002060:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8002062:	6803      	ldr	r3, [r0, #0]
 8002064:	60d9      	str	r1, [r3, #12]
 8002066:	e7de      	b.n	8002026 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8002068:	2002      	movs	r0, #2
 800206a:	e7c7      	b.n	8001ffc <HAL_DMA_Start_IT+0x24>

0800206c <HAL_DMA_Abort>:
{
 800206c:	b570      	push	{r4, r5, r6, lr}
 800206e:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002070:	6d86      	ldr	r6, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8002072:	f7ff fd75 	bl	8001b60 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002076:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800207a:	b2db      	uxtb	r3, r3
 800207c:	2b02      	cmp	r3, #2
 800207e:	d006      	beq.n	800208e <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002080:	2380      	movs	r3, #128	; 0x80
 8002082:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8002084:	2300      	movs	r3, #0
 8002086:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 800208a:	2001      	movs	r0, #1
}
 800208c:	bd70      	pop	{r4, r5, r6, pc}
 800208e:	4605      	mov	r5, r0
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002090:	6822      	ldr	r2, [r4, #0]
 8002092:	6813      	ldr	r3, [r2, #0]
 8002094:	f023 0316 	bic.w	r3, r3, #22
 8002098:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800209a:	6822      	ldr	r2, [r4, #0]
 800209c:	6953      	ldr	r3, [r2, #20]
 800209e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80020a2:	6153      	str	r3, [r2, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020a6:	b1e3      	cbz	r3, 80020e2 <HAL_DMA_Abort+0x76>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020a8:	6822      	ldr	r2, [r4, #0]
 80020aa:	6813      	ldr	r3, [r2, #0]
 80020ac:	f023 0308 	bic.w	r3, r3, #8
 80020b0:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80020b2:	6822      	ldr	r2, [r4, #0]
 80020b4:	6813      	ldr	r3, [r2, #0]
 80020b6:	f023 0301 	bic.w	r3, r3, #1
 80020ba:	6013      	str	r3, [r2, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020bc:	6823      	ldr	r3, [r4, #0]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f013 0f01 	tst.w	r3, #1
 80020c4:	d011      	beq.n	80020ea <HAL_DMA_Abort+0x7e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020c6:	f7ff fd4b 	bl	8001b60 <HAL_GetTick>
 80020ca:	1b43      	subs	r3, r0, r5
 80020cc:	2b05      	cmp	r3, #5
 80020ce:	d9f5      	bls.n	80020bc <HAL_DMA_Abort+0x50>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020d0:	2320      	movs	r3, #32
 80020d2:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020d4:	2003      	movs	r0, #3
 80020d6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 80020da:	2300      	movs	r3, #0
 80020dc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 80020e0:	e7d4      	b.n	800208c <HAL_DMA_Abort+0x20>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020e2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d1df      	bne.n	80020a8 <HAL_DMA_Abort+0x3c>
 80020e8:	e7e3      	b.n	80020b2 <HAL_DMA_Abort+0x46>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020ea:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80020ec:	233f      	movs	r3, #63	; 0x3f
 80020ee:	4093      	lsls	r3, r2
 80020f0:	60b3      	str	r3, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 80020f2:	2301      	movs	r3, #1
 80020f4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 80020f8:	2000      	movs	r0, #0
 80020fa:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  return HAL_OK;
 80020fe:	e7c5      	b.n	800208c <HAL_DMA_Abort+0x20>

08002100 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002100:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8002104:	b2db      	uxtb	r3, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d003      	beq.n	8002112 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800210a:	2380      	movs	r3, #128	; 0x80
 800210c:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 800210e:	2001      	movs	r0, #1
 8002110:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 8002112:	2305      	movs	r3, #5
 8002114:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8002118:	6802      	ldr	r2, [r0, #0]
 800211a:	6813      	ldr	r3, [r2, #0]
 800211c:	f023 0301 	bic.w	r3, r3, #1
 8002120:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8002122:	2000      	movs	r0, #0
}
 8002124:	4770      	bx	lr
	...

08002128 <HAL_DMA_IRQHandler>:
{
 8002128:	b5f0      	push	{r4, r5, r6, r7, lr}
 800212a:	b083      	sub	sp, #12
 800212c:	4604      	mov	r4, r0
  __IO uint32_t count = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;
 8002132:	4b72      	ldr	r3, [pc, #456]	; (80022fc <HAL_DMA_IRQHandler+0x1d4>)
 8002134:	681e      	ldr	r6, [r3, #0]
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002136:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8002138:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800213a:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800213c:	2308      	movs	r3, #8
 800213e:	4093      	lsls	r3, r2
 8002140:	422b      	tst	r3, r5
 8002142:	d010      	beq.n	8002166 <HAL_DMA_IRQHandler+0x3e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002144:	6803      	ldr	r3, [r0, #0]
 8002146:	681a      	ldr	r2, [r3, #0]
 8002148:	f012 0f04 	tst.w	r2, #4
 800214c:	d00b      	beq.n	8002166 <HAL_DMA_IRQHandler+0x3e>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	f022 0204 	bic.w	r2, r2, #4
 8002154:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002156:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8002158:	2308      	movs	r3, #8
 800215a:	4093      	lsls	r3, r2
 800215c:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800215e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002166:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002168:	2301      	movs	r3, #1
 800216a:	4093      	lsls	r3, r2
 800216c:	422b      	tst	r3, r5
 800216e:	d009      	beq.n	8002184 <HAL_DMA_IRQHandler+0x5c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002170:	6822      	ldr	r2, [r4, #0]
 8002172:	6952      	ldr	r2, [r2, #20]
 8002174:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002178:	d004      	beq.n	8002184 <HAL_DMA_IRQHandler+0x5c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800217a:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800217c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800217e:	f043 0302 	orr.w	r3, r3, #2
 8002182:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002184:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002186:	2304      	movs	r3, #4
 8002188:	4093      	lsls	r3, r2
 800218a:	422b      	tst	r3, r5
 800218c:	d009      	beq.n	80021a2 <HAL_DMA_IRQHandler+0x7a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800218e:	6822      	ldr	r2, [r4, #0]
 8002190:	6812      	ldr	r2, [r2, #0]
 8002192:	f012 0f02 	tst.w	r2, #2
 8002196:	d004      	beq.n	80021a2 <HAL_DMA_IRQHandler+0x7a>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002198:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800219a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800219c:	f043 0304 	orr.w	r3, r3, #4
 80021a0:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80021a2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80021a4:	2310      	movs	r3, #16
 80021a6:	4093      	lsls	r3, r2
 80021a8:	422b      	tst	r3, r5
 80021aa:	d024      	beq.n	80021f6 <HAL_DMA_IRQHandler+0xce>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80021ac:	6822      	ldr	r2, [r4, #0]
 80021ae:	6812      	ldr	r2, [r2, #0]
 80021b0:	f012 0f08 	tst.w	r2, #8
 80021b4:	d01f      	beq.n	80021f6 <HAL_DMA_IRQHandler+0xce>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80021b6:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80021b8:	6823      	ldr	r3, [r4, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 80021c0:	d00d      	beq.n	80021de <HAL_DMA_IRQHandler+0xb6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80021c8:	d104      	bne.n	80021d4 <HAL_DMA_IRQHandler+0xac>
          if(hdma->XferHalfCpltCallback != NULL)
 80021ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021cc:	b19b      	cbz	r3, 80021f6 <HAL_DMA_IRQHandler+0xce>
            hdma->XferHalfCpltCallback(hdma);
 80021ce:	4620      	mov	r0, r4
 80021d0:	4798      	blx	r3
 80021d2:	e010      	b.n	80021f6 <HAL_DMA_IRQHandler+0xce>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80021d4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80021d6:	b173      	cbz	r3, 80021f6 <HAL_DMA_IRQHandler+0xce>
            hdma->XferM1HalfCpltCallback(hdma);
 80021d8:	4620      	mov	r0, r4
 80021da:	4798      	blx	r3
 80021dc:	e00b      	b.n	80021f6 <HAL_DMA_IRQHandler+0xce>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	f412 7f80 	tst.w	r2, #256	; 0x100
 80021e4:	d103      	bne.n	80021ee <HAL_DMA_IRQHandler+0xc6>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	f022 0208 	bic.w	r2, r2, #8
 80021ec:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 80021ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021f0:	b10b      	cbz	r3, 80021f6 <HAL_DMA_IRQHandler+0xce>
          hdma->XferHalfCpltCallback(hdma);
 80021f2:	4620      	mov	r0, r4
 80021f4:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80021f6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80021f8:	2320      	movs	r3, #32
 80021fa:	4093      	lsls	r3, r2
 80021fc:	422b      	tst	r3, r5
 80021fe:	d055      	beq.n	80022ac <HAL_DMA_IRQHandler+0x184>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002200:	6822      	ldr	r2, [r4, #0]
 8002202:	6812      	ldr	r2, [r2, #0]
 8002204:	f012 0f10 	tst.w	r2, #16
 8002208:	d050      	beq.n	80022ac <HAL_DMA_IRQHandler+0x184>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800220a:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800220c:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8002210:	b2db      	uxtb	r3, r3
 8002212:	2b05      	cmp	r3, #5
 8002214:	d00e      	beq.n	8002234 <HAL_DMA_IRQHandler+0x10c>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002216:	6823      	ldr	r3, [r4, #0]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 800221e:	d033      	beq.n	8002288 <HAL_DMA_IRQHandler+0x160>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002226:	d12a      	bne.n	800227e <HAL_DMA_IRQHandler+0x156>
          if(hdma->XferM1CpltCallback != NULL)
 8002228:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800222a:	2b00      	cmp	r3, #0
 800222c:	d03e      	beq.n	80022ac <HAL_DMA_IRQHandler+0x184>
            hdma->XferM1CpltCallback(hdma);
 800222e:	4620      	mov	r0, r4
 8002230:	4798      	blx	r3
 8002232:	e03b      	b.n	80022ac <HAL_DMA_IRQHandler+0x184>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002234:	6822      	ldr	r2, [r4, #0]
 8002236:	6813      	ldr	r3, [r2, #0]
 8002238:	f023 0316 	bic.w	r3, r3, #22
 800223c:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800223e:	6822      	ldr	r2, [r4, #0]
 8002240:	6953      	ldr	r3, [r2, #20]
 8002242:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002246:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002248:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800224a:	b1a3      	cbz	r3, 8002276 <HAL_DMA_IRQHandler+0x14e>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800224c:	6822      	ldr	r2, [r4, #0]
 800224e:	6813      	ldr	r3, [r2, #0]
 8002250:	f023 0308 	bic.w	r3, r3, #8
 8002254:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002256:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002258:	233f      	movs	r3, #63	; 0x3f
 800225a:	4093      	lsls	r3, r2
 800225c:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 800225e:	2301      	movs	r3, #1
 8002260:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8002264:	2300      	movs	r3, #0
 8002266:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 800226a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800226c:	2b00      	cmp	r3, #0
 800226e:	d043      	beq.n	80022f8 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8002270:	4620      	mov	r0, r4
 8002272:	4798      	blx	r3
 8002274:	e040      	b.n	80022f8 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002276:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002278:	2b00      	cmp	r3, #0
 800227a:	d1e7      	bne.n	800224c <HAL_DMA_IRQHandler+0x124>
 800227c:	e7eb      	b.n	8002256 <HAL_DMA_IRQHandler+0x12e>
          if(hdma->XferCpltCallback != NULL)
 800227e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002280:	b1a3      	cbz	r3, 80022ac <HAL_DMA_IRQHandler+0x184>
            hdma->XferCpltCallback(hdma);
 8002282:	4620      	mov	r0, r4
 8002284:	4798      	blx	r3
 8002286:	e011      	b.n	80022ac <HAL_DMA_IRQHandler+0x184>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	f412 7f80 	tst.w	r2, #256	; 0x100
 800228e:	d109      	bne.n	80022a4 <HAL_DMA_IRQHandler+0x17c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	f022 0210 	bic.w	r2, r2, #16
 8002296:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002298:	2301      	movs	r3, #1
 800229a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 800229e:	2300      	movs	r3, #0
 80022a0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 80022a4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80022a6:	b10b      	cbz	r3, 80022ac <HAL_DMA_IRQHandler+0x184>
          hdma->XferCpltCallback(hdma);
 80022a8:	4620      	mov	r0, r4
 80022aa:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80022ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80022ae:	b31b      	cbz	r3, 80022f8 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80022b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80022b2:	f013 0f01 	tst.w	r3, #1
 80022b6:	d01b      	beq.n	80022f0 <HAL_DMA_IRQHandler+0x1c8>
  uint32_t timeout = SystemCoreClock / 9600;
 80022b8:	4b11      	ldr	r3, [pc, #68]	; (8002300 <HAL_DMA_IRQHandler+0x1d8>)
 80022ba:	fba3 3606 	umull	r3, r6, r3, r6
 80022be:	0ab6      	lsrs	r6, r6, #10
      hdma->State = HAL_DMA_STATE_ABORT;
 80022c0:	2305      	movs	r3, #5
 80022c2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80022c6:	6822      	ldr	r2, [r4, #0]
 80022c8:	6813      	ldr	r3, [r2, #0]
 80022ca:	f023 0301 	bic.w	r3, r3, #1
 80022ce:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 80022d0:	9b01      	ldr	r3, [sp, #4]
 80022d2:	3301      	adds	r3, #1
 80022d4:	9301      	str	r3, [sp, #4]
 80022d6:	42b3      	cmp	r3, r6
 80022d8:	d804      	bhi.n	80022e4 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80022da:	6823      	ldr	r3, [r4, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f013 0f01 	tst.w	r3, #1
 80022e2:	d1f5      	bne.n	80022d0 <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 80022e4:	2301      	movs	r3, #1
 80022e6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 80022ea:	2300      	movs	r3, #0
 80022ec:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 80022f0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80022f2:	b10b      	cbz	r3, 80022f8 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 80022f4:	4620      	mov	r0, r4
 80022f6:	4798      	blx	r3
}
 80022f8:	b003      	add	sp, #12
 80022fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022fc:	20000008 	.word	0x20000008
 8002300:	1b4e81b5 	.word	0x1b4e81b5

08002304 <HAL_DMA_GetState>:
  return hdma->State;
 8002304:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8002308:	4770      	bx	lr
	...

0800230c <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 800230c:	b430      	push	{r4, r5}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Memory-to-memory transfer not supported in double buffering mode */
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800230e:	6884      	ldr	r4, [r0, #8]
 8002310:	2c80      	cmp	r4, #128	; 0x80
 8002312:	d012      	beq.n	800233a <HAL_DMAEx_MultiBufferStart_IT+0x2e>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
    return HAL_ERROR;
  }
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002314:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8002318:	2c01      	cmp	r4, #1
 800231a:	f000 8618 	beq.w	8002f4e <HAL_DMAEx_MultiBufferStart_IT+0xc42>
 800231e:	2401      	movs	r4, #1
 8002320:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002324:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
 8002328:	b2e4      	uxtb	r4, r4
 800232a:	2c01      	cmp	r4, #1
 800232c:	d00a      	beq.n	8002344 <HAL_DMAEx_MultiBufferStart_IT+0x38>
    __HAL_DMA_ENABLE(hdma); 
  }
  else
  {     
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800232e:	2300      	movs	r3, #0
 8002330:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002334:	2002      	movs	r0, #2
  }  
  return status; 
}
 8002336:	bc30      	pop	{r4, r5}
 8002338:	4770      	bx	lr
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800233a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800233e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8002340:	2001      	movs	r0, #1
 8002342:	e7f8      	b.n	8002336 <HAL_DMAEx_MultiBufferStart_IT+0x2a>
    hdma->State = HAL_DMA_STATE_BUSY;
 8002344:	2402      	movs	r4, #2
 8002346:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800234a:	2400      	movs	r4, #0
 800234c:	6544      	str	r4, [r0, #84]	; 0x54
    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
 800234e:	6805      	ldr	r5, [r0, #0]
 8002350:	682c      	ldr	r4, [r5, #0]
 8002352:	f444 2480 	orr.w	r4, r4, #262144	; 0x40000
 8002356:	602c      	str	r4, [r5, #0]
    hdma->Instance->M1AR = SecondMemAddress;
 8002358:	6804      	ldr	r4, [r0, #0]
 800235a:	6123      	str	r3, [r4, #16]
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800235c:	6803      	ldr	r3, [r0, #0]
 800235e:	9c02      	ldr	r4, [sp, #8]
 8002360:	605c      	str	r4, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002362:	6883      	ldr	r3, [r0, #8]
 8002364:	2b40      	cmp	r3, #64	; 0x40
 8002366:	f000 80a5 	beq.w	80024b4 <HAL_DMAEx_MultiBufferStart_IT+0x1a8>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 800236a:	6803      	ldr	r3, [r0, #0]
 800236c:	6099      	str	r1, [r3, #8]
    
    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 800236e:	6803      	ldr	r3, [r0, #0]
 8002370:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002372:	6803      	ldr	r3, [r0, #0]
 8002374:	4aa3      	ldr	r2, [pc, #652]	; (8002604 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8002376:	4293      	cmp	r3, r2
 8002378:	f240 80ce 	bls.w	8002518 <HAL_DMAEx_MultiBufferStart_IT+0x20c>
 800237c:	3a48      	subs	r2, #72	; 0x48
 800237e:	49a2      	ldr	r1, [pc, #648]	; (8002608 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8002380:	4293      	cmp	r3, r2
 8002382:	bf18      	it	ne
 8002384:	428b      	cmpne	r3, r1
 8002386:	bf14      	ite	ne
 8002388:	2201      	movne	r2, #1
 800238a:	2200      	moveq	r2, #0
 800238c:	3160      	adds	r1, #96	; 0x60
 800238e:	428b      	cmp	r3, r1
 8002390:	bf0c      	ite	eq
 8002392:	2200      	moveq	r2, #0
 8002394:	f002 0201 	andne.w	r2, r2, #1
 8002398:	b11a      	cbz	r2, 80023a2 <HAL_DMAEx_MultiBufferStart_IT+0x96>
 800239a:	4a9c      	ldr	r2, [pc, #624]	; (800260c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 800239c:	4293      	cmp	r3, r2
 800239e:	f040 808e 	bne.w	80024be <HAL_DMAEx_MultiBufferStart_IT+0x1b2>
 80023a2:	2220      	movs	r2, #32
 80023a4:	4b9a      	ldr	r3, [pc, #616]	; (8002610 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 80023a6:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80023a8:	6803      	ldr	r3, [r0, #0]
 80023aa:	4a96      	ldr	r2, [pc, #600]	; (8002604 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	f240 81c3 	bls.w	8002738 <HAL_DMAEx_MultiBufferStart_IT+0x42c>
 80023b2:	3a48      	subs	r2, #72	; 0x48
 80023b4:	4994      	ldr	r1, [pc, #592]	; (8002608 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	bf18      	it	ne
 80023ba:	428b      	cmpne	r3, r1
 80023bc:	bf14      	ite	ne
 80023be:	2201      	movne	r2, #1
 80023c0:	2200      	moveq	r2, #0
 80023c2:	3160      	adds	r1, #96	; 0x60
 80023c4:	428b      	cmp	r3, r1
 80023c6:	bf0c      	ite	eq
 80023c8:	2200      	moveq	r2, #0
 80023ca:	f002 0201 	andne.w	r2, r2, #1
 80023ce:	b11a      	cbz	r2, 80023d8 <HAL_DMAEx_MultiBufferStart_IT+0xcc>
 80023d0:	4a8e      	ldr	r2, [pc, #568]	; (800260c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	f040 8183 	bne.w	80026de <HAL_DMAEx_MultiBufferStart_IT+0x3d2>
 80023d8:	2210      	movs	r2, #16
 80023da:	4b8d      	ldr	r3, [pc, #564]	; (8002610 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 80023dc:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80023de:	6803      	ldr	r3, [r0, #0]
 80023e0:	4a88      	ldr	r2, [pc, #544]	; (8002604 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	f240 82b8 	bls.w	8002958 <HAL_DMAEx_MultiBufferStart_IT+0x64c>
 80023e8:	3a48      	subs	r2, #72	; 0x48
 80023ea:	4987      	ldr	r1, [pc, #540]	; (8002608 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	bf18      	it	ne
 80023f0:	428b      	cmpne	r3, r1
 80023f2:	bf14      	ite	ne
 80023f4:	2201      	movne	r2, #1
 80023f6:	2200      	moveq	r2, #0
 80023f8:	3160      	adds	r1, #96	; 0x60
 80023fa:	428b      	cmp	r3, r1
 80023fc:	bf0c      	ite	eq
 80023fe:	2200      	moveq	r2, #0
 8002400:	f002 0201 	andne.w	r2, r2, #1
 8002404:	b11a      	cbz	r2, 800240e <HAL_DMAEx_MultiBufferStart_IT+0x102>
 8002406:	4a81      	ldr	r2, [pc, #516]	; (800260c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8002408:	4293      	cmp	r3, r2
 800240a:	f040 8278 	bne.w	80028fe <HAL_DMAEx_MultiBufferStart_IT+0x5f2>
 800240e:	2208      	movs	r2, #8
 8002410:	4b7f      	ldr	r3, [pc, #508]	; (8002610 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8002412:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8002414:	6803      	ldr	r3, [r0, #0]
 8002416:	4a7b      	ldr	r2, [pc, #492]	; (8002604 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 8002418:	4293      	cmp	r3, r2
 800241a:	f240 839b 	bls.w	8002b54 <HAL_DMAEx_MultiBufferStart_IT+0x848>
 800241e:	3a48      	subs	r2, #72	; 0x48
 8002420:	4979      	ldr	r1, [pc, #484]	; (8002608 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8002422:	4293      	cmp	r3, r2
 8002424:	bf18      	it	ne
 8002426:	428b      	cmpne	r3, r1
 8002428:	bf14      	ite	ne
 800242a:	2201      	movne	r2, #1
 800242c:	2200      	moveq	r2, #0
 800242e:	3160      	adds	r1, #96	; 0x60
 8002430:	428b      	cmp	r3, r1
 8002432:	bf0c      	ite	eq
 8002434:	2200      	moveq	r2, #0
 8002436:	f002 0201 	andne.w	r2, r2, #1
 800243a:	b11a      	cbz	r2, 8002444 <HAL_DMAEx_MultiBufferStart_IT+0x138>
 800243c:	4a73      	ldr	r2, [pc, #460]	; (800260c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 800243e:	4293      	cmp	r3, r2
 8002440:	f040 835b 	bne.w	8002afa <HAL_DMAEx_MultiBufferStart_IT+0x7ee>
 8002444:	2204      	movs	r2, #4
 8002446:	4b72      	ldr	r3, [pc, #456]	; (8002610 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8002448:	60da      	str	r2, [r3, #12]
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 800244a:	6803      	ldr	r3, [r0, #0]
 800244c:	4a6d      	ldr	r2, [pc, #436]	; (8002604 <HAL_DMAEx_MultiBufferStart_IT+0x2f8>)
 800244e:	4293      	cmp	r3, r2
 8002450:	f240 8493 	bls.w	8002d7a <HAL_DMAEx_MultiBufferStart_IT+0xa6e>
 8002454:	3a48      	subs	r2, #72	; 0x48
 8002456:	496c      	ldr	r1, [pc, #432]	; (8002608 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8002458:	4293      	cmp	r3, r2
 800245a:	bf18      	it	ne
 800245c:	428b      	cmpne	r3, r1
 800245e:	bf14      	ite	ne
 8002460:	2201      	movne	r2, #1
 8002462:	2200      	moveq	r2, #0
 8002464:	3160      	adds	r1, #96	; 0x60
 8002466:	428b      	cmp	r3, r1
 8002468:	bf0c      	ite	eq
 800246a:	2200      	moveq	r2, #0
 800246c:	f002 0201 	andne.w	r2, r2, #1
 8002470:	b11a      	cbz	r2, 800247a <HAL_DMAEx_MultiBufferStart_IT+0x16e>
 8002472:	4a66      	ldr	r2, [pc, #408]	; (800260c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8002474:	4293      	cmp	r3, r2
 8002476:	f040 8451 	bne.w	8002d1c <HAL_DMAEx_MultiBufferStart_IT+0xa10>
 800247a:	2201      	movs	r2, #1
 800247c:	4b64      	ldr	r3, [pc, #400]	; (8002610 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 800247e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002480:	6802      	ldr	r2, [r0, #0]
 8002482:	6813      	ldr	r3, [r2, #0]
 8002484:	f043 0316 	orr.w	r3, r3, #22
 8002488:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800248a:	6802      	ldr	r2, [r0, #0]
 800248c:	6953      	ldr	r3, [r2, #20]
 800248e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002492:	6153      	str	r3, [r2, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002494:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002496:	2b00      	cmp	r3, #0
 8002498:	f000 8553 	beq.w	8002f42 <HAL_DMAEx_MultiBufferStart_IT+0xc36>
      hdma->Instance->CR  |= DMA_IT_HT;
 800249c:	6802      	ldr	r2, [r0, #0]
 800249e:	6813      	ldr	r3, [r2, #0]
 80024a0:	f043 0308 	orr.w	r3, r3, #8
 80024a4:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma); 
 80024a6:	6802      	ldr	r2, [r0, #0]
 80024a8:	6813      	ldr	r3, [r2, #0]
 80024aa:	f043 0301 	orr.w	r3, r3, #1
 80024ae:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024b0:	2000      	movs	r0, #0
 80024b2:	e740      	b.n	8002336 <HAL_DMAEx_MultiBufferStart_IT+0x2a>
    hdma->Instance->PAR = DstAddress;
 80024b4:	6803      	ldr	r3, [r0, #0]
 80024b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 80024b8:	6803      	ldr	r3, [r0, #0]
 80024ba:	60d9      	str	r1, [r3, #12]
 80024bc:	e759      	b.n	8002372 <HAL_DMAEx_MultiBufferStart_IT+0x66>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80024be:	3a48      	subs	r2, #72	; 0x48
 80024c0:	3948      	subs	r1, #72	; 0x48
 80024c2:	4293      	cmp	r3, r2
 80024c4:	bf18      	it	ne
 80024c6:	428b      	cmpne	r3, r1
 80024c8:	bf14      	ite	ne
 80024ca:	2201      	movne	r2, #1
 80024cc:	2200      	moveq	r2, #0
 80024ce:	3160      	adds	r1, #96	; 0x60
 80024d0:	428b      	cmp	r3, r1
 80024d2:	bf0c      	ite	eq
 80024d4:	2200      	moveq	r2, #0
 80024d6:	f002 0201 	andne.w	r2, r2, #1
 80024da:	b112      	cbz	r2, 80024e2 <HAL_DMAEx_MultiBufferStart_IT+0x1d6>
 80024dc:	4a4d      	ldr	r2, [pc, #308]	; (8002614 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d102      	bne.n	80024e8 <HAL_DMAEx_MultiBufferStart_IT+0x1dc>
 80024e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80024e6:	e75d      	b.n	80023a4 <HAL_DMAEx_MultiBufferStart_IT+0x98>
 80024e8:	3a48      	subs	r2, #72	; 0x48
 80024ea:	3948      	subs	r1, #72	; 0x48
 80024ec:	4293      	cmp	r3, r2
 80024ee:	bf18      	it	ne
 80024f0:	428b      	cmpne	r3, r1
 80024f2:	bf14      	ite	ne
 80024f4:	2201      	movne	r2, #1
 80024f6:	2200      	moveq	r2, #0
 80024f8:	3160      	adds	r1, #96	; 0x60
 80024fa:	428b      	cmp	r3, r1
 80024fc:	bf0c      	ite	eq
 80024fe:	2200      	moveq	r2, #0
 8002500:	f002 0201 	andne.w	r2, r2, #1
 8002504:	b112      	cbz	r2, 800250c <HAL_DMAEx_MultiBufferStart_IT+0x200>
 8002506:	4a44      	ldr	r2, [pc, #272]	; (8002618 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d102      	bne.n	8002512 <HAL_DMAEx_MultiBufferStart_IT+0x206>
 800250c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002510:	e748      	b.n	80023a4 <HAL_DMAEx_MultiBufferStart_IT+0x98>
 8002512:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002516:	e745      	b.n	80023a4 <HAL_DMAEx_MultiBufferStart_IT+0x98>
 8002518:	4a40      	ldr	r2, [pc, #256]	; (800261c <HAL_DMAEx_MultiBufferStart_IT+0x310>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d943      	bls.n	80025a6 <HAL_DMAEx_MultiBufferStart_IT+0x29a>
 800251e:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002522:	4939      	ldr	r1, [pc, #228]	; (8002608 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 8002524:	4293      	cmp	r3, r2
 8002526:	bf18      	it	ne
 8002528:	428b      	cmpne	r3, r1
 800252a:	bf14      	ite	ne
 800252c:	2201      	movne	r2, #1
 800252e:	2200      	moveq	r2, #0
 8002530:	3160      	adds	r1, #96	; 0x60
 8002532:	428b      	cmp	r3, r1
 8002534:	bf0c      	ite	eq
 8002536:	2200      	moveq	r2, #0
 8002538:	f002 0201 	andne.w	r2, r2, #1
 800253c:	b112      	cbz	r2, 8002544 <HAL_DMAEx_MultiBufferStart_IT+0x238>
 800253e:	4a33      	ldr	r2, [pc, #204]	; (800260c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d103      	bne.n	800254c <HAL_DMAEx_MultiBufferStart_IT+0x240>
 8002544:	2220      	movs	r2, #32
 8002546:	4b32      	ldr	r3, [pc, #200]	; (8002610 <HAL_DMAEx_MultiBufferStart_IT+0x304>)
 8002548:	609a      	str	r2, [r3, #8]
 800254a:	e72d      	b.n	80023a8 <HAL_DMAEx_MultiBufferStart_IT+0x9c>
 800254c:	3a48      	subs	r2, #72	; 0x48
 800254e:	3948      	subs	r1, #72	; 0x48
 8002550:	4293      	cmp	r3, r2
 8002552:	bf18      	it	ne
 8002554:	428b      	cmpne	r3, r1
 8002556:	bf14      	ite	ne
 8002558:	2201      	movne	r2, #1
 800255a:	2200      	moveq	r2, #0
 800255c:	3160      	adds	r1, #96	; 0x60
 800255e:	428b      	cmp	r3, r1
 8002560:	bf0c      	ite	eq
 8002562:	2200      	moveq	r2, #0
 8002564:	f002 0201 	andne.w	r2, r2, #1
 8002568:	b112      	cbz	r2, 8002570 <HAL_DMAEx_MultiBufferStart_IT+0x264>
 800256a:	4a2a      	ldr	r2, [pc, #168]	; (8002614 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d102      	bne.n	8002576 <HAL_DMAEx_MultiBufferStart_IT+0x26a>
 8002570:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002574:	e7e7      	b.n	8002546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 8002576:	3a48      	subs	r2, #72	; 0x48
 8002578:	3948      	subs	r1, #72	; 0x48
 800257a:	4293      	cmp	r3, r2
 800257c:	bf18      	it	ne
 800257e:	428b      	cmpne	r3, r1
 8002580:	bf14      	ite	ne
 8002582:	2201      	movne	r2, #1
 8002584:	2200      	moveq	r2, #0
 8002586:	3160      	adds	r1, #96	; 0x60
 8002588:	428b      	cmp	r3, r1
 800258a:	bf0c      	ite	eq
 800258c:	2200      	moveq	r2, #0
 800258e:	f002 0201 	andne.w	r2, r2, #1
 8002592:	b112      	cbz	r2, 800259a <HAL_DMAEx_MultiBufferStart_IT+0x28e>
 8002594:	4a20      	ldr	r2, [pc, #128]	; (8002618 <HAL_DMAEx_MultiBufferStart_IT+0x30c>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d102      	bne.n	80025a0 <HAL_DMAEx_MultiBufferStart_IT+0x294>
 800259a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800259e:	e7d2      	b.n	8002546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80025a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80025a4:	e7cf      	b.n	8002546 <HAL_DMAEx_MultiBufferStart_IT+0x23a>
 80025a6:	4a1e      	ldr	r2, [pc, #120]	; (8002620 <HAL_DMAEx_MultiBufferStart_IT+0x314>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d955      	bls.n	8002658 <HAL_DMAEx_MultiBufferStart_IT+0x34c>
 80025ac:	f502 726e 	add.w	r2, r2, #952	; 0x3b8
 80025b0:	4915      	ldr	r1, [pc, #84]	; (8002608 <HAL_DMAEx_MultiBufferStart_IT+0x2fc>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	bf18      	it	ne
 80025b6:	428b      	cmpne	r3, r1
 80025b8:	bf14      	ite	ne
 80025ba:	2201      	movne	r2, #1
 80025bc:	2200      	moveq	r2, #0
 80025be:	3160      	adds	r1, #96	; 0x60
 80025c0:	428b      	cmp	r3, r1
 80025c2:	bf0c      	ite	eq
 80025c4:	2200      	moveq	r2, #0
 80025c6:	f002 0201 	andne.w	r2, r2, #1
 80025ca:	b112      	cbz	r2, 80025d2 <HAL_DMAEx_MultiBufferStart_IT+0x2c6>
 80025cc:	4a0f      	ldr	r2, [pc, #60]	; (800260c <HAL_DMAEx_MultiBufferStart_IT+0x300>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d103      	bne.n	80025da <HAL_DMAEx_MultiBufferStart_IT+0x2ce>
 80025d2:	2320      	movs	r3, #32
 80025d4:	4a13      	ldr	r2, [pc, #76]	; (8002624 <HAL_DMAEx_MultiBufferStart_IT+0x318>)
 80025d6:	60d3      	str	r3, [r2, #12]
 80025d8:	e6e6      	b.n	80023a8 <HAL_DMAEx_MultiBufferStart_IT+0x9c>
 80025da:	3a48      	subs	r2, #72	; 0x48
 80025dc:	3948      	subs	r1, #72	; 0x48
 80025de:	4293      	cmp	r3, r2
 80025e0:	bf18      	it	ne
 80025e2:	428b      	cmpne	r3, r1
 80025e4:	bf14      	ite	ne
 80025e6:	2201      	movne	r2, #1
 80025e8:	2200      	moveq	r2, #0
 80025ea:	3160      	adds	r1, #96	; 0x60
 80025ec:	428b      	cmp	r3, r1
 80025ee:	bf0c      	ite	eq
 80025f0:	2200      	moveq	r2, #0
 80025f2:	f002 0201 	andne.w	r2, r2, #1
 80025f6:	b112      	cbz	r2, 80025fe <HAL_DMAEx_MultiBufferStart_IT+0x2f2>
 80025f8:	4a06      	ldr	r2, [pc, #24]	; (8002614 <HAL_DMAEx_MultiBufferStart_IT+0x308>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d114      	bne.n	8002628 <HAL_DMAEx_MultiBufferStart_IT+0x31c>
 80025fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002602:	e7e7      	b.n	80025d4 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
 8002604:	40026458 	.word	0x40026458
 8002608:	40026010 	.word	0x40026010
 800260c:	40026470 	.word	0x40026470
 8002610:	40026400 	.word	0x40026400
 8002614:	40026488 	.word	0x40026488
 8002618:	400264a0 	.word	0x400264a0
 800261c:	400260b8 	.word	0x400260b8
 8002620:	40026058 	.word	0x40026058
 8002624:	40026000 	.word	0x40026000
 8002628:	3a48      	subs	r2, #72	; 0x48
 800262a:	3948      	subs	r1, #72	; 0x48
 800262c:	4293      	cmp	r3, r2
 800262e:	bf18      	it	ne
 8002630:	428b      	cmpne	r3, r1
 8002632:	bf14      	ite	ne
 8002634:	2201      	movne	r2, #1
 8002636:	2200      	moveq	r2, #0
 8002638:	3160      	adds	r1, #96	; 0x60
 800263a:	428b      	cmp	r3, r1
 800263c:	bf0c      	ite	eq
 800263e:	2200      	moveq	r2, #0
 8002640:	f002 0201 	andne.w	r2, r2, #1
 8002644:	b112      	cbz	r2, 800264c <HAL_DMAEx_MultiBufferStart_IT+0x340>
 8002646:	4aa3      	ldr	r2, [pc, #652]	; (80028d4 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d102      	bne.n	8002652 <HAL_DMAEx_MultiBufferStart_IT+0x346>
 800264c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002650:	e7c0      	b.n	80025d4 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
 8002652:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002656:	e7bd      	b.n	80025d4 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
 8002658:	4a9f      	ldr	r2, [pc, #636]	; (80028d8 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 800265a:	49a0      	ldr	r1, [pc, #640]	; (80028dc <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 800265c:	4293      	cmp	r3, r2
 800265e:	bf18      	it	ne
 8002660:	428b      	cmpne	r3, r1
 8002662:	bf14      	ite	ne
 8002664:	2201      	movne	r2, #1
 8002666:	2200      	moveq	r2, #0
 8002668:	3160      	adds	r1, #96	; 0x60
 800266a:	428b      	cmp	r3, r1
 800266c:	bf0c      	ite	eq
 800266e:	2200      	moveq	r2, #0
 8002670:	f002 0201 	andne.w	r2, r2, #1
 8002674:	b112      	cbz	r2, 800267c <HAL_DMAEx_MultiBufferStart_IT+0x370>
 8002676:	4a9a      	ldr	r2, [pc, #616]	; (80028e0 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d103      	bne.n	8002684 <HAL_DMAEx_MultiBufferStart_IT+0x378>
 800267c:	2320      	movs	r3, #32
 800267e:	4a99      	ldr	r2, [pc, #612]	; (80028e4 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 8002680:	6093      	str	r3, [r2, #8]
 8002682:	e691      	b.n	80023a8 <HAL_DMAEx_MultiBufferStart_IT+0x9c>
 8002684:	3a48      	subs	r2, #72	; 0x48
 8002686:	3948      	subs	r1, #72	; 0x48
 8002688:	4293      	cmp	r3, r2
 800268a:	bf18      	it	ne
 800268c:	428b      	cmpne	r3, r1
 800268e:	bf14      	ite	ne
 8002690:	2201      	movne	r2, #1
 8002692:	2200      	moveq	r2, #0
 8002694:	3160      	adds	r1, #96	; 0x60
 8002696:	428b      	cmp	r3, r1
 8002698:	bf0c      	ite	eq
 800269a:	2200      	moveq	r2, #0
 800269c:	f002 0201 	andne.w	r2, r2, #1
 80026a0:	b112      	cbz	r2, 80026a8 <HAL_DMAEx_MultiBufferStart_IT+0x39c>
 80026a2:	4a91      	ldr	r2, [pc, #580]	; (80028e8 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d102      	bne.n	80026ae <HAL_DMAEx_MultiBufferStart_IT+0x3a2>
 80026a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80026ac:	e7e7      	b.n	800267e <HAL_DMAEx_MultiBufferStart_IT+0x372>
 80026ae:	3a48      	subs	r2, #72	; 0x48
 80026b0:	3948      	subs	r1, #72	; 0x48
 80026b2:	4293      	cmp	r3, r2
 80026b4:	bf18      	it	ne
 80026b6:	428b      	cmpne	r3, r1
 80026b8:	bf14      	ite	ne
 80026ba:	2201      	movne	r2, #1
 80026bc:	2200      	moveq	r2, #0
 80026be:	3160      	adds	r1, #96	; 0x60
 80026c0:	428b      	cmp	r3, r1
 80026c2:	bf0c      	ite	eq
 80026c4:	2200      	moveq	r2, #0
 80026c6:	f002 0201 	andne.w	r2, r2, #1
 80026ca:	b112      	cbz	r2, 80026d2 <HAL_DMAEx_MultiBufferStart_IT+0x3c6>
 80026cc:	4a81      	ldr	r2, [pc, #516]	; (80028d4 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d102      	bne.n	80026d8 <HAL_DMAEx_MultiBufferStart_IT+0x3cc>
 80026d2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80026d6:	e7d2      	b.n	800267e <HAL_DMAEx_MultiBufferStart_IT+0x372>
 80026d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80026dc:	e7cf      	b.n	800267e <HAL_DMAEx_MultiBufferStart_IT+0x372>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80026de:	3a48      	subs	r2, #72	; 0x48
 80026e0:	3948      	subs	r1, #72	; 0x48
 80026e2:	4293      	cmp	r3, r2
 80026e4:	bf18      	it	ne
 80026e6:	428b      	cmpne	r3, r1
 80026e8:	bf14      	ite	ne
 80026ea:	2201      	movne	r2, #1
 80026ec:	2200      	moveq	r2, #0
 80026ee:	3160      	adds	r1, #96	; 0x60
 80026f0:	428b      	cmp	r3, r1
 80026f2:	bf0c      	ite	eq
 80026f4:	2200      	moveq	r2, #0
 80026f6:	f002 0201 	andne.w	r2, r2, #1
 80026fa:	b112      	cbz	r2, 8002702 <HAL_DMAEx_MultiBufferStart_IT+0x3f6>
 80026fc:	4a7a      	ldr	r2, [pc, #488]	; (80028e8 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d102      	bne.n	8002708 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>
 8002702:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002706:	e668      	b.n	80023da <HAL_DMAEx_MultiBufferStart_IT+0xce>
 8002708:	3a48      	subs	r2, #72	; 0x48
 800270a:	3948      	subs	r1, #72	; 0x48
 800270c:	4293      	cmp	r3, r2
 800270e:	bf18      	it	ne
 8002710:	428b      	cmpne	r3, r1
 8002712:	bf14      	ite	ne
 8002714:	2201      	movne	r2, #1
 8002716:	2200      	moveq	r2, #0
 8002718:	3160      	adds	r1, #96	; 0x60
 800271a:	428b      	cmp	r3, r1
 800271c:	bf0c      	ite	eq
 800271e:	2200      	moveq	r2, #0
 8002720:	f002 0201 	andne.w	r2, r2, #1
 8002724:	b112      	cbz	r2, 800272c <HAL_DMAEx_MultiBufferStart_IT+0x420>
 8002726:	4a6b      	ldr	r2, [pc, #428]	; (80028d4 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d102      	bne.n	8002732 <HAL_DMAEx_MultiBufferStart_IT+0x426>
 800272c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002730:	e653      	b.n	80023da <HAL_DMAEx_MultiBufferStart_IT+0xce>
 8002732:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002736:	e650      	b.n	80023da <HAL_DMAEx_MultiBufferStart_IT+0xce>
 8002738:	4a6c      	ldr	r2, [pc, #432]	; (80028ec <HAL_DMAEx_MultiBufferStart_IT+0x5e0>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d943      	bls.n	80027c6 <HAL_DMAEx_MultiBufferStart_IT+0x4ba>
 800273e:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002742:	4966      	ldr	r1, [pc, #408]	; (80028dc <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8002744:	4293      	cmp	r3, r2
 8002746:	bf18      	it	ne
 8002748:	428b      	cmpne	r3, r1
 800274a:	bf14      	ite	ne
 800274c:	2201      	movne	r2, #1
 800274e:	2200      	moveq	r2, #0
 8002750:	3160      	adds	r1, #96	; 0x60
 8002752:	428b      	cmp	r3, r1
 8002754:	bf0c      	ite	eq
 8002756:	2200      	moveq	r2, #0
 8002758:	f002 0201 	andne.w	r2, r2, #1
 800275c:	b112      	cbz	r2, 8002764 <HAL_DMAEx_MultiBufferStart_IT+0x458>
 800275e:	4a60      	ldr	r2, [pc, #384]	; (80028e0 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d103      	bne.n	800276c <HAL_DMAEx_MultiBufferStart_IT+0x460>
 8002764:	2210      	movs	r2, #16
 8002766:	4b62      	ldr	r3, [pc, #392]	; (80028f0 <HAL_DMAEx_MultiBufferStart_IT+0x5e4>)
 8002768:	609a      	str	r2, [r3, #8]
 800276a:	e638      	b.n	80023de <HAL_DMAEx_MultiBufferStart_IT+0xd2>
 800276c:	3a48      	subs	r2, #72	; 0x48
 800276e:	3948      	subs	r1, #72	; 0x48
 8002770:	4293      	cmp	r3, r2
 8002772:	bf18      	it	ne
 8002774:	428b      	cmpne	r3, r1
 8002776:	bf14      	ite	ne
 8002778:	2201      	movne	r2, #1
 800277a:	2200      	moveq	r2, #0
 800277c:	3160      	adds	r1, #96	; 0x60
 800277e:	428b      	cmp	r3, r1
 8002780:	bf0c      	ite	eq
 8002782:	2200      	moveq	r2, #0
 8002784:	f002 0201 	andne.w	r2, r2, #1
 8002788:	b112      	cbz	r2, 8002790 <HAL_DMAEx_MultiBufferStart_IT+0x484>
 800278a:	4a57      	ldr	r2, [pc, #348]	; (80028e8 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d102      	bne.n	8002796 <HAL_DMAEx_MultiBufferStart_IT+0x48a>
 8002790:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002794:	e7e7      	b.n	8002766 <HAL_DMAEx_MultiBufferStart_IT+0x45a>
 8002796:	3a48      	subs	r2, #72	; 0x48
 8002798:	3948      	subs	r1, #72	; 0x48
 800279a:	4293      	cmp	r3, r2
 800279c:	bf18      	it	ne
 800279e:	428b      	cmpne	r3, r1
 80027a0:	bf14      	ite	ne
 80027a2:	2201      	movne	r2, #1
 80027a4:	2200      	moveq	r2, #0
 80027a6:	3160      	adds	r1, #96	; 0x60
 80027a8:	428b      	cmp	r3, r1
 80027aa:	bf0c      	ite	eq
 80027ac:	2200      	moveq	r2, #0
 80027ae:	f002 0201 	andne.w	r2, r2, #1
 80027b2:	b112      	cbz	r2, 80027ba <HAL_DMAEx_MultiBufferStart_IT+0x4ae>
 80027b4:	4a47      	ldr	r2, [pc, #284]	; (80028d4 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d102      	bne.n	80027c0 <HAL_DMAEx_MultiBufferStart_IT+0x4b4>
 80027ba:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80027be:	e7d2      	b.n	8002766 <HAL_DMAEx_MultiBufferStart_IT+0x45a>
 80027c0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80027c4:	e7cf      	b.n	8002766 <HAL_DMAEx_MultiBufferStart_IT+0x45a>
 80027c6:	4a4b      	ldr	r2, [pc, #300]	; (80028f4 <HAL_DMAEx_MultiBufferStart_IT+0x5e8>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d943      	bls.n	8002854 <HAL_DMAEx_MultiBufferStart_IT+0x548>
 80027cc:	f502 726e 	add.w	r2, r2, #952	; 0x3b8
 80027d0:	4942      	ldr	r1, [pc, #264]	; (80028dc <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	bf18      	it	ne
 80027d6:	428b      	cmpne	r3, r1
 80027d8:	bf14      	ite	ne
 80027da:	2201      	movne	r2, #1
 80027dc:	2200      	moveq	r2, #0
 80027de:	3160      	adds	r1, #96	; 0x60
 80027e0:	428b      	cmp	r3, r1
 80027e2:	bf0c      	ite	eq
 80027e4:	2200      	moveq	r2, #0
 80027e6:	f002 0201 	andne.w	r2, r2, #1
 80027ea:	b112      	cbz	r2, 80027f2 <HAL_DMAEx_MultiBufferStart_IT+0x4e6>
 80027ec:	4a3c      	ldr	r2, [pc, #240]	; (80028e0 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d103      	bne.n	80027fa <HAL_DMAEx_MultiBufferStart_IT+0x4ee>
 80027f2:	2310      	movs	r3, #16
 80027f4:	4a3b      	ldr	r2, [pc, #236]	; (80028e4 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 80027f6:	60d3      	str	r3, [r2, #12]
 80027f8:	e5f1      	b.n	80023de <HAL_DMAEx_MultiBufferStart_IT+0xd2>
 80027fa:	3a48      	subs	r2, #72	; 0x48
 80027fc:	3948      	subs	r1, #72	; 0x48
 80027fe:	4293      	cmp	r3, r2
 8002800:	bf18      	it	ne
 8002802:	428b      	cmpne	r3, r1
 8002804:	bf14      	ite	ne
 8002806:	2201      	movne	r2, #1
 8002808:	2200      	moveq	r2, #0
 800280a:	3160      	adds	r1, #96	; 0x60
 800280c:	428b      	cmp	r3, r1
 800280e:	bf0c      	ite	eq
 8002810:	2200      	moveq	r2, #0
 8002812:	f002 0201 	andne.w	r2, r2, #1
 8002816:	b112      	cbz	r2, 800281e <HAL_DMAEx_MultiBufferStart_IT+0x512>
 8002818:	4a33      	ldr	r2, [pc, #204]	; (80028e8 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d102      	bne.n	8002824 <HAL_DMAEx_MultiBufferStart_IT+0x518>
 800281e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002822:	e7e7      	b.n	80027f4 <HAL_DMAEx_MultiBufferStart_IT+0x4e8>
 8002824:	3a48      	subs	r2, #72	; 0x48
 8002826:	3948      	subs	r1, #72	; 0x48
 8002828:	4293      	cmp	r3, r2
 800282a:	bf18      	it	ne
 800282c:	428b      	cmpne	r3, r1
 800282e:	bf14      	ite	ne
 8002830:	2201      	movne	r2, #1
 8002832:	2200      	moveq	r2, #0
 8002834:	3160      	adds	r1, #96	; 0x60
 8002836:	428b      	cmp	r3, r1
 8002838:	bf0c      	ite	eq
 800283a:	2200      	moveq	r2, #0
 800283c:	f002 0201 	andne.w	r2, r2, #1
 8002840:	b112      	cbz	r2, 8002848 <HAL_DMAEx_MultiBufferStart_IT+0x53c>
 8002842:	4a24      	ldr	r2, [pc, #144]	; (80028d4 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d102      	bne.n	800284e <HAL_DMAEx_MultiBufferStart_IT+0x542>
 8002848:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800284c:	e7d2      	b.n	80027f4 <HAL_DMAEx_MultiBufferStart_IT+0x4e8>
 800284e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002852:	e7cf      	b.n	80027f4 <HAL_DMAEx_MultiBufferStart_IT+0x4e8>
 8002854:	4a20      	ldr	r2, [pc, #128]	; (80028d8 <HAL_DMAEx_MultiBufferStart_IT+0x5cc>)
 8002856:	4921      	ldr	r1, [pc, #132]	; (80028dc <HAL_DMAEx_MultiBufferStart_IT+0x5d0>)
 8002858:	4293      	cmp	r3, r2
 800285a:	bf18      	it	ne
 800285c:	428b      	cmpne	r3, r1
 800285e:	bf14      	ite	ne
 8002860:	2201      	movne	r2, #1
 8002862:	2200      	moveq	r2, #0
 8002864:	3160      	adds	r1, #96	; 0x60
 8002866:	428b      	cmp	r3, r1
 8002868:	bf0c      	ite	eq
 800286a:	2200      	moveq	r2, #0
 800286c:	f002 0201 	andne.w	r2, r2, #1
 8002870:	b112      	cbz	r2, 8002878 <HAL_DMAEx_MultiBufferStart_IT+0x56c>
 8002872:	4a1b      	ldr	r2, [pc, #108]	; (80028e0 <HAL_DMAEx_MultiBufferStart_IT+0x5d4>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d103      	bne.n	8002880 <HAL_DMAEx_MultiBufferStart_IT+0x574>
 8002878:	2310      	movs	r3, #16
 800287a:	4a1a      	ldr	r2, [pc, #104]	; (80028e4 <HAL_DMAEx_MultiBufferStart_IT+0x5d8>)
 800287c:	6093      	str	r3, [r2, #8]
 800287e:	e5ae      	b.n	80023de <HAL_DMAEx_MultiBufferStart_IT+0xd2>
 8002880:	3a48      	subs	r2, #72	; 0x48
 8002882:	3948      	subs	r1, #72	; 0x48
 8002884:	4293      	cmp	r3, r2
 8002886:	bf18      	it	ne
 8002888:	428b      	cmpne	r3, r1
 800288a:	bf14      	ite	ne
 800288c:	2201      	movne	r2, #1
 800288e:	2200      	moveq	r2, #0
 8002890:	3160      	adds	r1, #96	; 0x60
 8002892:	428b      	cmp	r3, r1
 8002894:	bf0c      	ite	eq
 8002896:	2200      	moveq	r2, #0
 8002898:	f002 0201 	andne.w	r2, r2, #1
 800289c:	b112      	cbz	r2, 80028a4 <HAL_DMAEx_MultiBufferStart_IT+0x598>
 800289e:	4a12      	ldr	r2, [pc, #72]	; (80028e8 <HAL_DMAEx_MultiBufferStart_IT+0x5dc>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d102      	bne.n	80028aa <HAL_DMAEx_MultiBufferStart_IT+0x59e>
 80028a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028a8:	e7e7      	b.n	800287a <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 80028aa:	3a48      	subs	r2, #72	; 0x48
 80028ac:	3948      	subs	r1, #72	; 0x48
 80028ae:	4293      	cmp	r3, r2
 80028b0:	bf18      	it	ne
 80028b2:	428b      	cmpne	r3, r1
 80028b4:	bf14      	ite	ne
 80028b6:	2201      	movne	r2, #1
 80028b8:	2200      	moveq	r2, #0
 80028ba:	3160      	adds	r1, #96	; 0x60
 80028bc:	428b      	cmp	r3, r1
 80028be:	bf0c      	ite	eq
 80028c0:	2200      	moveq	r2, #0
 80028c2:	f002 0201 	andne.w	r2, r2, #1
 80028c6:	b112      	cbz	r2, 80028ce <HAL_DMAEx_MultiBufferStart_IT+0x5c2>
 80028c8:	4a02      	ldr	r2, [pc, #8]	; (80028d4 <HAL_DMAEx_MultiBufferStart_IT+0x5c8>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d114      	bne.n	80028f8 <HAL_DMAEx_MultiBufferStart_IT+0x5ec>
 80028ce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80028d2:	e7d2      	b.n	800287a <HAL_DMAEx_MultiBufferStart_IT+0x56e>
 80028d4:	400264a0 	.word	0x400264a0
 80028d8:	40026410 	.word	0x40026410
 80028dc:	40026010 	.word	0x40026010
 80028e0:	40026470 	.word	0x40026470
 80028e4:	40026000 	.word	0x40026000
 80028e8:	40026488 	.word	0x40026488
 80028ec:	400260b8 	.word	0x400260b8
 80028f0:	40026400 	.word	0x40026400
 80028f4:	40026058 	.word	0x40026058
 80028f8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80028fc:	e7bd      	b.n	800287a <HAL_DMAEx_MultiBufferStart_IT+0x56e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80028fe:	3a48      	subs	r2, #72	; 0x48
 8002900:	3948      	subs	r1, #72	; 0x48
 8002902:	4293      	cmp	r3, r2
 8002904:	bf18      	it	ne
 8002906:	428b      	cmpne	r3, r1
 8002908:	bf14      	ite	ne
 800290a:	2201      	movne	r2, #1
 800290c:	2200      	moveq	r2, #0
 800290e:	3160      	adds	r1, #96	; 0x60
 8002910:	428b      	cmp	r3, r1
 8002912:	bf0c      	ite	eq
 8002914:	2200      	moveq	r2, #0
 8002916:	f002 0201 	andne.w	r2, r2, #1
 800291a:	b112      	cbz	r2, 8002922 <HAL_DMAEx_MultiBufferStart_IT+0x616>
 800291c:	4a9a      	ldr	r2, [pc, #616]	; (8002b88 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d102      	bne.n	8002928 <HAL_DMAEx_MultiBufferStart_IT+0x61c>
 8002922:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002926:	e573      	b.n	8002410 <HAL_DMAEx_MultiBufferStart_IT+0x104>
 8002928:	3a48      	subs	r2, #72	; 0x48
 800292a:	3948      	subs	r1, #72	; 0x48
 800292c:	4293      	cmp	r3, r2
 800292e:	bf18      	it	ne
 8002930:	428b      	cmpne	r3, r1
 8002932:	bf14      	ite	ne
 8002934:	2201      	movne	r2, #1
 8002936:	2200      	moveq	r2, #0
 8002938:	3160      	adds	r1, #96	; 0x60
 800293a:	428b      	cmp	r3, r1
 800293c:	bf0c      	ite	eq
 800293e:	2200      	moveq	r2, #0
 8002940:	f002 0201 	andne.w	r2, r2, #1
 8002944:	b112      	cbz	r2, 800294c <HAL_DMAEx_MultiBufferStart_IT+0x640>
 8002946:	4a91      	ldr	r2, [pc, #580]	; (8002b8c <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d102      	bne.n	8002952 <HAL_DMAEx_MultiBufferStart_IT+0x646>
 800294c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002950:	e55e      	b.n	8002410 <HAL_DMAEx_MultiBufferStart_IT+0x104>
 8002952:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002956:	e55b      	b.n	8002410 <HAL_DMAEx_MultiBufferStart_IT+0x104>
 8002958:	4a8d      	ldr	r2, [pc, #564]	; (8002b90 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d943      	bls.n	80029e6 <HAL_DMAEx_MultiBufferStart_IT+0x6da>
 800295e:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002962:	498c      	ldr	r1, [pc, #560]	; (8002b94 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8002964:	4293      	cmp	r3, r2
 8002966:	bf18      	it	ne
 8002968:	428b      	cmpne	r3, r1
 800296a:	bf14      	ite	ne
 800296c:	2201      	movne	r2, #1
 800296e:	2200      	moveq	r2, #0
 8002970:	3160      	adds	r1, #96	; 0x60
 8002972:	428b      	cmp	r3, r1
 8002974:	bf0c      	ite	eq
 8002976:	2200      	moveq	r2, #0
 8002978:	f002 0201 	andne.w	r2, r2, #1
 800297c:	b112      	cbz	r2, 8002984 <HAL_DMAEx_MultiBufferStart_IT+0x678>
 800297e:	4a86      	ldr	r2, [pc, #536]	; (8002b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d103      	bne.n	800298c <HAL_DMAEx_MultiBufferStart_IT+0x680>
 8002984:	2208      	movs	r2, #8
 8002986:	4b85      	ldr	r3, [pc, #532]	; (8002b9c <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 8002988:	609a      	str	r2, [r3, #8]
 800298a:	e543      	b.n	8002414 <HAL_DMAEx_MultiBufferStart_IT+0x108>
 800298c:	3a48      	subs	r2, #72	; 0x48
 800298e:	3948      	subs	r1, #72	; 0x48
 8002990:	4293      	cmp	r3, r2
 8002992:	bf18      	it	ne
 8002994:	428b      	cmpne	r3, r1
 8002996:	bf14      	ite	ne
 8002998:	2201      	movne	r2, #1
 800299a:	2200      	moveq	r2, #0
 800299c:	3160      	adds	r1, #96	; 0x60
 800299e:	428b      	cmp	r3, r1
 80029a0:	bf0c      	ite	eq
 80029a2:	2200      	moveq	r2, #0
 80029a4:	f002 0201 	andne.w	r2, r2, #1
 80029a8:	b112      	cbz	r2, 80029b0 <HAL_DMAEx_MultiBufferStart_IT+0x6a4>
 80029aa:	4a77      	ldr	r2, [pc, #476]	; (8002b88 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d102      	bne.n	80029b6 <HAL_DMAEx_MultiBufferStart_IT+0x6aa>
 80029b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029b4:	e7e7      	b.n	8002986 <HAL_DMAEx_MultiBufferStart_IT+0x67a>
 80029b6:	3a48      	subs	r2, #72	; 0x48
 80029b8:	3948      	subs	r1, #72	; 0x48
 80029ba:	4293      	cmp	r3, r2
 80029bc:	bf18      	it	ne
 80029be:	428b      	cmpne	r3, r1
 80029c0:	bf14      	ite	ne
 80029c2:	2201      	movne	r2, #1
 80029c4:	2200      	moveq	r2, #0
 80029c6:	3160      	adds	r1, #96	; 0x60
 80029c8:	428b      	cmp	r3, r1
 80029ca:	bf0c      	ite	eq
 80029cc:	2200      	moveq	r2, #0
 80029ce:	f002 0201 	andne.w	r2, r2, #1
 80029d2:	b112      	cbz	r2, 80029da <HAL_DMAEx_MultiBufferStart_IT+0x6ce>
 80029d4:	4a6d      	ldr	r2, [pc, #436]	; (8002b8c <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d102      	bne.n	80029e0 <HAL_DMAEx_MultiBufferStart_IT+0x6d4>
 80029da:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80029de:	e7d2      	b.n	8002986 <HAL_DMAEx_MultiBufferStart_IT+0x67a>
 80029e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80029e4:	e7cf      	b.n	8002986 <HAL_DMAEx_MultiBufferStart_IT+0x67a>
 80029e6:	4a6e      	ldr	r2, [pc, #440]	; (8002ba0 <HAL_DMAEx_MultiBufferStart_IT+0x894>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d943      	bls.n	8002a74 <HAL_DMAEx_MultiBufferStart_IT+0x768>
 80029ec:	f502 726e 	add.w	r2, r2, #952	; 0x3b8
 80029f0:	4968      	ldr	r1, [pc, #416]	; (8002b94 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	bf18      	it	ne
 80029f6:	428b      	cmpne	r3, r1
 80029f8:	bf14      	ite	ne
 80029fa:	2201      	movne	r2, #1
 80029fc:	2200      	moveq	r2, #0
 80029fe:	3160      	adds	r1, #96	; 0x60
 8002a00:	428b      	cmp	r3, r1
 8002a02:	bf0c      	ite	eq
 8002a04:	2200      	moveq	r2, #0
 8002a06:	f002 0201 	andne.w	r2, r2, #1
 8002a0a:	b112      	cbz	r2, 8002a12 <HAL_DMAEx_MultiBufferStart_IT+0x706>
 8002a0c:	4a62      	ldr	r2, [pc, #392]	; (8002b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d103      	bne.n	8002a1a <HAL_DMAEx_MultiBufferStart_IT+0x70e>
 8002a12:	2308      	movs	r3, #8
 8002a14:	4a63      	ldr	r2, [pc, #396]	; (8002ba4 <HAL_DMAEx_MultiBufferStart_IT+0x898>)
 8002a16:	60d3      	str	r3, [r2, #12]
 8002a18:	e4fc      	b.n	8002414 <HAL_DMAEx_MultiBufferStart_IT+0x108>
 8002a1a:	3a48      	subs	r2, #72	; 0x48
 8002a1c:	3948      	subs	r1, #72	; 0x48
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	bf18      	it	ne
 8002a22:	428b      	cmpne	r3, r1
 8002a24:	bf14      	ite	ne
 8002a26:	2201      	movne	r2, #1
 8002a28:	2200      	moveq	r2, #0
 8002a2a:	3160      	adds	r1, #96	; 0x60
 8002a2c:	428b      	cmp	r3, r1
 8002a2e:	bf0c      	ite	eq
 8002a30:	2200      	moveq	r2, #0
 8002a32:	f002 0201 	andne.w	r2, r2, #1
 8002a36:	b112      	cbz	r2, 8002a3e <HAL_DMAEx_MultiBufferStart_IT+0x732>
 8002a38:	4a53      	ldr	r2, [pc, #332]	; (8002b88 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d102      	bne.n	8002a44 <HAL_DMAEx_MultiBufferStart_IT+0x738>
 8002a3e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a42:	e7e7      	b.n	8002a14 <HAL_DMAEx_MultiBufferStart_IT+0x708>
 8002a44:	3a48      	subs	r2, #72	; 0x48
 8002a46:	3948      	subs	r1, #72	; 0x48
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	bf18      	it	ne
 8002a4c:	428b      	cmpne	r3, r1
 8002a4e:	bf14      	ite	ne
 8002a50:	2201      	movne	r2, #1
 8002a52:	2200      	moveq	r2, #0
 8002a54:	3160      	adds	r1, #96	; 0x60
 8002a56:	428b      	cmp	r3, r1
 8002a58:	bf0c      	ite	eq
 8002a5a:	2200      	moveq	r2, #0
 8002a5c:	f002 0201 	andne.w	r2, r2, #1
 8002a60:	b112      	cbz	r2, 8002a68 <HAL_DMAEx_MultiBufferStart_IT+0x75c>
 8002a62:	4a4a      	ldr	r2, [pc, #296]	; (8002b8c <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d102      	bne.n	8002a6e <HAL_DMAEx_MultiBufferStart_IT+0x762>
 8002a68:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002a6c:	e7d2      	b.n	8002a14 <HAL_DMAEx_MultiBufferStart_IT+0x708>
 8002a6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a72:	e7cf      	b.n	8002a14 <HAL_DMAEx_MultiBufferStart_IT+0x708>
 8002a74:	4a4c      	ldr	r2, [pc, #304]	; (8002ba8 <HAL_DMAEx_MultiBufferStart_IT+0x89c>)
 8002a76:	4947      	ldr	r1, [pc, #284]	; (8002b94 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	bf18      	it	ne
 8002a7c:	428b      	cmpne	r3, r1
 8002a7e:	bf14      	ite	ne
 8002a80:	2201      	movne	r2, #1
 8002a82:	2200      	moveq	r2, #0
 8002a84:	3160      	adds	r1, #96	; 0x60
 8002a86:	428b      	cmp	r3, r1
 8002a88:	bf0c      	ite	eq
 8002a8a:	2200      	moveq	r2, #0
 8002a8c:	f002 0201 	andne.w	r2, r2, #1
 8002a90:	b112      	cbz	r2, 8002a98 <HAL_DMAEx_MultiBufferStart_IT+0x78c>
 8002a92:	4a41      	ldr	r2, [pc, #260]	; (8002b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d103      	bne.n	8002aa0 <HAL_DMAEx_MultiBufferStart_IT+0x794>
 8002a98:	2308      	movs	r3, #8
 8002a9a:	4a42      	ldr	r2, [pc, #264]	; (8002ba4 <HAL_DMAEx_MultiBufferStart_IT+0x898>)
 8002a9c:	6093      	str	r3, [r2, #8]
 8002a9e:	e4b9      	b.n	8002414 <HAL_DMAEx_MultiBufferStart_IT+0x108>
 8002aa0:	3a48      	subs	r2, #72	; 0x48
 8002aa2:	3948      	subs	r1, #72	; 0x48
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	bf18      	it	ne
 8002aa8:	428b      	cmpne	r3, r1
 8002aaa:	bf14      	ite	ne
 8002aac:	2201      	movne	r2, #1
 8002aae:	2200      	moveq	r2, #0
 8002ab0:	3160      	adds	r1, #96	; 0x60
 8002ab2:	428b      	cmp	r3, r1
 8002ab4:	bf0c      	ite	eq
 8002ab6:	2200      	moveq	r2, #0
 8002ab8:	f002 0201 	andne.w	r2, r2, #1
 8002abc:	b112      	cbz	r2, 8002ac4 <HAL_DMAEx_MultiBufferStart_IT+0x7b8>
 8002abe:	4a32      	ldr	r2, [pc, #200]	; (8002b88 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d102      	bne.n	8002aca <HAL_DMAEx_MultiBufferStart_IT+0x7be>
 8002ac4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ac8:	e7e7      	b.n	8002a9a <HAL_DMAEx_MultiBufferStart_IT+0x78e>
 8002aca:	3a48      	subs	r2, #72	; 0x48
 8002acc:	3948      	subs	r1, #72	; 0x48
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	bf18      	it	ne
 8002ad2:	428b      	cmpne	r3, r1
 8002ad4:	bf14      	ite	ne
 8002ad6:	2201      	movne	r2, #1
 8002ad8:	2200      	moveq	r2, #0
 8002ada:	3160      	adds	r1, #96	; 0x60
 8002adc:	428b      	cmp	r3, r1
 8002ade:	bf0c      	ite	eq
 8002ae0:	2200      	moveq	r2, #0
 8002ae2:	f002 0201 	andne.w	r2, r2, #1
 8002ae6:	b112      	cbz	r2, 8002aee <HAL_DMAEx_MultiBufferStart_IT+0x7e2>
 8002ae8:	4a28      	ldr	r2, [pc, #160]	; (8002b8c <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d102      	bne.n	8002af4 <HAL_DMAEx_MultiBufferStart_IT+0x7e8>
 8002aee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002af2:	e7d2      	b.n	8002a9a <HAL_DMAEx_MultiBufferStart_IT+0x78e>
 8002af4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002af8:	e7cf      	b.n	8002a9a <HAL_DMAEx_MultiBufferStart_IT+0x78e>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8002afa:	3a48      	subs	r2, #72	; 0x48
 8002afc:	3948      	subs	r1, #72	; 0x48
 8002afe:	4293      	cmp	r3, r2
 8002b00:	bf18      	it	ne
 8002b02:	428b      	cmpne	r3, r1
 8002b04:	bf14      	ite	ne
 8002b06:	2201      	movne	r2, #1
 8002b08:	2200      	moveq	r2, #0
 8002b0a:	3160      	adds	r1, #96	; 0x60
 8002b0c:	428b      	cmp	r3, r1
 8002b0e:	bf0c      	ite	eq
 8002b10:	2200      	moveq	r2, #0
 8002b12:	f002 0201 	andne.w	r2, r2, #1
 8002b16:	b112      	cbz	r2, 8002b1e <HAL_DMAEx_MultiBufferStart_IT+0x812>
 8002b18:	4a1b      	ldr	r2, [pc, #108]	; (8002b88 <HAL_DMAEx_MultiBufferStart_IT+0x87c>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d102      	bne.n	8002b24 <HAL_DMAEx_MultiBufferStart_IT+0x818>
 8002b1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b22:	e490      	b.n	8002446 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8002b24:	3a48      	subs	r2, #72	; 0x48
 8002b26:	3948      	subs	r1, #72	; 0x48
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	bf18      	it	ne
 8002b2c:	428b      	cmpne	r3, r1
 8002b2e:	bf14      	ite	ne
 8002b30:	2201      	movne	r2, #1
 8002b32:	2200      	moveq	r2, #0
 8002b34:	3160      	adds	r1, #96	; 0x60
 8002b36:	428b      	cmp	r3, r1
 8002b38:	bf0c      	ite	eq
 8002b3a:	2200      	moveq	r2, #0
 8002b3c:	f002 0201 	andne.w	r2, r2, #1
 8002b40:	b112      	cbz	r2, 8002b48 <HAL_DMAEx_MultiBufferStart_IT+0x83c>
 8002b42:	4a12      	ldr	r2, [pc, #72]	; (8002b8c <HAL_DMAEx_MultiBufferStart_IT+0x880>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d102      	bne.n	8002b4e <HAL_DMAEx_MultiBufferStart_IT+0x842>
 8002b48:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002b4c:	e47b      	b.n	8002446 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8002b4e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002b52:	e478      	b.n	8002446 <HAL_DMAEx_MultiBufferStart_IT+0x13a>
 8002b54:	4a0e      	ldr	r2, [pc, #56]	; (8002b90 <HAL_DMAEx_MultiBufferStart_IT+0x884>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d955      	bls.n	8002c06 <HAL_DMAEx_MultiBufferStart_IT+0x8fa>
 8002b5a:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002b5e:	490d      	ldr	r1, [pc, #52]	; (8002b94 <HAL_DMAEx_MultiBufferStart_IT+0x888>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	bf18      	it	ne
 8002b64:	428b      	cmpne	r3, r1
 8002b66:	bf14      	ite	ne
 8002b68:	2201      	movne	r2, #1
 8002b6a:	2200      	moveq	r2, #0
 8002b6c:	3160      	adds	r1, #96	; 0x60
 8002b6e:	428b      	cmp	r3, r1
 8002b70:	bf0c      	ite	eq
 8002b72:	2200      	moveq	r2, #0
 8002b74:	f002 0201 	andne.w	r2, r2, #1
 8002b78:	b112      	cbz	r2, 8002b80 <HAL_DMAEx_MultiBufferStart_IT+0x874>
 8002b7a:	4a07      	ldr	r2, [pc, #28]	; (8002b98 <HAL_DMAEx_MultiBufferStart_IT+0x88c>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d115      	bne.n	8002bac <HAL_DMAEx_MultiBufferStart_IT+0x8a0>
 8002b80:	2204      	movs	r2, #4
 8002b82:	4b06      	ldr	r3, [pc, #24]	; (8002b9c <HAL_DMAEx_MultiBufferStart_IT+0x890>)
 8002b84:	609a      	str	r2, [r3, #8]
 8002b86:	e460      	b.n	800244a <HAL_DMAEx_MultiBufferStart_IT+0x13e>
 8002b88:	40026488 	.word	0x40026488
 8002b8c:	400264a0 	.word	0x400264a0
 8002b90:	400260b8 	.word	0x400260b8
 8002b94:	40026010 	.word	0x40026010
 8002b98:	40026470 	.word	0x40026470
 8002b9c:	40026400 	.word	0x40026400
 8002ba0:	40026058 	.word	0x40026058
 8002ba4:	40026000 	.word	0x40026000
 8002ba8:	40026410 	.word	0x40026410
 8002bac:	3a48      	subs	r2, #72	; 0x48
 8002bae:	3948      	subs	r1, #72	; 0x48
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	bf18      	it	ne
 8002bb4:	428b      	cmpne	r3, r1
 8002bb6:	bf14      	ite	ne
 8002bb8:	2201      	movne	r2, #1
 8002bba:	2200      	moveq	r2, #0
 8002bbc:	3160      	adds	r1, #96	; 0x60
 8002bbe:	428b      	cmp	r3, r1
 8002bc0:	bf0c      	ite	eq
 8002bc2:	2200      	moveq	r2, #0
 8002bc4:	f002 0201 	andne.w	r2, r2, #1
 8002bc8:	b112      	cbz	r2, 8002bd0 <HAL_DMAEx_MultiBufferStart_IT+0x8c4>
 8002bca:	4a9d      	ldr	r2, [pc, #628]	; (8002e40 <HAL_DMAEx_MultiBufferStart_IT+0xb34>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d102      	bne.n	8002bd6 <HAL_DMAEx_MultiBufferStart_IT+0x8ca>
 8002bd0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bd4:	e7d5      	b.n	8002b82 <HAL_DMAEx_MultiBufferStart_IT+0x876>
 8002bd6:	3a48      	subs	r2, #72	; 0x48
 8002bd8:	3948      	subs	r1, #72	; 0x48
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	bf18      	it	ne
 8002bde:	428b      	cmpne	r3, r1
 8002be0:	bf14      	ite	ne
 8002be2:	2201      	movne	r2, #1
 8002be4:	2200      	moveq	r2, #0
 8002be6:	3160      	adds	r1, #96	; 0x60
 8002be8:	428b      	cmp	r3, r1
 8002bea:	bf0c      	ite	eq
 8002bec:	2200      	moveq	r2, #0
 8002bee:	f002 0201 	andne.w	r2, r2, #1
 8002bf2:	b112      	cbz	r2, 8002bfa <HAL_DMAEx_MultiBufferStart_IT+0x8ee>
 8002bf4:	4a93      	ldr	r2, [pc, #588]	; (8002e44 <HAL_DMAEx_MultiBufferStart_IT+0xb38>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d102      	bne.n	8002c00 <HAL_DMAEx_MultiBufferStart_IT+0x8f4>
 8002bfa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002bfe:	e7c0      	b.n	8002b82 <HAL_DMAEx_MultiBufferStart_IT+0x876>
 8002c00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002c04:	e7bd      	b.n	8002b82 <HAL_DMAEx_MultiBufferStart_IT+0x876>
 8002c06:	4a90      	ldr	r2, [pc, #576]	; (8002e48 <HAL_DMAEx_MultiBufferStart_IT+0xb3c>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d943      	bls.n	8002c94 <HAL_DMAEx_MultiBufferStart_IT+0x988>
 8002c0c:	f502 726e 	add.w	r2, r2, #952	; 0x3b8
 8002c10:	498e      	ldr	r1, [pc, #568]	; (8002e4c <HAL_DMAEx_MultiBufferStart_IT+0xb40>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	bf18      	it	ne
 8002c16:	428b      	cmpne	r3, r1
 8002c18:	bf14      	ite	ne
 8002c1a:	2201      	movne	r2, #1
 8002c1c:	2200      	moveq	r2, #0
 8002c1e:	3160      	adds	r1, #96	; 0x60
 8002c20:	428b      	cmp	r3, r1
 8002c22:	bf0c      	ite	eq
 8002c24:	2200      	moveq	r2, #0
 8002c26:	f002 0201 	andne.w	r2, r2, #1
 8002c2a:	b112      	cbz	r2, 8002c32 <HAL_DMAEx_MultiBufferStart_IT+0x926>
 8002c2c:	4a88      	ldr	r2, [pc, #544]	; (8002e50 <HAL_DMAEx_MultiBufferStart_IT+0xb44>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d103      	bne.n	8002c3a <HAL_DMAEx_MultiBufferStart_IT+0x92e>
 8002c32:	2304      	movs	r3, #4
 8002c34:	4a87      	ldr	r2, [pc, #540]	; (8002e54 <HAL_DMAEx_MultiBufferStart_IT+0xb48>)
 8002c36:	60d3      	str	r3, [r2, #12]
 8002c38:	e407      	b.n	800244a <HAL_DMAEx_MultiBufferStart_IT+0x13e>
 8002c3a:	3a48      	subs	r2, #72	; 0x48
 8002c3c:	3948      	subs	r1, #72	; 0x48
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	bf18      	it	ne
 8002c42:	428b      	cmpne	r3, r1
 8002c44:	bf14      	ite	ne
 8002c46:	2201      	movne	r2, #1
 8002c48:	2200      	moveq	r2, #0
 8002c4a:	3160      	adds	r1, #96	; 0x60
 8002c4c:	428b      	cmp	r3, r1
 8002c4e:	bf0c      	ite	eq
 8002c50:	2200      	moveq	r2, #0
 8002c52:	f002 0201 	andne.w	r2, r2, #1
 8002c56:	b112      	cbz	r2, 8002c5e <HAL_DMAEx_MultiBufferStart_IT+0x952>
 8002c58:	4a79      	ldr	r2, [pc, #484]	; (8002e40 <HAL_DMAEx_MultiBufferStart_IT+0xb34>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d102      	bne.n	8002c64 <HAL_DMAEx_MultiBufferStart_IT+0x958>
 8002c5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c62:	e7e7      	b.n	8002c34 <HAL_DMAEx_MultiBufferStart_IT+0x928>
 8002c64:	3a48      	subs	r2, #72	; 0x48
 8002c66:	3948      	subs	r1, #72	; 0x48
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	bf18      	it	ne
 8002c6c:	428b      	cmpne	r3, r1
 8002c6e:	bf14      	ite	ne
 8002c70:	2201      	movne	r2, #1
 8002c72:	2200      	moveq	r2, #0
 8002c74:	3160      	adds	r1, #96	; 0x60
 8002c76:	428b      	cmp	r3, r1
 8002c78:	bf0c      	ite	eq
 8002c7a:	2200      	moveq	r2, #0
 8002c7c:	f002 0201 	andne.w	r2, r2, #1
 8002c80:	b112      	cbz	r2, 8002c88 <HAL_DMAEx_MultiBufferStart_IT+0x97c>
 8002c82:	4a70      	ldr	r2, [pc, #448]	; (8002e44 <HAL_DMAEx_MultiBufferStart_IT+0xb38>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d102      	bne.n	8002c8e <HAL_DMAEx_MultiBufferStart_IT+0x982>
 8002c88:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002c8c:	e7d2      	b.n	8002c34 <HAL_DMAEx_MultiBufferStart_IT+0x928>
 8002c8e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c92:	e7cf      	b.n	8002c34 <HAL_DMAEx_MultiBufferStart_IT+0x928>
 8002c94:	4a70      	ldr	r2, [pc, #448]	; (8002e58 <HAL_DMAEx_MultiBufferStart_IT+0xb4c>)
 8002c96:	496d      	ldr	r1, [pc, #436]	; (8002e4c <HAL_DMAEx_MultiBufferStart_IT+0xb40>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	bf18      	it	ne
 8002c9c:	428b      	cmpne	r3, r1
 8002c9e:	bf14      	ite	ne
 8002ca0:	2201      	movne	r2, #1
 8002ca2:	2200      	moveq	r2, #0
 8002ca4:	3160      	adds	r1, #96	; 0x60
 8002ca6:	428b      	cmp	r3, r1
 8002ca8:	bf0c      	ite	eq
 8002caa:	2200      	moveq	r2, #0
 8002cac:	f002 0201 	andne.w	r2, r2, #1
 8002cb0:	b112      	cbz	r2, 8002cb8 <HAL_DMAEx_MultiBufferStart_IT+0x9ac>
 8002cb2:	4a67      	ldr	r2, [pc, #412]	; (8002e50 <HAL_DMAEx_MultiBufferStart_IT+0xb44>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d104      	bne.n	8002cc2 <HAL_DMAEx_MultiBufferStart_IT+0x9b6>
 8002cb8:	2304      	movs	r3, #4
 8002cba:	4a66      	ldr	r2, [pc, #408]	; (8002e54 <HAL_DMAEx_MultiBufferStart_IT+0xb48>)
 8002cbc:	6093      	str	r3, [r2, #8]
 8002cbe:	f7ff bbc4 	b.w	800244a <HAL_DMAEx_MultiBufferStart_IT+0x13e>
 8002cc2:	3a48      	subs	r2, #72	; 0x48
 8002cc4:	3948      	subs	r1, #72	; 0x48
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	bf18      	it	ne
 8002cca:	428b      	cmpne	r3, r1
 8002ccc:	bf14      	ite	ne
 8002cce:	2201      	movne	r2, #1
 8002cd0:	2200      	moveq	r2, #0
 8002cd2:	3160      	adds	r1, #96	; 0x60
 8002cd4:	428b      	cmp	r3, r1
 8002cd6:	bf0c      	ite	eq
 8002cd8:	2200      	moveq	r2, #0
 8002cda:	f002 0201 	andne.w	r2, r2, #1
 8002cde:	b112      	cbz	r2, 8002ce6 <HAL_DMAEx_MultiBufferStart_IT+0x9da>
 8002ce0:	4a57      	ldr	r2, [pc, #348]	; (8002e40 <HAL_DMAEx_MultiBufferStart_IT+0xb34>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d102      	bne.n	8002cec <HAL_DMAEx_MultiBufferStart_IT+0x9e0>
 8002ce6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002cea:	e7e6      	b.n	8002cba <HAL_DMAEx_MultiBufferStart_IT+0x9ae>
 8002cec:	3a48      	subs	r2, #72	; 0x48
 8002cee:	3948      	subs	r1, #72	; 0x48
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	bf18      	it	ne
 8002cf4:	428b      	cmpne	r3, r1
 8002cf6:	bf14      	ite	ne
 8002cf8:	2201      	movne	r2, #1
 8002cfa:	2200      	moveq	r2, #0
 8002cfc:	3160      	adds	r1, #96	; 0x60
 8002cfe:	428b      	cmp	r3, r1
 8002d00:	bf0c      	ite	eq
 8002d02:	2200      	moveq	r2, #0
 8002d04:	f002 0201 	andne.w	r2, r2, #1
 8002d08:	b112      	cbz	r2, 8002d10 <HAL_DMAEx_MultiBufferStart_IT+0xa04>
 8002d0a:	4a4e      	ldr	r2, [pc, #312]	; (8002e44 <HAL_DMAEx_MultiBufferStart_IT+0xb38>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d102      	bne.n	8002d16 <HAL_DMAEx_MultiBufferStart_IT+0xa0a>
 8002d10:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d14:	e7d1      	b.n	8002cba <HAL_DMAEx_MultiBufferStart_IT+0x9ae>
 8002d16:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002d1a:	e7ce      	b.n	8002cba <HAL_DMAEx_MultiBufferStart_IT+0x9ae>
    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8002d1c:	3a48      	subs	r2, #72	; 0x48
 8002d1e:	3948      	subs	r1, #72	; 0x48
 8002d20:	4293      	cmp	r3, r2
 8002d22:	bf18      	it	ne
 8002d24:	428b      	cmpne	r3, r1
 8002d26:	bf14      	ite	ne
 8002d28:	2201      	movne	r2, #1
 8002d2a:	2200      	moveq	r2, #0
 8002d2c:	3160      	adds	r1, #96	; 0x60
 8002d2e:	428b      	cmp	r3, r1
 8002d30:	bf0c      	ite	eq
 8002d32:	2200      	moveq	r2, #0
 8002d34:	f002 0201 	andne.w	r2, r2, #1
 8002d38:	b112      	cbz	r2, 8002d40 <HAL_DMAEx_MultiBufferStart_IT+0xa34>
 8002d3a:	4a41      	ldr	r2, [pc, #260]	; (8002e40 <HAL_DMAEx_MultiBufferStart_IT+0xb34>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d102      	bne.n	8002d46 <HAL_DMAEx_MultiBufferStart_IT+0xa3a>
 8002d40:	2240      	movs	r2, #64	; 0x40
 8002d42:	f7ff bb9b 	b.w	800247c <HAL_DMAEx_MultiBufferStart_IT+0x170>
 8002d46:	3a48      	subs	r2, #72	; 0x48
 8002d48:	3948      	subs	r1, #72	; 0x48
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	bf18      	it	ne
 8002d4e:	428b      	cmpne	r3, r1
 8002d50:	bf14      	ite	ne
 8002d52:	2201      	movne	r2, #1
 8002d54:	2200      	moveq	r2, #0
 8002d56:	3160      	adds	r1, #96	; 0x60
 8002d58:	428b      	cmp	r3, r1
 8002d5a:	bf0c      	ite	eq
 8002d5c:	2200      	moveq	r2, #0
 8002d5e:	f002 0201 	andne.w	r2, r2, #1
 8002d62:	b112      	cbz	r2, 8002d6a <HAL_DMAEx_MultiBufferStart_IT+0xa5e>
 8002d64:	4a37      	ldr	r2, [pc, #220]	; (8002e44 <HAL_DMAEx_MultiBufferStart_IT+0xb38>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d103      	bne.n	8002d72 <HAL_DMAEx_MultiBufferStart_IT+0xa66>
 8002d6a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002d6e:	f7ff bb85 	b.w	800247c <HAL_DMAEx_MultiBufferStart_IT+0x170>
 8002d72:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002d76:	f7ff bb81 	b.w	800247c <HAL_DMAEx_MultiBufferStart_IT+0x170>
 8002d7a:	4a38      	ldr	r2, [pc, #224]	; (8002e5c <HAL_DMAEx_MultiBufferStart_IT+0xb50>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d943      	bls.n	8002e08 <HAL_DMAEx_MultiBufferStart_IT+0xafc>
 8002d80:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8002d84:	4931      	ldr	r1, [pc, #196]	; (8002e4c <HAL_DMAEx_MultiBufferStart_IT+0xb40>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	bf18      	it	ne
 8002d8a:	428b      	cmpne	r3, r1
 8002d8c:	bf14      	ite	ne
 8002d8e:	2201      	movne	r2, #1
 8002d90:	2200      	moveq	r2, #0
 8002d92:	3160      	adds	r1, #96	; 0x60
 8002d94:	428b      	cmp	r3, r1
 8002d96:	bf0c      	ite	eq
 8002d98:	2200      	moveq	r2, #0
 8002d9a:	f002 0201 	andne.w	r2, r2, #1
 8002d9e:	b112      	cbz	r2, 8002da6 <HAL_DMAEx_MultiBufferStart_IT+0xa9a>
 8002da0:	4a2b      	ldr	r2, [pc, #172]	; (8002e50 <HAL_DMAEx_MultiBufferStart_IT+0xb44>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d104      	bne.n	8002db0 <HAL_DMAEx_MultiBufferStart_IT+0xaa4>
 8002da6:	2201      	movs	r2, #1
 8002da8:	4b2d      	ldr	r3, [pc, #180]	; (8002e60 <HAL_DMAEx_MultiBufferStart_IT+0xb54>)
 8002daa:	609a      	str	r2, [r3, #8]
 8002dac:	f7ff bb68 	b.w	8002480 <HAL_DMAEx_MultiBufferStart_IT+0x174>
 8002db0:	3a48      	subs	r2, #72	; 0x48
 8002db2:	3948      	subs	r1, #72	; 0x48
 8002db4:	4293      	cmp	r3, r2
 8002db6:	bf18      	it	ne
 8002db8:	428b      	cmpne	r3, r1
 8002dba:	bf14      	ite	ne
 8002dbc:	2201      	movne	r2, #1
 8002dbe:	2200      	moveq	r2, #0
 8002dc0:	3160      	adds	r1, #96	; 0x60
 8002dc2:	428b      	cmp	r3, r1
 8002dc4:	bf0c      	ite	eq
 8002dc6:	2200      	moveq	r2, #0
 8002dc8:	f002 0201 	andne.w	r2, r2, #1
 8002dcc:	b112      	cbz	r2, 8002dd4 <HAL_DMAEx_MultiBufferStart_IT+0xac8>
 8002dce:	4a1c      	ldr	r2, [pc, #112]	; (8002e40 <HAL_DMAEx_MultiBufferStart_IT+0xb34>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d101      	bne.n	8002dd8 <HAL_DMAEx_MultiBufferStart_IT+0xacc>
 8002dd4:	2240      	movs	r2, #64	; 0x40
 8002dd6:	e7e7      	b.n	8002da8 <HAL_DMAEx_MultiBufferStart_IT+0xa9c>
 8002dd8:	3a48      	subs	r2, #72	; 0x48
 8002dda:	3948      	subs	r1, #72	; 0x48
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	bf18      	it	ne
 8002de0:	428b      	cmpne	r3, r1
 8002de2:	bf14      	ite	ne
 8002de4:	2201      	movne	r2, #1
 8002de6:	2200      	moveq	r2, #0
 8002de8:	3160      	adds	r1, #96	; 0x60
 8002dea:	428b      	cmp	r3, r1
 8002dec:	bf0c      	ite	eq
 8002dee:	2200      	moveq	r2, #0
 8002df0:	f002 0201 	andne.w	r2, r2, #1
 8002df4:	b112      	cbz	r2, 8002dfc <HAL_DMAEx_MultiBufferStart_IT+0xaf0>
 8002df6:	4a13      	ldr	r2, [pc, #76]	; (8002e44 <HAL_DMAEx_MultiBufferStart_IT+0xb38>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d102      	bne.n	8002e02 <HAL_DMAEx_MultiBufferStart_IT+0xaf6>
 8002dfc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e00:	e7d2      	b.n	8002da8 <HAL_DMAEx_MultiBufferStart_IT+0xa9c>
 8002e02:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002e06:	e7cf      	b.n	8002da8 <HAL_DMAEx_MultiBufferStart_IT+0xa9c>
 8002e08:	4a0f      	ldr	r2, [pc, #60]	; (8002e48 <HAL_DMAEx_MultiBufferStart_IT+0xb3c>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d956      	bls.n	8002ebc <HAL_DMAEx_MultiBufferStart_IT+0xbb0>
 8002e0e:	f502 726e 	add.w	r2, r2, #952	; 0x3b8
 8002e12:	490e      	ldr	r1, [pc, #56]	; (8002e4c <HAL_DMAEx_MultiBufferStart_IT+0xb40>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	bf18      	it	ne
 8002e18:	428b      	cmpne	r3, r1
 8002e1a:	bf14      	ite	ne
 8002e1c:	2201      	movne	r2, #1
 8002e1e:	2200      	moveq	r2, #0
 8002e20:	3160      	adds	r1, #96	; 0x60
 8002e22:	428b      	cmp	r3, r1
 8002e24:	bf0c      	ite	eq
 8002e26:	2200      	moveq	r2, #0
 8002e28:	f002 0201 	andne.w	r2, r2, #1
 8002e2c:	b112      	cbz	r2, 8002e34 <HAL_DMAEx_MultiBufferStart_IT+0xb28>
 8002e2e:	4a08      	ldr	r2, [pc, #32]	; (8002e50 <HAL_DMAEx_MultiBufferStart_IT+0xb44>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d117      	bne.n	8002e64 <HAL_DMAEx_MultiBufferStart_IT+0xb58>
 8002e34:	2301      	movs	r3, #1
 8002e36:	4a07      	ldr	r2, [pc, #28]	; (8002e54 <HAL_DMAEx_MultiBufferStart_IT+0xb48>)
 8002e38:	60d3      	str	r3, [r2, #12]
 8002e3a:	f7ff bb21 	b.w	8002480 <HAL_DMAEx_MultiBufferStart_IT+0x174>
 8002e3e:	bf00      	nop
 8002e40:	40026488 	.word	0x40026488
 8002e44:	400264a0 	.word	0x400264a0
 8002e48:	40026058 	.word	0x40026058
 8002e4c:	40026010 	.word	0x40026010
 8002e50:	40026470 	.word	0x40026470
 8002e54:	40026000 	.word	0x40026000
 8002e58:	40026410 	.word	0x40026410
 8002e5c:	400260b8 	.word	0x400260b8
 8002e60:	40026400 	.word	0x40026400
 8002e64:	3a48      	subs	r2, #72	; 0x48
 8002e66:	3948      	subs	r1, #72	; 0x48
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	bf18      	it	ne
 8002e6c:	428b      	cmpne	r3, r1
 8002e6e:	bf14      	ite	ne
 8002e70:	2201      	movne	r2, #1
 8002e72:	2200      	moveq	r2, #0
 8002e74:	3160      	adds	r1, #96	; 0x60
 8002e76:	428b      	cmp	r3, r1
 8002e78:	bf0c      	ite	eq
 8002e7a:	2200      	moveq	r2, #0
 8002e7c:	f002 0201 	andne.w	r2, r2, #1
 8002e80:	b112      	cbz	r2, 8002e88 <HAL_DMAEx_MultiBufferStart_IT+0xb7c>
 8002e82:	4a34      	ldr	r2, [pc, #208]	; (8002f54 <HAL_DMAEx_MultiBufferStart_IT+0xc48>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d101      	bne.n	8002e8c <HAL_DMAEx_MultiBufferStart_IT+0xb80>
 8002e88:	2340      	movs	r3, #64	; 0x40
 8002e8a:	e7d4      	b.n	8002e36 <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 8002e8c:	3a48      	subs	r2, #72	; 0x48
 8002e8e:	3948      	subs	r1, #72	; 0x48
 8002e90:	4293      	cmp	r3, r2
 8002e92:	bf18      	it	ne
 8002e94:	428b      	cmpne	r3, r1
 8002e96:	bf14      	ite	ne
 8002e98:	2201      	movne	r2, #1
 8002e9a:	2200      	moveq	r2, #0
 8002e9c:	3160      	adds	r1, #96	; 0x60
 8002e9e:	428b      	cmp	r3, r1
 8002ea0:	bf0c      	ite	eq
 8002ea2:	2200      	moveq	r2, #0
 8002ea4:	f002 0201 	andne.w	r2, r2, #1
 8002ea8:	b112      	cbz	r2, 8002eb0 <HAL_DMAEx_MultiBufferStart_IT+0xba4>
 8002eaa:	4a2b      	ldr	r2, [pc, #172]	; (8002f58 <HAL_DMAEx_MultiBufferStart_IT+0xc4c>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d102      	bne.n	8002eb6 <HAL_DMAEx_MultiBufferStart_IT+0xbaa>
 8002eb0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002eb4:	e7bf      	b.n	8002e36 <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 8002eb6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002eba:	e7bc      	b.n	8002e36 <HAL_DMAEx_MultiBufferStart_IT+0xb2a>
 8002ebc:	4a27      	ldr	r2, [pc, #156]	; (8002f5c <HAL_DMAEx_MultiBufferStart_IT+0xc50>)
 8002ebe:	4928      	ldr	r1, [pc, #160]	; (8002f60 <HAL_DMAEx_MultiBufferStart_IT+0xc54>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	bf18      	it	ne
 8002ec4:	428b      	cmpne	r3, r1
 8002ec6:	bf14      	ite	ne
 8002ec8:	2201      	movne	r2, #1
 8002eca:	2200      	moveq	r2, #0
 8002ecc:	3160      	adds	r1, #96	; 0x60
 8002ece:	428b      	cmp	r3, r1
 8002ed0:	bf0c      	ite	eq
 8002ed2:	2200      	moveq	r2, #0
 8002ed4:	f002 0201 	andne.w	r2, r2, #1
 8002ed8:	b112      	cbz	r2, 8002ee0 <HAL_DMAEx_MultiBufferStart_IT+0xbd4>
 8002eda:	4a22      	ldr	r2, [pc, #136]	; (8002f64 <HAL_DMAEx_MultiBufferStart_IT+0xc58>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d104      	bne.n	8002eea <HAL_DMAEx_MultiBufferStart_IT+0xbde>
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	4a21      	ldr	r2, [pc, #132]	; (8002f68 <HAL_DMAEx_MultiBufferStart_IT+0xc5c>)
 8002ee4:	6093      	str	r3, [r2, #8]
 8002ee6:	f7ff bacb 	b.w	8002480 <HAL_DMAEx_MultiBufferStart_IT+0x174>
 8002eea:	3a48      	subs	r2, #72	; 0x48
 8002eec:	3948      	subs	r1, #72	; 0x48
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	bf18      	it	ne
 8002ef2:	428b      	cmpne	r3, r1
 8002ef4:	bf14      	ite	ne
 8002ef6:	2201      	movne	r2, #1
 8002ef8:	2200      	moveq	r2, #0
 8002efa:	3160      	adds	r1, #96	; 0x60
 8002efc:	428b      	cmp	r3, r1
 8002efe:	bf0c      	ite	eq
 8002f00:	2200      	moveq	r2, #0
 8002f02:	f002 0201 	andne.w	r2, r2, #1
 8002f06:	b112      	cbz	r2, 8002f0e <HAL_DMAEx_MultiBufferStart_IT+0xc02>
 8002f08:	4a12      	ldr	r2, [pc, #72]	; (8002f54 <HAL_DMAEx_MultiBufferStart_IT+0xc48>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d101      	bne.n	8002f12 <HAL_DMAEx_MultiBufferStart_IT+0xc06>
 8002f0e:	2340      	movs	r3, #64	; 0x40
 8002f10:	e7e7      	b.n	8002ee2 <HAL_DMAEx_MultiBufferStart_IT+0xbd6>
 8002f12:	3a48      	subs	r2, #72	; 0x48
 8002f14:	3948      	subs	r1, #72	; 0x48
 8002f16:	4293      	cmp	r3, r2
 8002f18:	bf18      	it	ne
 8002f1a:	428b      	cmpne	r3, r1
 8002f1c:	bf14      	ite	ne
 8002f1e:	2201      	movne	r2, #1
 8002f20:	2200      	moveq	r2, #0
 8002f22:	3160      	adds	r1, #96	; 0x60
 8002f24:	428b      	cmp	r3, r1
 8002f26:	bf0c      	ite	eq
 8002f28:	2200      	moveq	r2, #0
 8002f2a:	f002 0201 	andne.w	r2, r2, #1
 8002f2e:	b112      	cbz	r2, 8002f36 <HAL_DMAEx_MultiBufferStart_IT+0xc2a>
 8002f30:	4a09      	ldr	r2, [pc, #36]	; (8002f58 <HAL_DMAEx_MultiBufferStart_IT+0xc4c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d102      	bne.n	8002f3c <HAL_DMAEx_MultiBufferStart_IT+0xc30>
 8002f36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f3a:	e7d2      	b.n	8002ee2 <HAL_DMAEx_MultiBufferStart_IT+0xbd6>
 8002f3c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002f40:	e7cf      	b.n	8002ee2 <HAL_DMAEx_MultiBufferStart_IT+0xbd6>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f42:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f47f aaa9 	bne.w	800249c <HAL_DMAEx_MultiBufferStart_IT+0x190>
 8002f4a:	f7ff baac 	b.w	80024a6 <HAL_DMAEx_MultiBufferStart_IT+0x19a>
  __HAL_LOCK(hdma);
 8002f4e:	2002      	movs	r0, #2
 8002f50:	f7ff b9f1 	b.w	8002336 <HAL_DMAEx_MultiBufferStart_IT+0x2a>
 8002f54:	40026488 	.word	0x40026488
 8002f58:	400264a0 	.word	0x400264a0
 8002f5c:	40026410 	.word	0x40026410
 8002f60:	40026010 	.word	0x40026010
 8002f64:	40026470 	.word	0x40026470
 8002f68:	40026000 	.word	0x40026000

08002f6c <HAL_DMAEx_ChangeMemory>:
  if(memory == MEMORY0)
 8002f6c:	b91a      	cbnz	r2, 8002f76 <HAL_DMAEx_ChangeMemory+0xa>
    hdma->Instance->M0AR = Address;
 8002f6e:	6803      	ldr	r3, [r0, #0]
 8002f70:	60d9      	str	r1, [r3, #12]
}
 8002f72:	2000      	movs	r0, #0
 8002f74:	4770      	bx	lr
    hdma->Instance->M1AR = Address;
 8002f76:	6803      	ldr	r3, [r0, #0]
 8002f78:	6119      	str	r1, [r3, #16]
 8002f7a:	e7fa      	b.n	8002f72 <HAL_DMAEx_ChangeMemory+0x6>

08002f7c <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8002f7c:	b570      	push	{r4, r5, r6, lr}
 8002f7e:	4604      	mov	r4, r0
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8002f80:	b129      	cbz	r1, 8002f8e <ETH_MACDMAConfig+0x12>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8002f82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f86:	60c3      	str	r3, [r0, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 8002f88:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f8c:	6083      	str	r3, [r0, #8]
  macinit.Jabber = ETH_JABBER_ENABLE;
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8002f8e:	69e3      	ldr	r3, [r4, #28]
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	bf0c      	ite	eq
 8002f94:	f44f 6280 	moveq.w	r2, #1024	; 0x400
 8002f98:	2200      	movne	r2, #0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
  macinit.VLANTagIdentifier = 0x0;
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 8002f9a:	6821      	ldr	r1, [r4, #0]
 8002f9c:	6808      	ldr	r0, [r1, #0]
                       macinit.Jabber | 
                       macinit.InterFrameGap |
                       macinit.CarrierSense |
                       (heth->Init).Speed | 
                       macinit.ReceiveOwn |
                       macinit.LoopbackMode |
 8002f9e:	68a3      	ldr	r3, [r4, #8]
 8002fa0:	68e5      	ldr	r5, [r4, #12]
 8002fa2:	432b      	orrs	r3, r5
                       (heth->Init).DuplexMode | 
 8002fa4:	4313      	orrs	r3, r2
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 8002fa6:	4a3a      	ldr	r2, [pc, #232]	; (8003090 <ETH_MACDMAConfig+0x114>)
 8002fa8:	4002      	ands	r2, r0
 8002faa:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 8002fac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
                       macinit.AutomaticPadCRCStrip | 
                       macinit.BackOffLimit | 
                       macinit.DeferralCheck);
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 8002fb0:	600b      	str	r3, [r1, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 8002fb2:	6823      	ldr	r3, [r4, #0]
 8002fb4:	681d      	ldr	r5, [r3, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002fb6:	2001      	movs	r0, #1
 8002fb8:	f7fe fdd8 	bl	8001b6c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 8002fbc:	6823      	ldr	r3, [r4, #0]
 8002fbe:	601d      	str	r5, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8002fc0:	6823      	ldr	r3, [r4, #0]
 8002fc2:	2240      	movs	r2, #64	; 0x40
 8002fc4:	605a      	str	r2, [r3, #4]
                                        macinit.MulticastFramesFilter |
                                        macinit.UnicastFramesFilter);
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 8002fc6:	6823      	ldr	r3, [r4, #0]
 8002fc8:	685d      	ldr	r5, [r3, #4]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8002fca:	2001      	movs	r0, #1
 8002fcc:	f7fe fdce 	bl	8001b6c <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 8002fd0:	6823      	ldr	r3, [r4, #0]
 8002fd2:	605d      	str	r5, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8002fd4:	6823      	ldr	r3, [r4, #0]
 8002fd6:	2500      	movs	r5, #0
 8002fd8:	609d      	str	r5, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8002fda:	6823      	ldr	r3, [r4, #0]
 8002fdc:	60dd      	str	r5, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 8002fde:	6822      	ldr	r2, [r4, #0]
 8002fe0:	6993      	ldr	r3, [r2, #24]
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8002fe2:	f023 03be 	bic.w	r3, r3, #190	; 0xbe
 8002fe6:	041b      	lsls	r3, r3, #16
 8002fe8:	0c1b      	lsrs	r3, r3, #16
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 8002fea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
                        macinit.UnicastPauseFrameDetect | 
                        macinit.ReceiveFlowControl |
                        macinit.TransmitFlowControl); 
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8002fee:	6193      	str	r3, [r2, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 8002ff0:	6823      	ldr	r3, [r4, #0]
 8002ff2:	699e      	ldr	r6, [r3, #24]
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ff4:	2001      	movs	r0, #1
 8002ff6:	f7fe fdb9 	bl	8001b6c <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 8002ffa:	6823      	ldr	r3, [r4, #0]
 8002ffc:	619e      	str	r6, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8002ffe:	6823      	ldr	r3, [r4, #0]
 8003000:	61dd      	str	r5, [r3, #28]
                                            macinit.VLANTagIdentifier);
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 8003002:	6823      	ldr	r3, [r4, #0]
 8003004:	69dd      	ldr	r5, [r3, #28]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003006:	2001      	movs	r0, #1
 8003008:	f7fe fdb0 	bl	8001b6c <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 800300c:	6823      	ldr	r3, [r4, #0]
 800300e:	61dd      	str	r5, [r3, #28]
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
    dmainit.DescriptorSkipLength = 0x0;
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 8003010:	6821      	ldr	r1, [r4, #0]
 8003012:	f241 0518 	movw	r5, #4120	; 0x1018
 8003016:	594b      	ldr	r3, [r1, r5]
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 8003018:	4a1e      	ldr	r2, [pc, #120]	; (8003094 <ETH_MACDMAConfig+0x118>)
 800301a:	401a      	ands	r2, r3
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800301c:	4b1e      	ldr	r3, [pc, #120]	; (8003098 <ETH_MACDMAConfig+0x11c>)
 800301e:	4313      	orrs	r3, r2
                         dmainit.ForwardUndersizedGoodFrames |
                         dmainit.ReceiveThresholdControl |
                         dmainit.SecondFrameOperate);
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 8003020:	514b      	str	r3, [r1, r5]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 8003022:	6823      	ldr	r3, [r4, #0]
 8003024:	595e      	ldr	r6, [r3, r5]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003026:	2001      	movs	r0, #1
 8003028:	f7fe fda0 	bl	8001b6c <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 800302c:	6823      	ldr	r3, [r4, #0]
 800302e:	515e      	str	r6, [r3, r5]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8003030:	6823      	ldr	r3, [r4, #0]
 8003032:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003036:	4a19      	ldr	r2, [pc, #100]	; (800309c <ETH_MACDMAConfig+0x120>)
 8003038:	601a      	str	r2, [r3, #0]
                                          dmainit.DMAArbitration |
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 800303a:	6823      	ldr	r3, [r4, #0]
 800303c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003040:	681d      	ldr	r5, [r3, #0]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8003042:	2001      	movs	r0, #1
 8003044:	f7fe fd92 	bl	8001b6c <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 8003048:	6823      	ldr	r3, [r4, #0]
 800304a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800304e:	601d      	str	r5, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8003050:	69a3      	ldr	r3, [r4, #24]
 8003052:	2b01      	cmp	r3, #1
 8003054:	d013      	beq.n	800307e <ETH_MACDMAConfig+0x102>
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003056:	6962      	ldr	r2, [r4, #20]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 8003058:	7951      	ldrb	r1, [r2, #5]
 800305a:	7913      	ldrb	r3, [r2, #4]
 800305c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 8003060:	490f      	ldr	r1, [pc, #60]	; (80030a0 <ETH_MACDMAConfig+0x124>)
 8003062:	600b      	str	r3, [r1, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 8003064:	78d1      	ldrb	r1, [r2, #3]
 8003066:	7893      	ldrb	r3, [r2, #2]
 8003068:	041b      	lsls	r3, r3, #16
 800306a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800306e:	7811      	ldrb	r1, [r2, #0]
 8003070:	430b      	orrs	r3, r1
 8003072:	7852      	ldrb	r2, [r2, #1]
 8003074:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 8003078:	4a0a      	ldr	r2, [pc, #40]	; (80030a4 <ETH_MACDMAConfig+0x128>)
 800307a:	6013      	str	r3, [r2, #0]
}
 800307c:	bd70      	pop	{r4, r5, r6, pc}
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800307e:	6821      	ldr	r1, [r4, #0]
 8003080:	f241 021c 	movw	r2, #4124	; 0x101c
 8003084:	5888      	ldr	r0, [r1, r2]
 8003086:	4b08      	ldr	r3, [pc, #32]	; (80030a8 <ETH_MACDMAConfig+0x12c>)
 8003088:	4303      	orrs	r3, r0
 800308a:	508b      	str	r3, [r1, r2]
 800308c:	e7e3      	b.n	8003056 <ETH_MACDMAConfig+0xda>
 800308e:	bf00      	nop
 8003090:	ff20810f 	.word	0xff20810f
 8003094:	f8de3f23 	.word	0xf8de3f23
 8003098:	02200004 	.word	0x02200004
 800309c:	02c12080 	.word	0x02c12080
 80030a0:	40028040 	.word	0x40028040
 80030a4:	40028044 	.word	0x40028044
 80030a8:	00010040 	.word	0x00010040

080030ac <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80030ac:	b530      	push	{r4, r5, lr}
 80030ae:	b083      	sub	sp, #12
 80030b0:	4604      	mov	r4, r0
  __IO uint32_t tmpreg = 0;
 80030b2:	2300      	movs	r3, #0
 80030b4:	9301      	str	r3, [sp, #4]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80030b6:	6802      	ldr	r2, [r0, #0]
 80030b8:	f241 0518 	movw	r5, #4120	; 0x1018
 80030bc:	5953      	ldr	r3, [r2, r5]
 80030be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80030c2:	5153      	str	r3, [r2, r5]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80030c4:	6803      	ldr	r3, [r0, #0]
 80030c6:	595b      	ldr	r3, [r3, r5]
 80030c8:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80030ca:	2001      	movs	r0, #1
 80030cc:	f7fe fd4e 	bl	8001b6c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80030d0:	6823      	ldr	r3, [r4, #0]
 80030d2:	9a01      	ldr	r2, [sp, #4]
 80030d4:	515a      	str	r2, [r3, r5]
}
 80030d6:	b003      	add	sp, #12
 80030d8:	bd30      	pop	{r4, r5, pc}

080030da <HAL_ETH_DMATxDescListInit>:
{
 80030da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(heth);
 80030de:	f890 4045 	ldrb.w	r4, [r0, #69]	; 0x45
 80030e2:	2c01      	cmp	r4, #1
 80030e4:	d034      	beq.n	8003150 <HAL_ETH_DMATxDescListInit+0x76>
 80030e6:	2401      	movs	r4, #1
 80030e8:	f880 4045 	strb.w	r4, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 80030ec:	2402      	movs	r4, #2
 80030ee:	f880 4044 	strb.w	r4, [r0, #68]	; 0x44
  heth->TxDesc = DMATxDescTab;
 80030f2:	62c1      	str	r1, [r0, #44]	; 0x2c
  for(i=0; i < TxBuffCount; i++)
 80030f4:	b1fb      	cbz	r3, 8003136 <HAL_ETH_DMATxDescListInit+0x5c>
 80030f6:	460c      	mov	r4, r1
 80030f8:	2500      	movs	r5, #0
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 80030fa:	f44f 1e80 	mov.w	lr, #1048576	; 0x100000
    if(i < (TxBuffCount-1))
 80030fe:	f103 3cff 	add.w	ip, r3, #4294967295
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8003102:	4688      	mov	r8, r1
 8003104:	e00b      	b.n	800311e <HAL_ETH_DMATxDescListInit+0x44>
    if(i < (TxBuffCount-1))
 8003106:	45ac      	cmp	ip, r5
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 8003108:	bf8c      	ite	hi
 800310a:	f104 0720 	addhi.w	r7, r4, #32
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800310e:	4647      	movls	r7, r8
 8003110:	60f7      	str	r7, [r6, #12]
  for(i=0; i < TxBuffCount; i++)
 8003112:	3501      	adds	r5, #1
 8003114:	3420      	adds	r4, #32
 8003116:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
 800311a:	42ab      	cmp	r3, r5
 800311c:	d00b      	beq.n	8003136 <HAL_ETH_DMATxDescListInit+0x5c>
    dmatxdesc = DMATxDescTab + i;
 800311e:	4626      	mov	r6, r4
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8003120:	f8c4 e000 	str.w	lr, [r4]
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8003124:	60a2      	str	r2, [r4, #8]
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8003126:	69c7      	ldr	r7, [r0, #28]
 8003128:	2f00      	cmp	r7, #0
 800312a:	d1ec      	bne.n	8003106 <HAL_ETH_DMATxDescListInit+0x2c>
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800312c:	6827      	ldr	r7, [r4, #0]
 800312e:	f447 0740 	orr.w	r7, r7, #12582912	; 0xc00000
 8003132:	6027      	str	r7, [r4, #0]
 8003134:	e7e7      	b.n	8003106 <HAL_ETH_DMATxDescListInit+0x2c>
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8003136:	6802      	ldr	r2, [r0, #0]
 8003138:	f241 0310 	movw	r3, #4112	; 0x1010
 800313c:	50d1      	str	r1, [r2, r3]
  heth->State= HAL_ETH_STATE_READY;
 800313e:	2301      	movs	r3, #1
 8003140:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8003144:	2300      	movs	r3, #0
 8003146:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  return HAL_OK;
 800314a:	4618      	mov	r0, r3
}
 800314c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(heth);
 8003150:	2002      	movs	r0, #2
 8003152:	e7fb      	b.n	800314c <HAL_ETH_DMATxDescListInit+0x72>

08003154 <HAL_ETH_DMARxDescListInit>:
{
 8003154:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003158:	468e      	mov	lr, r1
  __HAL_LOCK(heth);
 800315a:	f890 1045 	ldrb.w	r1, [r0, #69]	; 0x45
 800315e:	2901      	cmp	r1, #1
 8003160:	d02f      	beq.n	80031c2 <HAL_ETH_DMARxDescListInit+0x6e>
 8003162:	2101      	movs	r1, #1
 8003164:	f880 1045 	strb.w	r1, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 8003168:	2102      	movs	r1, #2
 800316a:	f880 1044 	strb.w	r1, [r0, #68]	; 0x44
  heth->RxDesc = DMARxDescTab; 
 800316e:	f8c0 e028 	str.w	lr, [r0, #40]	; 0x28
  for(i=0; i < RxBuffCount; i++)
 8003172:	b1c3      	cbz	r3, 80031a6 <HAL_ETH_DMARxDescListInit+0x52>
 8003174:	4674      	mov	r4, lr
 8003176:	2500      	movs	r5, #0
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8003178:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800317c:	f244 51f4 	movw	r1, #17908	; 0x45f4
    if(i < (RxBuffCount-1))
 8003180:	f103 3cff 	add.w	ip, r3, #4294967295
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8003184:	46f1      	mov	r9, lr
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8003186:	f8c4 8000 	str.w	r8, [r4]
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800318a:	6061      	str	r1, [r4, #4]
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 800318c:	60a2      	str	r2, [r4, #8]
    if(i < (RxBuffCount-1))
 800318e:	45ac      	cmp	ip, r5
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8003190:	bf8c      	ite	hi
 8003192:	f104 0720 	addhi.w	r7, r4, #32
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8003196:	464f      	movls	r7, r9
 8003198:	60e7      	str	r7, [r4, #12]
  for(i=0; i < RxBuffCount; i++)
 800319a:	3501      	adds	r5, #1
 800319c:	3420      	adds	r4, #32
 800319e:	f202 52f4 	addw	r2, r2, #1524	; 0x5f4
 80031a2:	42ab      	cmp	r3, r5
 80031a4:	d1ef      	bne.n	8003186 <HAL_ETH_DMARxDescListInit+0x32>
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 80031a6:	6802      	ldr	r2, [r0, #0]
 80031a8:	f241 030c 	movw	r3, #4108	; 0x100c
 80031ac:	f842 e003 	str.w	lr, [r2, r3]
  heth->State= HAL_ETH_STATE_READY;
 80031b0:	2301      	movs	r3, #1
 80031b2:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80031b6:	2300      	movs	r3, #0
 80031b8:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  return HAL_OK;
 80031bc:	4618      	mov	r0, r3
}
 80031be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(heth);
 80031c2:	2002      	movs	r0, #2
 80031c4:	e7fb      	b.n	80031be <HAL_ETH_DMARxDescListInit+0x6a>
	...

080031c8 <HAL_ETH_TransmitFrame>:
  __HAL_LOCK(heth);
 80031c8:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	f000 8086 	beq.w	80032de <HAL_ETH_TransmitFrame+0x116>
 80031d2:	2301      	movs	r3, #1
 80031d4:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 80031d8:	2302      	movs	r3, #2
 80031da:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  if (FrameLength == 0) 
 80031de:	b1f1      	cbz	r1, 800321e <HAL_ETH_TransmitFrame+0x56>
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80031e0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	2a00      	cmp	r2, #0
 80031e6:	db22      	blt.n	800322e <HAL_ETH_TransmitFrame+0x66>
{
 80031e8:	b4f0      	push	{r4, r5, r6, r7}
  if (FrameLength > ETH_TX_BUF_SIZE)
 80031ea:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80031ee:	4291      	cmp	r1, r2
 80031f0:	d927      	bls.n	8003242 <HAL_ETH_TransmitFrame+0x7a>
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 80031f2:	4d3c      	ldr	r5, [pc, #240]	; (80032e4 <HAL_ETH_TransmitFrame+0x11c>)
 80031f4:	fba5 2501 	umull	r2, r5, r5, r1
 80031f8:	0aad      	lsrs	r5, r5, #10
    if (FrameLength % ETH_TX_BUF_SIZE) 
 80031fa:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80031fe:	fb02 1215 	mls	r2, r2, r5, r1
 8003202:	b1e2      	cbz	r2, 800323e <HAL_ETH_TransmitFrame+0x76>
      bufcount++;
 8003204:	3501      	adds	r5, #1
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8003206:	f201 53f4 	addw	r3, r1, #1524	; 0x5f4
 800320a:	4937      	ldr	r1, [pc, #220]	; (80032e8 <HAL_ETH_TransmitFrame+0x120>)
 800320c:	fb01 3105 	mla	r1, r1, r5, r3
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8003210:	f3c1 010c 	ubfx	r1, r1, #0, #13
    for (i=0; i< bufcount; i++)
 8003214:	2400      	movs	r4, #0
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8003216:	f240 56f4 	movw	r6, #1524	; 0x5f4
      if (i == (bufcount-1))
 800321a:	1e6f      	subs	r7, r5, #1
 800321c:	e04c      	b.n	80032b8 <HAL_ETH_TransmitFrame+0xf0>
    heth->State = HAL_ETH_STATE_READY;
 800321e:	2301      	movs	r3, #1
 8003220:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8003224:	2200      	movs	r2, #0
 8003226:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
    return  HAL_ERROR;                                    
 800322a:	4618      	mov	r0, r3
 800322c:	4770      	bx	lr
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800322e:	2312      	movs	r3, #18
 8003230:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8003234:	2300      	movs	r3, #0
 8003236:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
    return HAL_ERROR;
 800323a:	2001      	movs	r0, #1
 800323c:	4770      	bx	lr
  if (bufcount == 1)
 800323e:	2d01      	cmp	r5, #1
 8003240:	d1e1      	bne.n	8003206 <HAL_ETH_TransmitFrame+0x3e>
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8003248:	601a      	str	r2, [r3, #0]
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800324a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800324c:	f3c1 010c 	ubfx	r1, r1, #0, #13
 8003250:	6059      	str	r1, [r3, #4]
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8003252:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8003254:	6813      	ldr	r3, [r2, #0]
 8003256:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800325a:	6013      	str	r3, [r2, #0]
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800325c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8003262:	6803      	ldr	r3, [r0, #0]
 8003264:	f241 0214 	movw	r2, #4116	; 0x1014
 8003268:	589a      	ldr	r2, [r3, r2]
 800326a:	f012 0f04 	tst.w	r2, #4
 800326e:	d008      	beq.n	8003282 <HAL_ETH_TransmitFrame+0xba>
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8003270:	f241 0214 	movw	r2, #4116	; 0x1014
 8003274:	2104      	movs	r1, #4
 8003276:	5099      	str	r1, [r3, r2]
    (heth->Instance)->DMATPDR = 0;
 8003278:	6802      	ldr	r2, [r0, #0]
 800327a:	f241 0304 	movw	r3, #4100	; 0x1004
 800327e:	2100      	movs	r1, #0
 8003280:	50d1      	str	r1, [r2, r3]
  heth->State = HAL_ETH_STATE_READY;
 8003282:	2301      	movs	r3, #1
 8003284:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8003288:	2300      	movs	r3, #0
 800328a:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  return HAL_OK;
 800328e:	4618      	mov	r0, r3
}
 8003290:	bcf0      	pop	{r4, r5, r6, r7}
 8003292:	4770      	bx	lr
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8003294:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8003296:	6813      	ldr	r3, [r2, #0]
 8003298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800329c:	6013      	str	r3, [r2, #0]
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800329e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80032a0:	605e      	str	r6, [r3, #4]
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80032a2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80032a4:	6813      	ldr	r3, [r2, #0]
 80032a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80032aa:	6013      	str	r3, [r2, #0]
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80032ac:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	62c3      	str	r3, [r0, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 80032b2:	3401      	adds	r4, #1
 80032b4:	42ac      	cmp	r4, r5
 80032b6:	d0d4      	beq.n	8003262 <HAL_ETH_TransmitFrame+0x9a>
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 80032b8:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80032ba:	6813      	ldr	r3, [r2, #0]
 80032bc:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80032c0:	6013      	str	r3, [r2, #0]
      if (i == 0) 
 80032c2:	2c00      	cmp	r4, #0
 80032c4:	d0e6      	beq.n	8003294 <HAL_ETH_TransmitFrame+0xcc>
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 80032c6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80032c8:	605e      	str	r6, [r3, #4]
      if (i == (bufcount-1))
 80032ca:	42a7      	cmp	r7, r4
 80032cc:	d1e9      	bne.n	80032a2 <HAL_ETH_TransmitFrame+0xda>
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 80032ce:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80032d0:	6813      	ldr	r3, [r2, #0]
 80032d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80032d6:	6013      	str	r3, [r2, #0]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80032d8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80032da:	6059      	str	r1, [r3, #4]
 80032dc:	e7e1      	b.n	80032a2 <HAL_ETH_TransmitFrame+0xda>
  __HAL_LOCK(heth);
 80032de:	2002      	movs	r0, #2
}
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	ac02b00b 	.word	0xac02b00b
 80032e8:	fffffa0c 	.word	0xfffffa0c

080032ec <HAL_ETH_GetReceivedFrame_IT>:
  __HAL_LOCK(heth);
 80032ec:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d04b      	beq.n	800338c <HAL_ETH_GetReceivedFrame_IT+0xa0>
{
 80032f4:	b410      	push	{r4}
  __HAL_LOCK(heth);
 80032f6:	2301      	movs	r3, #1
 80032f8:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 80032fc:	2302      	movs	r3, #2
 80032fe:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8003302:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	2a00      	cmp	r2, #0
 8003308:	db36      	blt.n	8003378 <HAL_ETH_GetReceivedFrame_IT+0x8c>
  uint32_t descriptorscancounter = 0;
 800330a:	2100      	movs	r1, #0
      heth->RxFrameInfos.SegCount = 1;   
 800330c:	2401      	movs	r4, #1
 800330e:	e009      	b.n	8003324 <HAL_ETH_GetReceivedFrame_IT+0x38>
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8003310:	6303      	str	r3, [r0, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 8003312:	6384      	str	r4, [r0, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8003314:	68db      	ldr	r3, [r3, #12]
 8003316:	6283      	str	r3, [r0, #40]	; 0x28
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8003318:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	2903      	cmp	r1, #3
 800331e:	d82b      	bhi.n	8003378 <HAL_ETH_GetReceivedFrame_IT+0x8c>
 8003320:	2a00      	cmp	r2, #0
 8003322:	db29      	blt.n	8003378 <HAL_ETH_GetReceivedFrame_IT+0x8c>
    descriptorscancounter++;
 8003324:	3101      	adds	r1, #1
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800332c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8003330:	d0ee      	beq.n	8003310 <HAL_ETH_GetReceivedFrame_IT+0x24>
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	f412 7f40 	tst.w	r2, #768	; 0x300
 8003338:	d105      	bne.n	8003346 <HAL_ETH_GetReceivedFrame_IT+0x5a>
      (heth->RxFrameInfos.SegCount)++;
 800333a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800333c:	3201      	adds	r2, #1
 800333e:	6382      	str	r2, [r0, #56]	; 0x38
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	6283      	str	r3, [r0, #40]	; 0x28
 8003344:	e7e8      	b.n	8003318 <HAL_ETH_GetReceivedFrame_IT+0x2c>
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 8003346:	6343      	str	r3, [r0, #52]	; 0x34
      (heth->RxFrameInfos.SegCount)++;
 8003348:	6b82      	ldr	r2, [r0, #56]	; 0x38
 800334a:	3201      	adds	r2, #1
 800334c:	6382      	str	r2, [r0, #56]	; 0x38
      if ((heth->RxFrameInfos.SegCount) == 1)
 800334e:	2a01      	cmp	r2, #1
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8003350:	bf08      	it	eq
 8003352:	6303      	streq	r3, [r0, #48]	; 0x30
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	f3c2 420d 	ubfx	r2, r2, #16, #14
 800335a:	3a04      	subs	r2, #4
 800335c:	63c2      	str	r2, [r0, #60]	; 0x3c
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800335e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003360:	6892      	ldr	r2, [r2, #8]
 8003362:	6402      	str	r2, [r0, #64]	; 0x40
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	6283      	str	r3, [r0, #40]	; 0x28
      heth->State = HAL_ETH_STATE_READY;
 8003368:	2301      	movs	r3, #1
 800336a:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800336e:	2300      	movs	r3, #0
 8003370:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
      return HAL_OK;
 8003374:	4618      	mov	r0, r3
 8003376:	e006      	b.n	8003386 <HAL_ETH_GetReceivedFrame_IT+0x9a>
  heth->State = HAL_ETH_STATE_READY;
 8003378:	2301      	movs	r3, #1
 800337a:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800337e:	2200      	movs	r2, #0
 8003380:	f880 2045 	strb.w	r2, [r0, #69]	; 0x45
  return HAL_ERROR;
 8003384:	4618      	mov	r0, r3
}
 8003386:	f85d 4b04 	ldr.w	r4, [sp], #4
 800338a:	4770      	bx	lr
  __HAL_LOCK(heth);
 800338c:	2002      	movs	r0, #2
}
 800338e:	4770      	bx	lr

08003390 <HAL_ETH_TxCpltCallback>:
}
 8003390:	4770      	bx	lr

08003392 <HAL_ETH_ErrorCallback>:
}
 8003392:	4770      	bx	lr

08003394 <HAL_ETH_IRQHandler>:
{
 8003394:	b510      	push	{r4, lr}
 8003396:	4604      	mov	r4, r0
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8003398:	6803      	ldr	r3, [r0, #0]
 800339a:	f241 0214 	movw	r2, #4116	; 0x1014
 800339e:	589a      	ldr	r2, [r3, r2]
 80033a0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80033a4:	d111      	bne.n	80033ca <HAL_ETH_IRQHandler+0x36>
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 80033a6:	f241 0214 	movw	r2, #4116	; 0x1014
 80033aa:	589b      	ldr	r3, [r3, r2]
 80033ac:	f013 0f01 	tst.w	r3, #1
 80033b0:	d119      	bne.n	80033e6 <HAL_ETH_IRQHandler+0x52>
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 80033b2:	6822      	ldr	r2, [r4, #0]
 80033b4:	f241 0314 	movw	r3, #4116	; 0x1014
 80033b8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 80033bc:	50d1      	str	r1, [r2, r3]
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 80033be:	6822      	ldr	r2, [r4, #0]
 80033c0:	58d3      	ldr	r3, [r2, r3]
 80033c2:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80033c6:	d11b      	bne.n	8003400 <HAL_ETH_IRQHandler+0x6c>
}
 80033c8:	bd10      	pop	{r4, pc}
    HAL_ETH_RxCpltCallback(heth);
 80033ca:	f003 fb79 	bl	8006ac0 <HAL_ETH_RxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 80033ce:	6822      	ldr	r2, [r4, #0]
 80033d0:	f241 0314 	movw	r3, #4116	; 0x1014
 80033d4:	2140      	movs	r1, #64	; 0x40
 80033d6:	50d1      	str	r1, [r2, r3]
    heth->State = HAL_ETH_STATE_READY;
 80033d8:	2301      	movs	r3, #1
 80033da:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 80033de:	2300      	movs	r3, #0
 80033e0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80033e4:	e7e5      	b.n	80033b2 <HAL_ETH_IRQHandler+0x1e>
    HAL_ETH_TxCpltCallback(heth);
 80033e6:	f7ff ffd3 	bl	8003390 <HAL_ETH_TxCpltCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 80033ea:	6821      	ldr	r1, [r4, #0]
 80033ec:	2301      	movs	r3, #1
 80033ee:	f241 0214 	movw	r2, #4116	; 0x1014
 80033f2:	508b      	str	r3, [r1, r2]
    heth->State = HAL_ETH_STATE_READY;
 80033f4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 80033f8:	2300      	movs	r3, #0
 80033fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80033fe:	e7d8      	b.n	80033b2 <HAL_ETH_IRQHandler+0x1e>
    HAL_ETH_ErrorCallback(heth);
 8003400:	4620      	mov	r0, r4
 8003402:	f7ff ffc6 	bl	8003392 <HAL_ETH_ErrorCallback>
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 8003406:	6822      	ldr	r2, [r4, #0]
 8003408:	f241 0314 	movw	r3, #4116	; 0x1014
 800340c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003410:	50d1      	str	r1, [r2, r3]
    heth->State = HAL_ETH_STATE_READY;
 8003412:	2301      	movs	r3, #1
 8003414:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
    __HAL_UNLOCK(heth);
 8003418:	2300      	movs	r3, #0
 800341a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 800341e:	e7d3      	b.n	80033c8 <HAL_ETH_IRQHandler+0x34>

08003420 <HAL_ETH_ReadPHYRegister>:
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8003420:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8003424:	b2db      	uxtb	r3, r3
 8003426:	2b82      	cmp	r3, #130	; 0x82
 8003428:	d032      	beq.n	8003490 <HAL_ETH_ReadPHYRegister+0x70>
{
 800342a:	b570      	push	{r4, r5, r6, lr}
 800342c:	4604      	mov	r4, r0
 800342e:	4615      	mov	r5, r2
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8003430:	2382      	movs	r3, #130	; 0x82
 8003432:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg = heth->Instance->MACMIIAR;
 8003436:	6800      	ldr	r0, [r0, #0]
 8003438:	6902      	ldr	r2, [r0, #16]
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800343a:	f002 021c 	and.w	r2, r2, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800343e:	8a23      	ldrh	r3, [r4, #16]
 8003440:	02db      	lsls	r3, r3, #11
 8003442:	b29b      	uxth	r3, r3
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 8003444:	0189      	lsls	r1, r1, #6
 8003446:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
 800344a:	430b      	orrs	r3, r1
 800344c:	4313      	orrs	r3, r2
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 800344e:	f043 0301 	orr.w	r3, r3, #1
  heth->Instance->MACMIIAR = tmpreg;
 8003452:	6103      	str	r3, [r0, #16]
  tickstart = HAL_GetTick();
 8003454:	f7fe fb84 	bl	8001b60 <HAL_GetTick>
 8003458:	4606      	mov	r6, r0
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800345a:	f7fe fb81 	bl	8001b60 <HAL_GetTick>
 800345e:	1b83      	subs	r3, r0, r6
 8003460:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003464:	d20c      	bcs.n	8003480 <HAL_ETH_ReadPHYRegister+0x60>
    tmpreg = heth->Instance->MACMIIAR;
 8003466:	6823      	ldr	r3, [r4, #0]
 8003468:	6919      	ldr	r1, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800346a:	f011 0f01 	tst.w	r1, #1
 800346e:	d1f4      	bne.n	800345a <HAL_ETH_ReadPHYRegister+0x3a>
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	b29b      	uxth	r3, r3
 8003474:	602b      	str	r3, [r5, #0]
  heth->State = HAL_ETH_STATE_READY;
 8003476:	2301      	movs	r3, #1
 8003478:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK;
 800347c:	2000      	movs	r0, #0
}
 800347e:	bd70      	pop	{r4, r5, r6, pc}
      heth->State= HAL_ETH_STATE_READY;
 8003480:	2301      	movs	r3, #1
 8003482:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 8003486:	2300      	movs	r3, #0
 8003488:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
      return HAL_TIMEOUT;
 800348c:	2003      	movs	r0, #3
 800348e:	e7f6      	b.n	800347e <HAL_ETH_ReadPHYRegister+0x5e>
    return HAL_BUSY;
 8003490:	2002      	movs	r0, #2
}
 8003492:	4770      	bx	lr

08003494 <HAL_ETH_WritePHYRegister>:
{
 8003494:	b538      	push	{r3, r4, r5, lr}
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8003496:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800349a:	b2db      	uxtb	r3, r3
 800349c:	2b42      	cmp	r3, #66	; 0x42
 800349e:	d030      	beq.n	8003502 <HAL_ETH_WritePHYRegister+0x6e>
 80034a0:	4604      	mov	r4, r0
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80034a2:	2342      	movs	r3, #66	; 0x42
 80034a4:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  tmpreg = heth->Instance->MACMIIAR;
 80034a8:	6805      	ldr	r5, [r0, #0]
 80034aa:	6928      	ldr	r0, [r5, #16]
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 80034ac:	f000 001c 	and.w	r0, r0, #28
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80034b0:	8a23      	ldrh	r3, [r4, #16]
 80034b2:	02db      	lsls	r3, r3, #11
 80034b4:	b29b      	uxth	r3, r3
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 80034b6:	0189      	lsls	r1, r1, #6
 80034b8:	f401 61f8 	and.w	r1, r1, #1984	; 0x7c0
 80034bc:	430b      	orrs	r3, r1
 80034be:	4303      	orrs	r3, r0
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 80034c0:	f043 0303 	orr.w	r3, r3, #3
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80034c4:	b292      	uxth	r2, r2
 80034c6:	616a      	str	r2, [r5, #20]
  heth->Instance->MACMIIAR = tmpreg;
 80034c8:	6822      	ldr	r2, [r4, #0]
 80034ca:	6113      	str	r3, [r2, #16]
  tickstart = HAL_GetTick();
 80034cc:	f7fe fb48 	bl	8001b60 <HAL_GetTick>
 80034d0:	4605      	mov	r5, r0
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 80034d2:	f7fe fb45 	bl	8001b60 <HAL_GetTick>
 80034d6:	1b43      	subs	r3, r0, r5
 80034d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034dc:	d209      	bcs.n	80034f2 <HAL_ETH_WritePHYRegister+0x5e>
    tmpreg = heth->Instance->MACMIIAR;
 80034de:	6823      	ldr	r3, [r4, #0]
 80034e0:	691b      	ldr	r3, [r3, #16]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80034e2:	f013 0f01 	tst.w	r3, #1
 80034e6:	d1f4      	bne.n	80034d2 <HAL_ETH_WritePHYRegister+0x3e>
  heth->State = HAL_ETH_STATE_READY;
 80034e8:	2301      	movs	r3, #1
 80034ea:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK; 
 80034ee:	2000      	movs	r0, #0
}
 80034f0:	bd38      	pop	{r3, r4, r5, pc}
      heth->State= HAL_ETH_STATE_READY;
 80034f2:	2301      	movs	r3, #1
 80034f4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 80034f8:	2300      	movs	r3, #0
 80034fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
      return HAL_TIMEOUT;
 80034fe:	2003      	movs	r0, #3
 8003500:	e7f6      	b.n	80034f0 <HAL_ETH_WritePHYRegister+0x5c>
    return HAL_BUSY;
 8003502:	2002      	movs	r0, #2
 8003504:	e7f4      	b.n	80034f0 <HAL_ETH_WritePHYRegister+0x5c>
	...

08003508 <HAL_ETH_Init>:
{
 8003508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800350c:	b082      	sub	sp, #8
  uint32_t tempreg = 0, phyreg = 0;
 800350e:	2300      	movs	r3, #0
 8003510:	9301      	str	r3, [sp, #4]
  if(heth == NULL)
 8003512:	2800      	cmp	r0, #0
 8003514:	f000 810a 	beq.w	800372c <HAL_ETH_Init+0x224>
 8003518:	4604      	mov	r4, r0
  if(heth->State == HAL_ETH_STATE_RESET)
 800351a:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 800351e:	2b00      	cmp	r3, #0
 8003520:	d033      	beq.n	800358a <HAL_ETH_Init+0x82>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003522:	4b83      	ldr	r3, [pc, #524]	; (8003730 <HAL_ETH_Init+0x228>)
 8003524:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003526:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800352a:	645a      	str	r2, [r3, #68]	; 0x44
 800352c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800352e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	9b00      	ldr	r3, [sp, #0]
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003536:	4b7f      	ldr	r3, [pc, #508]	; (8003734 <HAL_ETH_Init+0x22c>)
 8003538:	685a      	ldr	r2, [r3, #4]
 800353a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800353e:	605a      	str	r2, [r3, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003540:	685a      	ldr	r2, [r3, #4]
 8003542:	6a21      	ldr	r1, [r4, #32]
 8003544:	430a      	orrs	r2, r1
 8003546:	605a      	str	r2, [r3, #4]
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8003548:	6823      	ldr	r3, [r4, #0]
 800354a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	f042 0201 	orr.w	r2, r2, #1
 8003554:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8003556:	f7fe fb03 	bl	8001b60 <HAL_GetTick>
 800355a:	4605      	mov	r5, r0
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800355c:	6823      	ldr	r3, [r4, #0]
 800355e:	f503 5280 	add.w	r2, r3, #4096	; 0x1000
 8003562:	6812      	ldr	r2, [r2, #0]
 8003564:	f012 0f01 	tst.w	r2, #1
 8003568:	d014      	beq.n	8003594 <HAL_ETH_Init+0x8c>
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800356a:	f7fe faf9 	bl	8001b60 <HAL_GetTick>
 800356e:	1b40      	subs	r0, r0, r5
 8003570:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8003574:	d9f2      	bls.n	800355c <HAL_ETH_Init+0x54>
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8003576:	2503      	movs	r5, #3
 8003578:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      __HAL_UNLOCK(heth);
 800357c:	2300      	movs	r3, #0
 800357e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
}
 8003582:	4628      	mov	r0, r5
 8003584:	b002      	add	sp, #8
 8003586:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    heth->Lock = HAL_UNLOCKED;
 800358a:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
    HAL_ETH_MspInit(heth);
 800358e:	f003 fa1d 	bl	80069cc <HAL_ETH_MspInit>
 8003592:	e7c6      	b.n	8003522 <HAL_ETH_Init+0x1a>
  tempreg = (heth->Instance)->MACMIIAR;
 8003594:	691d      	ldr	r5, [r3, #16]
  tempreg &= ETH_MACMIIAR_CR_MASK;
 8003596:	f025 051c 	bic.w	r5, r5, #28
  hclk = HAL_RCC_GetHCLKFreq();
 800359a:	f001 fda3 	bl	80050e4 <HAL_RCC_GetHCLKFreq>
  if((hclk >= 20000000)&&(hclk < 35000000))
 800359e:	4b66      	ldr	r3, [pc, #408]	; (8003738 <HAL_ETH_Init+0x230>)
 80035a0:	4403      	add	r3, r0
 80035a2:	4a66      	ldr	r2, [pc, #408]	; (800373c <HAL_ETH_Init+0x234>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d25b      	bcs.n	8003660 <HAL_ETH_Init+0x158>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80035a8:	f045 0508 	orr.w	r5, r5, #8
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 80035ac:	6823      	ldr	r3, [r4, #0]
 80035ae:	611d      	str	r5, [r3, #16]
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 80035b0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80035b4:	2100      	movs	r1, #0
 80035b6:	4620      	mov	r0, r4
 80035b8:	f7ff ff6c 	bl	8003494 <HAL_ETH_WritePHYRegister>
 80035bc:	4605      	mov	r5, r0
 80035be:	2800      	cmp	r0, #0
 80035c0:	d165      	bne.n	800368e <HAL_ETH_Init+0x186>
  HAL_Delay(PHY_RESET_DELAY);
 80035c2:	20ff      	movs	r0, #255	; 0xff
 80035c4:	f7fe fad2 	bl	8001b6c <HAL_Delay>
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 80035c8:	6863      	ldr	r3, [r4, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	f000 808f 	beq.w	80036ee <HAL_ETH_Init+0x1e6>
    tickstart = HAL_GetTick();
 80035d0:	f7fe fac6 	bl	8001b60 <HAL_GetTick>
 80035d4:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80035d6:	f04f 0801 	mov.w	r8, #1
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80035da:	f241 3788 	movw	r7, #5000	; 0x1388
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80035de:	aa01      	add	r2, sp, #4
 80035e0:	4641      	mov	r1, r8
 80035e2:	4620      	mov	r0, r4
 80035e4:	f7ff ff1c 	bl	8003420 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 80035e8:	f7fe faba 	bl	8001b60 <HAL_GetTick>
 80035ec:	1b80      	subs	r0, r0, r6
 80035ee:	42b8      	cmp	r0, r7
 80035f0:	d855      	bhi.n	800369e <HAL_ETH_Init+0x196>
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 80035f2:	9b01      	ldr	r3, [sp, #4]
 80035f4:	f013 0f04 	tst.w	r3, #4
 80035f8:	d0f1      	beq.n	80035de <HAL_ETH_Init+0xd6>
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 80035fa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80035fe:	2100      	movs	r1, #0
 8003600:	4620      	mov	r0, r4
 8003602:	f7ff ff47 	bl	8003494 <HAL_ETH_WritePHYRegister>
 8003606:	2800      	cmp	r0, #0
 8003608:	d155      	bne.n	80036b6 <HAL_ETH_Init+0x1ae>
    tickstart = HAL_GetTick();
 800360a:	f7fe faa9 	bl	8001b60 <HAL_GetTick>
 800360e:	4606      	mov	r6, r0
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8003610:	f04f 0801 	mov.w	r8, #1
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8003614:	f241 3788 	movw	r7, #5000	; 0x1388
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8003618:	aa01      	add	r2, sp, #4
 800361a:	4641      	mov	r1, r8
 800361c:	4620      	mov	r0, r4
 800361e:	f7ff feff 	bl	8003420 <HAL_ETH_ReadPHYRegister>
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8003622:	f7fe fa9d 	bl	8001b60 <HAL_GetTick>
 8003626:	1b80      	subs	r0, r0, r6
 8003628:	42b8      	cmp	r0, r7
 800362a:	d84c      	bhi.n	80036c6 <HAL_ETH_Init+0x1be>
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800362c:	9b01      	ldr	r3, [sp, #4]
 800362e:	f013 0f20 	tst.w	r3, #32
 8003632:	d0f1      	beq.n	8003618 <HAL_ETH_Init+0x110>
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8003634:	aa01      	add	r2, sp, #4
 8003636:	2110      	movs	r1, #16
 8003638:	4620      	mov	r0, r4
 800363a:	f7ff fef1 	bl	8003420 <HAL_ETH_ReadPHYRegister>
 800363e:	2800      	cmp	r0, #0
 8003640:	d14d      	bne.n	80036de <HAL_ETH_Init+0x1d6>
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8003642:	9b01      	ldr	r3, [sp, #4]
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8003644:	f013 0204 	ands.w	r2, r3, #4
 8003648:	bf18      	it	ne
 800364a:	f44f 6200 	movne.w	r2, #2048	; 0x800
 800364e:	60e2      	str	r2, [r4, #12]
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8003650:	f013 0f02 	tst.w	r3, #2
      (heth->Init).Speed = ETH_SPEED_10M; 
 8003654:	bf14      	ite	ne
 8003656:	2300      	movne	r3, #0
      (heth->Init).Speed = ETH_SPEED_100M;
 8003658:	f44f 4380 	moveq.w	r3, #16384	; 0x4000
 800365c:	60a3      	str	r3, [r4, #8]
 800365e:	e055      	b.n	800370c <HAL_ETH_Init+0x204>
  else if((hclk >= 35000000)&&(hclk < 60000000))
 8003660:	4b37      	ldr	r3, [pc, #220]	; (8003740 <HAL_ETH_Init+0x238>)
 8003662:	4403      	add	r3, r0
 8003664:	4a37      	ldr	r2, [pc, #220]	; (8003744 <HAL_ETH_Init+0x23c>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d802      	bhi.n	8003670 <HAL_ETH_Init+0x168>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800366a:	f045 050c 	orr.w	r5, r5, #12
 800366e:	e79d      	b.n	80035ac <HAL_ETH_Init+0xa4>
  else if((hclk >= 60000000)&&(hclk < 100000000))
 8003670:	4b35      	ldr	r3, [pc, #212]	; (8003748 <HAL_ETH_Init+0x240>)
 8003672:	4403      	add	r3, r0
 8003674:	4a35      	ldr	r2, [pc, #212]	; (800374c <HAL_ETH_Init+0x244>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d398      	bcc.n	80035ac <HAL_ETH_Init+0xa4>
  else if((hclk >= 100000000)&&(hclk < 150000000))
 800367a:	4b35      	ldr	r3, [pc, #212]	; (8003750 <HAL_ETH_Init+0x248>)
 800367c:	4403      	add	r3, r0
 800367e:	4a35      	ldr	r2, [pc, #212]	; (8003754 <HAL_ETH_Init+0x24c>)
 8003680:	4293      	cmp	r3, r2
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8003682:	bf94      	ite	ls
 8003684:	f045 0504 	orrls.w	r5, r5, #4
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8003688:	f045 0510 	orrhi.w	r5, r5, #16
 800368c:	e78e      	b.n	80035ac <HAL_ETH_Init+0xa4>
    ETH_MACDMAConfig(heth, err);
 800368e:	2101      	movs	r1, #1
 8003690:	4620      	mov	r0, r4
 8003692:	f7ff fc73 	bl	8002f7c <ETH_MACDMAConfig>
    heth->State = HAL_ETH_STATE_READY;
 8003696:	2501      	movs	r5, #1
 8003698:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
    return HAL_ERROR;
 800369c:	e771      	b.n	8003582 <HAL_ETH_Init+0x7a>
        ETH_MACDMAConfig(heth, err);
 800369e:	2101      	movs	r1, #1
 80036a0:	4620      	mov	r0, r4
 80036a2:	f7ff fc6b 	bl	8002f7c <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 80036a6:	2301      	movs	r3, #1
 80036a8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 80036ac:	2300      	movs	r3, #0
 80036ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 80036b2:	2503      	movs	r5, #3
 80036b4:	e765      	b.n	8003582 <HAL_ETH_Init+0x7a>
      ETH_MACDMAConfig(heth, err);
 80036b6:	2101      	movs	r1, #1
 80036b8:	4620      	mov	r0, r4
 80036ba:	f7ff fc5f 	bl	8002f7c <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 80036be:	2501      	movs	r5, #1
 80036c0:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      return HAL_ERROR;   
 80036c4:	e75d      	b.n	8003582 <HAL_ETH_Init+0x7a>
        ETH_MACDMAConfig(heth, err);
 80036c6:	2101      	movs	r1, #1
 80036c8:	4620      	mov	r0, r4
 80036ca:	f7ff fc57 	bl	8002f7c <ETH_MACDMAConfig>
        heth->State= HAL_ETH_STATE_READY;
 80036ce:	2301      	movs	r3, #1
 80036d0:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(heth);
 80036d4:	2300      	movs	r3, #0
 80036d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
        return HAL_TIMEOUT;
 80036da:	2503      	movs	r5, #3
 80036dc:	e751      	b.n	8003582 <HAL_ETH_Init+0x7a>
      ETH_MACDMAConfig(heth, err);
 80036de:	2101      	movs	r1, #1
 80036e0:	4620      	mov	r0, r4
 80036e2:	f7ff fc4b 	bl	8002f7c <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 80036e6:	2501      	movs	r5, #1
 80036e8:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      return HAL_ERROR;   
 80036ec:	e749      	b.n	8003582 <HAL_ETH_Init+0x7a>
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80036ee:	68e2      	ldr	r2, [r4, #12]
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 80036f0:	68a3      	ldr	r3, [r4, #8]
 80036f2:	085b      	lsrs	r3, r3, #1
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 80036f4:	ea43 02d2 	orr.w	r2, r3, r2, lsr #3
 80036f8:	b292      	uxth	r2, r2
 80036fa:	2100      	movs	r1, #0
 80036fc:	4620      	mov	r0, r4
 80036fe:	f7ff fec9 	bl	8003494 <HAL_ETH_WritePHYRegister>
 8003702:	b958      	cbnz	r0, 800371c <HAL_ETH_Init+0x214>
    HAL_Delay(PHY_CONFIG_DELAY);
 8003704:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003708:	f7fe fa30 	bl	8001b6c <HAL_Delay>
  ETH_MACDMAConfig(heth, err);
 800370c:	2100      	movs	r1, #0
 800370e:	4620      	mov	r0, r4
 8003710:	f7ff fc34 	bl	8002f7c <ETH_MACDMAConfig>
  heth->State= HAL_ETH_STATE_READY;
 8003714:	2301      	movs	r3, #1
 8003716:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
  return HAL_OK;
 800371a:	e732      	b.n	8003582 <HAL_ETH_Init+0x7a>
      ETH_MACDMAConfig(heth, err);
 800371c:	2101      	movs	r1, #1
 800371e:	4620      	mov	r0, r4
 8003720:	f7ff fc2c 	bl	8002f7c <ETH_MACDMAConfig>
      heth->State = HAL_ETH_STATE_READY;
 8003724:	2501      	movs	r5, #1
 8003726:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
      return HAL_ERROR;
 800372a:	e72a      	b.n	8003582 <HAL_ETH_Init+0x7a>
    return HAL_ERROR;
 800372c:	2501      	movs	r5, #1
 800372e:	e728      	b.n	8003582 <HAL_ETH_Init+0x7a>
 8003730:	40023800 	.word	0x40023800
 8003734:	40013800 	.word	0x40013800
 8003738:	feced300 	.word	0xfeced300
 800373c:	00e4e1c0 	.word	0x00e4e1c0
 8003740:	fde9f140 	.word	0xfde9f140
 8003744:	017d783f 	.word	0x017d783f
 8003748:	fc6c7900 	.word	0xfc6c7900
 800374c:	02625a00 	.word	0x02625a00
 8003750:	fa0a1f00 	.word	0xfa0a1f00
 8003754:	02faf07f 	.word	0x02faf07f

08003758 <HAL_ETH_Start>:
  __HAL_LOCK(heth);
 8003758:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800375c:	2b01      	cmp	r3, #1
 800375e:	d03d      	beq.n	80037dc <HAL_ETH_Start+0x84>
{  
 8003760:	b570      	push	{r4, r5, r6, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	4604      	mov	r4, r0
  __HAL_LOCK(heth);
 8003766:	2601      	movs	r6, #1
 8003768:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 800376c:	2302      	movs	r3, #2
 800376e:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  __IO uint32_t tmpreg = 0;
 8003772:	2500      	movs	r5, #0
 8003774:	9501      	str	r5, [sp, #4]
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8003776:	6802      	ldr	r2, [r0, #0]
 8003778:	6813      	ldr	r3, [r2, #0]
 800377a:	f043 0308 	orr.w	r3, r3, #8
 800377e:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 8003780:	6803      	ldr	r3, [r0, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003786:	4630      	mov	r0, r6
 8003788:	f7fe f9f0 	bl	8001b6c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800378c:	6823      	ldr	r3, [r4, #0]
 800378e:	9a01      	ldr	r2, [sp, #4]
 8003790:	601a      	str	r2, [r3, #0]
  __IO uint32_t tmpreg = 0;
 8003792:	9500      	str	r5, [sp, #0]
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8003794:	6822      	ldr	r2, [r4, #0]
 8003796:	6813      	ldr	r3, [r2, #0]
 8003798:	f043 0304 	orr.w	r3, r3, #4
 800379c:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 800379e:	6823      	ldr	r3, [r4, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	9300      	str	r3, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80037a4:	4630      	mov	r0, r6
 80037a6:	f7fe f9e1 	bl	8001b6c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 80037aa:	6823      	ldr	r3, [r4, #0]
 80037ac:	9a00      	ldr	r2, [sp, #0]
 80037ae:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 80037b0:	4620      	mov	r0, r4
 80037b2:	f7ff fc7b 	bl	80030ac <ETH_FlushTransmitFIFO>
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 80037b6:	6821      	ldr	r1, [r4, #0]
 80037b8:	f241 0318 	movw	r3, #4120	; 0x1018
 80037bc:	58ca      	ldr	r2, [r1, r3]
 80037be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037c2:	50ca      	str	r2, [r1, r3]
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 80037c4:	6821      	ldr	r1, [r4, #0]
 80037c6:	58ca      	ldr	r2, [r1, r3]
 80037c8:	f042 0202 	orr.w	r2, r2, #2
 80037cc:	50ca      	str	r2, [r1, r3]
  heth->State= HAL_ETH_STATE_READY;
 80037ce:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 80037d2:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
  return HAL_OK;
 80037d6:	4628      	mov	r0, r5
}
 80037d8:	b002      	add	sp, #8
 80037da:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 80037dc:	2002      	movs	r0, #2
}
 80037de:	4770      	bx	lr

080037e0 <HAL_ETH_Stop>:
  __HAL_LOCK(heth);
 80037e0:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d03d      	beq.n	8003864 <HAL_ETH_Stop+0x84>
{  
 80037e8:	b570      	push	{r4, r5, r6, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	4604      	mov	r4, r0
  __HAL_LOCK(heth);
 80037ee:	2601      	movs	r6, #1
 80037f0:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
  heth->State = HAL_ETH_STATE_BUSY;
 80037f4:	2302      	movs	r3, #2
 80037f6:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 80037fa:	6801      	ldr	r1, [r0, #0]
 80037fc:	f241 0318 	movw	r3, #4120	; 0x1018
 8003800:	58ca      	ldr	r2, [r1, r3]
 8003802:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003806:	50ca      	str	r2, [r1, r3]
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8003808:	6801      	ldr	r1, [r0, #0]
 800380a:	58ca      	ldr	r2, [r1, r3]
 800380c:	f022 0202 	bic.w	r2, r2, #2
 8003810:	50ca      	str	r2, [r1, r3]
  __IO uint32_t tmpreg = 0;
 8003812:	2500      	movs	r5, #0
 8003814:	9501      	str	r5, [sp, #4]
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8003816:	6802      	ldr	r2, [r0, #0]
 8003818:	6813      	ldr	r3, [r2, #0]
 800381a:	f023 0304 	bic.w	r3, r3, #4
 800381e:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 8003820:	6803      	ldr	r3, [r0, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	9301      	str	r3, [sp, #4]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003826:	4630      	mov	r0, r6
 8003828:	f7fe f9a0 	bl	8001b6c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800382c:	6823      	ldr	r3, [r4, #0]
 800382e:	9a01      	ldr	r2, [sp, #4]
 8003830:	601a      	str	r2, [r3, #0]
  ETH_FlushTransmitFIFO(heth);
 8003832:	4620      	mov	r0, r4
 8003834:	f7ff fc3a 	bl	80030ac <ETH_FlushTransmitFIFO>
  __IO uint32_t tmpreg = 0;
 8003838:	9500      	str	r5, [sp, #0]
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800383a:	6822      	ldr	r2, [r4, #0]
 800383c:	6813      	ldr	r3, [r2, #0]
 800383e:	f023 0308 	bic.w	r3, r3, #8
 8003842:	6013      	str	r3, [r2, #0]
  tmpreg = (heth->Instance)->MACCR;
 8003844:	6823      	ldr	r3, [r4, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	9300      	str	r3, [sp, #0]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800384a:	4630      	mov	r0, r6
 800384c:	f7fe f98e 	bl	8001b6c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 8003850:	6823      	ldr	r3, [r4, #0]
 8003852:	9a00      	ldr	r2, [sp, #0]
 8003854:	601a      	str	r2, [r3, #0]
  heth->State = HAL_ETH_STATE_READY;
 8003856:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  __HAL_UNLOCK(heth);
 800385a:	f884 5045 	strb.w	r5, [r4, #69]	; 0x45
  return HAL_OK;
 800385e:	4628      	mov	r0, r5
}
 8003860:	b002      	add	sp, #8
 8003862:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(heth);
 8003864:	2002      	movs	r0, #2
}
 8003866:	4770      	bx	lr

08003868 <HAL_ETH_ConfigMAC>:
  __HAL_LOCK(heth);
 8003868:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 800386c:	2b01      	cmp	r3, #1
 800386e:	f000 808e 	beq.w	800398e <HAL_ETH_ConfigMAC+0x126>
{
 8003872:	b570      	push	{r4, r5, r6, lr}
 8003874:	4605      	mov	r5, r0
 8003876:	460c      	mov	r4, r1
  __HAL_LOCK(heth);
 8003878:	2301      	movs	r3, #1
 800387a:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  heth->State= HAL_ETH_STATE_BUSY;
 800387e:	2302      	movs	r3, #2
 8003880:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  if (macconf != NULL)
 8003884:	2900      	cmp	r1, #0
 8003886:	d071      	beq.n	800396c <HAL_ETH_ConfigMAC+0x104>
    tmpreg = (heth->Instance)->MACCR;
 8003888:	6802      	ldr	r2, [r0, #0]
 800388a:	6813      	ldr	r3, [r2, #0]
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800388c:	4941      	ldr	r1, [pc, #260]	; (8003994 <HAL_ETH_ConfigMAC+0x12c>)
 800388e:	4019      	ands	r1, r3
                         macconf->BackOffLimit | 
 8003890:	6823      	ldr	r3, [r4, #0]
 8003892:	6860      	ldr	r0, [r4, #4]
 8003894:	4303      	orrs	r3, r0
 8003896:	68a0      	ldr	r0, [r4, #8]
 8003898:	4303      	orrs	r3, r0
 800389a:	68e0      	ldr	r0, [r4, #12]
 800389c:	4303      	orrs	r3, r0
 800389e:	6920      	ldr	r0, [r4, #16]
 80038a0:	4303      	orrs	r3, r0
 80038a2:	6960      	ldr	r0, [r4, #20]
 80038a4:	4303      	orrs	r3, r0
 80038a6:	69a0      	ldr	r0, [r4, #24]
 80038a8:	4303      	orrs	r3, r0
 80038aa:	69e0      	ldr	r0, [r4, #28]
 80038ac:	4303      	orrs	r3, r0
 80038ae:	6a20      	ldr	r0, [r4, #32]
 80038b0:	4303      	orrs	r3, r0
 80038b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80038b4:	4303      	orrs	r3, r0
 80038b6:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80038b8:	4303      	orrs	r3, r0
 80038ba:	68a8      	ldr	r0, [r5, #8]
 80038bc:	4303      	orrs	r3, r0
 80038be:	68e8      	ldr	r0, [r5, #12]
 80038c0:	4303      	orrs	r3, r0
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 80038c2:	430b      	orrs	r3, r1
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 80038c4:	6013      	str	r3, [r2, #0]
    tmpreg = (heth->Instance)->MACCR;
 80038c6:	682b      	ldr	r3, [r5, #0]
 80038c8:	681e      	ldr	r6, [r3, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80038ca:	2001      	movs	r0, #1
 80038cc:	f7fe f94e 	bl	8001b6c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 80038d0:	682b      	ldr	r3, [r5, #0]
 80038d2:	601e      	str	r6, [r3, #0]
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80038d4:	682a      	ldr	r2, [r5, #0]
 80038d6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80038d8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80038da:	430b      	orrs	r3, r1
                                          macconf->SourceAddrFilter |
 80038dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80038de:	430b      	orrs	r3, r1
                                          macconf->PassControlFrames |
 80038e0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80038e2:	430b      	orrs	r3, r1
                                          macconf->BroadcastFramesReception | 
 80038e4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80038e6:	430b      	orrs	r3, r1
                                          macconf->DestinationAddrFilter |
 80038e8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80038ea:	430b      	orrs	r3, r1
                                          macconf->PromiscuousMode |
 80038ec:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80038ee:	430b      	orrs	r3, r1
                                          macconf->MulticastFramesFilter |
 80038f0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80038f2:	430b      	orrs	r3, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 80038f4:	6053      	str	r3, [r2, #4]
     tmpreg = (heth->Instance)->MACFFR;
 80038f6:	682b      	ldr	r3, [r5, #0]
 80038f8:	685e      	ldr	r6, [r3, #4]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80038fa:	2001      	movs	r0, #1
 80038fc:	f7fe f936 	bl	8001b6c <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 8003900:	682b      	ldr	r3, [r5, #0]
 8003902:	605e      	str	r6, [r3, #4]
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8003904:	682b      	ldr	r3, [r5, #0]
 8003906:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 8003908:	609a      	str	r2, [r3, #8]
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800390a:	682b      	ldr	r3, [r5, #0]
 800390c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800390e:	60da      	str	r2, [r3, #12]
     tmpreg = (heth->Instance)->MACFCR;
 8003910:	6829      	ldr	r1, [r5, #0]
 8003912:	698a      	ldr	r2, [r1, #24]
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 8003914:	f022 02be 	bic.w	r2, r2, #190	; 0xbe
 8003918:	0412      	lsls	r2, r2, #16
 800391a:	0c12      	lsrs	r2, r2, #16
                          macconf->ReceiveFlowControl |
 800391c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800391e:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8003920:	4303      	orrs	r3, r0
 8003922:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8003924:	4303      	orrs	r3, r0
 8003926:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8003928:	4303      	orrs	r3, r0
 800392a:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 800392c:	4303      	orrs	r3, r0
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800392e:	6d60      	ldr	r0, [r4, #84]	; 0x54
                          macconf->ReceiveFlowControl |
 8003930:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 8003934:	4313      	orrs	r3, r2
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 8003936:	618b      	str	r3, [r1, #24]
     tmpreg = (heth->Instance)->MACFCR;
 8003938:	682b      	ldr	r3, [r5, #0]
 800393a:	699e      	ldr	r6, [r3, #24]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800393c:	2001      	movs	r0, #1
 800393e:	f7fe f915 	bl	8001b6c <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 8003942:	682b      	ldr	r3, [r5, #0]
 8003944:	619e      	str	r6, [r3, #24]
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8003946:	682a      	ldr	r2, [r5, #0]
 8003948:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800394a:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800394c:	430b      	orrs	r3, r1
 800394e:	61d3      	str	r3, [r2, #28]
      tmpreg = (heth->Instance)->MACVLANTR;
 8003950:	682b      	ldr	r3, [r5, #0]
 8003952:	69dc      	ldr	r4, [r3, #28]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8003954:	2001      	movs	r0, #1
 8003956:	f7fe f909 	bl	8001b6c <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 800395a:	682b      	ldr	r3, [r5, #0]
 800395c:	61dc      	str	r4, [r3, #28]
  heth->State= HAL_ETH_STATE_READY;
 800395e:	2301      	movs	r3, #1
 8003960:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
  __HAL_UNLOCK(heth);
 8003964:	2000      	movs	r0, #0
 8003966:	f885 0045 	strb.w	r0, [r5, #69]	; 0x45
}
 800396a:	bd70      	pop	{r4, r5, r6, pc}
    tmpreg = (heth->Instance)->MACCR;
 800396c:	6801      	ldr	r1, [r0, #0]
 800396e:	680a      	ldr	r2, [r1, #0]
    tmpreg &= ~((uint32_t)0x00004800);
 8003970:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8003974:	6883      	ldr	r3, [r0, #8]
 8003976:	68c0      	ldr	r0, [r0, #12]
 8003978:	4303      	orrs	r3, r0
 800397a:	4313      	orrs	r3, r2
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800397c:	600b      	str	r3, [r1, #0]
    tmpreg = (heth->Instance)->MACCR;
 800397e:	682b      	ldr	r3, [r5, #0]
 8003980:	681c      	ldr	r4, [r3, #0]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003982:	2001      	movs	r0, #1
 8003984:	f7fe f8f2 	bl	8001b6c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 8003988:	682b      	ldr	r3, [r5, #0]
 800398a:	601c      	str	r4, [r3, #0]
 800398c:	e7e7      	b.n	800395e <HAL_ETH_ConfigMAC+0xf6>
  __HAL_LOCK(heth);
 800398e:	2002      	movs	r0, #2
}
 8003990:	4770      	bx	lr
 8003992:	bf00      	nop
 8003994:	ff20810f 	.word	0xff20810f

08003998 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800399c:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800399e:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039a0:	4e78      	ldr	r6, [pc, #480]	; (8003b84 <HAL_GPIO_Init+0x1ec>)

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80039a2:	f8df c1ec 	ldr.w	ip, [pc, #492]	; 8003b90 <HAL_GPIO_Init+0x1f8>
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80039a6:	4d78      	ldr	r5, [pc, #480]	; (8003b88 <HAL_GPIO_Init+0x1f0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80039a8:	f8df e1e8 	ldr.w	lr, [pc, #488]	; 8003b94 <HAL_GPIO_Init+0x1fc>
 80039ac:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 8003b98 <HAL_GPIO_Init+0x200>
 80039b0:	e049      	b.n	8003a46 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR; 
 80039b2:	f8d0 a008 	ldr.w	sl, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80039b6:	ea4f 0b43 	mov.w	fp, r3, lsl #1
 80039ba:	2203      	movs	r2, #3
 80039bc:	fa02 f20b 	lsl.w	r2, r2, fp
 80039c0:	ea2a 0a02 	bic.w	sl, sl, r2
        temp |= (GPIO_Init->Speed << (position * 2));
 80039c4:	68ca      	ldr	r2, [r1, #12]
 80039c6:	fa02 f20b 	lsl.w	r2, r2, fp
 80039ca:	ea42 020a 	orr.w	r2, r2, sl
        GPIOx->OSPEEDR = temp;
 80039ce:	6082      	str	r2, [r0, #8]
        temp = GPIOx->OTYPER;
 80039d0:	6842      	ldr	r2, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039d2:	ea22 0a04 	bic.w	sl, r2, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80039d6:	684a      	ldr	r2, [r1, #4]
 80039d8:	f3c2 1400 	ubfx	r4, r2, #4, #1
 80039dc:	409c      	lsls	r4, r3
 80039de:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->OTYPER = temp;
 80039e2:	6044      	str	r4, [r0, #4]
 80039e4:	e03d      	b.n	8003a62 <HAL_GPIO_Init+0xca>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80039e6:	2200      	movs	r2, #0
 80039e8:	fa02 f20b 	lsl.w	r2, r2, fp
 80039ec:	ea42 020a 	orr.w	r2, r2, sl
        SYSCFG->EXTICR[position >> 2] = temp;
 80039f0:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 80039f2:	68ac      	ldr	r4, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 80039f4:	ea6f 0208 	mvn.w	r2, r8
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80039f8:	684f      	ldr	r7, [r1, #4]
 80039fa:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80039fe:	bf0c      	ite	eq
 8003a00:	4014      	andeq	r4, r2
        {
          temp |= iocurrent;
 8003a02:	ea48 0404 	orrne.w	r4, r8, r4
        }
        EXTI->RTSR = temp;
 8003a06:	60ac      	str	r4, [r5, #8]

        temp = EXTI->FTSR;
 8003a08:	68ec      	ldr	r4, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a0a:	684f      	ldr	r7, [r1, #4]
 8003a0c:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
        temp &= ~((uint32_t)iocurrent);
 8003a10:	bf0c      	ite	eq
 8003a12:	4014      	andeq	r4, r2
        {
          temp |= iocurrent;
 8003a14:	ea48 0404 	orrne.w	r4, r8, r4
        }
        EXTI->FTSR = temp;
 8003a18:	60ec      	str	r4, [r5, #12]

        temp = EXTI->EMR;
 8003a1a:	686c      	ldr	r4, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a1c:	684f      	ldr	r7, [r1, #4]
 8003a1e:	f417 3f00 	tst.w	r7, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8003a22:	bf0c      	ite	eq
 8003a24:	4014      	andeq	r4, r2
        {
          temp |= iocurrent;
 8003a26:	ea48 0404 	orrne.w	r4, r8, r4
        }
        EXTI->EMR = temp;
 8003a2a:	606c      	str	r4, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a2c:	682c      	ldr	r4, [r5, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a2e:	684f      	ldr	r7, [r1, #4]
 8003a30:	f417 3f80 	tst.w	r7, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8003a34:	bf0c      	ite	eq
 8003a36:	4022      	andeq	r2, r4
        {
          temp |= iocurrent;
 8003a38:	ea48 0204 	orrne.w	r2, r8, r4
        }
        EXTI->IMR = temp;
 8003a3c:	602a      	str	r2, [r5, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003a3e:	3301      	adds	r3, #1
 8003a40:	2b10      	cmp	r3, #16
 8003a42:	f000 809b 	beq.w	8003b7c <HAL_GPIO_Init+0x1e4>
    ioposition = ((uint32_t)0x01) << position;
 8003a46:	2401      	movs	r4, #1
 8003a48:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a4a:	680a      	ldr	r2, [r1, #0]
 8003a4c:	ea04 0802 	and.w	r8, r4, r2
    if(iocurrent == ioposition)
 8003a50:	ea34 0202 	bics.w	r2, r4, r2
 8003a54:	d1f3      	bne.n	8003a3e <HAL_GPIO_Init+0xa6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003a56:	684a      	ldr	r2, [r1, #4]
 8003a58:	f002 0203 	and.w	r2, r2, #3
 8003a5c:	3a01      	subs	r2, #1
 8003a5e:	2a01      	cmp	r2, #1
 8003a60:	d9a7      	bls.n	80039b2 <HAL_GPIO_Init+0x1a>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a62:	684a      	ldr	r2, [r1, #4]
 8003a64:	f002 0203 	and.w	r2, r2, #3
 8003a68:	2a03      	cmp	r2, #3
 8003a6a:	d025      	beq.n	8003ab8 <HAL_GPIO_Init+0x120>
        temp = GPIOx->PUPDR;
 8003a6c:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003a6e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
 8003a72:	2203      	movs	r2, #3
 8003a74:	fa02 f20a 	lsl.w	r2, r2, sl
 8003a78:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003a7c:	688a      	ldr	r2, [r1, #8]
 8003a7e:	fa02 f20a 	lsl.w	r2, r2, sl
 8003a82:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8003a84:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a86:	684a      	ldr	r2, [r1, #4]
 8003a88:	f002 0203 	and.w	r2, r2, #3
 8003a8c:	2a02      	cmp	r2, #2
 8003a8e:	d113      	bne.n	8003ab8 <HAL_GPIO_Init+0x120>
        temp = GPIOx->AFR[position >> 3];
 8003a90:	08dc      	lsrs	r4, r3, #3
 8003a92:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 8003a96:	f8d4 a020 	ldr.w	sl, [r4, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003a9a:	f003 0207 	and.w	r2, r3, #7
 8003a9e:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8003aa2:	220f      	movs	r2, #15
 8003aa4:	fa02 f20b 	lsl.w	r2, r2, fp
 8003aa8:	ea2a 0a02 	bic.w	sl, sl, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003aac:	690a      	ldr	r2, [r1, #16]
 8003aae:	fa02 f20b 	lsl.w	r2, r2, fp
 8003ab2:	ea42 020a 	orr.w	r2, r2, sl
        GPIOx->AFR[position >> 3] = temp;
 8003ab6:	6222      	str	r2, [r4, #32]
      temp = GPIOx->MODER;
 8003ab8:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003aba:	ea4f 0a43 	mov.w	sl, r3, lsl #1
 8003abe:	2203      	movs	r2, #3
 8003ac0:	fa02 f20a 	lsl.w	r2, r2, sl
 8003ac4:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003ac8:	684a      	ldr	r2, [r1, #4]
 8003aca:	f002 0203 	and.w	r2, r2, #3
 8003ace:	fa02 f20a 	lsl.w	r2, r2, sl
 8003ad2:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8003ad4:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ad6:	684a      	ldr	r2, [r1, #4]
 8003ad8:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 8003adc:	d0af      	beq.n	8003a3e <HAL_GPIO_Init+0xa6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ade:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8003ae0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ae4:	6472      	str	r2, [r6, #68]	; 0x44
 8003ae6:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8003ae8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003aec:	9201      	str	r2, [sp, #4]
 8003aee:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8003af0:	f023 0403 	bic.w	r4, r3, #3
 8003af4:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8003af8:	f504 349c 	add.w	r4, r4, #79872	; 0x13800
 8003afc:	f8d4 a008 	ldr.w	sl, [r4, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003b00:	f003 0203 	and.w	r2, r3, #3
 8003b04:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8003b08:	220f      	movs	r2, #15
 8003b0a:	fa02 f20b 	lsl.w	r2, r2, fp
 8003b0e:	ea2a 0a02 	bic.w	sl, sl, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003b12:	4560      	cmp	r0, ip
 8003b14:	f43f af67 	beq.w	80039e6 <HAL_GPIO_Init+0x4e>
 8003b18:	4570      	cmp	r0, lr
 8003b1a:	d01f      	beq.n	8003b5c <HAL_GPIO_Init+0x1c4>
 8003b1c:	4548      	cmp	r0, r9
 8003b1e:	d01f      	beq.n	8003b60 <HAL_GPIO_Init+0x1c8>
 8003b20:	4a1a      	ldr	r2, [pc, #104]	; (8003b8c <HAL_GPIO_Init+0x1f4>)
 8003b22:	4290      	cmp	r0, r2
 8003b24:	d01e      	beq.n	8003b64 <HAL_GPIO_Init+0x1cc>
 8003b26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b2a:	4290      	cmp	r0, r2
 8003b2c:	d01c      	beq.n	8003b68 <HAL_GPIO_Init+0x1d0>
 8003b2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b32:	4290      	cmp	r0, r2
 8003b34:	d01a      	beq.n	8003b6c <HAL_GPIO_Init+0x1d4>
 8003b36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b3a:	4290      	cmp	r0, r2
 8003b3c:	d018      	beq.n	8003b70 <HAL_GPIO_Init+0x1d8>
 8003b3e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b42:	4290      	cmp	r0, r2
 8003b44:	d016      	beq.n	8003b74 <HAL_GPIO_Init+0x1dc>
 8003b46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b4a:	4290      	cmp	r0, r2
 8003b4c:	d014      	beq.n	8003b78 <HAL_GPIO_Init+0x1e0>
 8003b4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b52:	4290      	cmp	r0, r2
 8003b54:	bf0c      	ite	eq
 8003b56:	2209      	moveq	r2, #9
 8003b58:	220a      	movne	r2, #10
 8003b5a:	e745      	b.n	80039e8 <HAL_GPIO_Init+0x50>
 8003b5c:	2201      	movs	r2, #1
 8003b5e:	e743      	b.n	80039e8 <HAL_GPIO_Init+0x50>
 8003b60:	2202      	movs	r2, #2
 8003b62:	e741      	b.n	80039e8 <HAL_GPIO_Init+0x50>
 8003b64:	2203      	movs	r2, #3
 8003b66:	e73f      	b.n	80039e8 <HAL_GPIO_Init+0x50>
 8003b68:	2204      	movs	r2, #4
 8003b6a:	e73d      	b.n	80039e8 <HAL_GPIO_Init+0x50>
 8003b6c:	2205      	movs	r2, #5
 8003b6e:	e73b      	b.n	80039e8 <HAL_GPIO_Init+0x50>
 8003b70:	2206      	movs	r2, #6
 8003b72:	e739      	b.n	80039e8 <HAL_GPIO_Init+0x50>
 8003b74:	2207      	movs	r2, #7
 8003b76:	e737      	b.n	80039e8 <HAL_GPIO_Init+0x50>
 8003b78:	2208      	movs	r2, #8
 8003b7a:	e735      	b.n	80039e8 <HAL_GPIO_Init+0x50>
      }
    }
  }
}
 8003b7c:	b003      	add	sp, #12
 8003b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b82:	bf00      	nop
 8003b84:	40023800 	.word	0x40023800
 8003b88:	40013c00 	.word	0x40013c00
 8003b8c:	40020c00 	.word	0x40020c00
 8003b90:	40020000 	.word	0x40020000
 8003b94:	40020400 	.word	0x40020400
 8003b98:	40020800 	.word	0x40020800

08003b9c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b9c:	b10a      	cbz	r2, 8003ba2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b9e:	6181      	str	r1, [r0, #24]
 8003ba0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003ba2:	0409      	lsls	r1, r1, #16
 8003ba4:	6181      	str	r1, [r0, #24]
  }
}
 8003ba6:	4770      	bx	lr

08003ba8 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003ba8:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003baa:	ea01 0203 	and.w	r2, r1, r3
 8003bae:	ea21 0103 	bic.w	r1, r1, r3
 8003bb2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8003bb6:	6181      	str	r1, [r0, #24]
}
 8003bb8:	4770      	bx	lr
	...

08003bbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003bbc:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003bbe:	4b05      	ldr	r3, [pc, #20]	; (8003bd4 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003bc0:	695b      	ldr	r3, [r3, #20]
 8003bc2:	4203      	tst	r3, r0
 8003bc4:	d100      	bne.n	8003bc8 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8003bc6:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003bc8:	4b02      	ldr	r3, [pc, #8]	; (8003bd4 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003bca:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003bcc:	f7fd f92c 	bl	8000e28 <HAL_GPIO_EXTI_Callback>
}
 8003bd0:	e7f9      	b.n	8003bc6 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003bd2:	bf00      	nop
 8003bd4:	40013c00 	.word	0x40013c00

08003bd8 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003bd8:	6803      	ldr	r3, [r0, #0]
 8003bda:	699a      	ldr	r2, [r3, #24]
 8003bdc:	f012 0f02 	tst.w	r2, #2
 8003be0:	d001      	beq.n	8003be6 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003be2:	2200      	movs	r2, #0
 8003be4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003be6:	6803      	ldr	r3, [r0, #0]
 8003be8:	699a      	ldr	r2, [r3, #24]
 8003bea:	f012 0f01 	tst.w	r2, #1
 8003bee:	d103      	bne.n	8003bf8 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003bf0:	699a      	ldr	r2, [r3, #24]
 8003bf2:	f042 0201 	orr.w	r2, r2, #1
 8003bf6:	619a      	str	r2, [r3, #24]
  }
}
 8003bf8:	4770      	bx	lr

08003bfa <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003bfa:	b430      	push	{r4, r5}
 8003bfc:	9c02      	ldr	r4, [sp, #8]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003bfe:	6805      	ldr	r5, [r0, #0]
 8003c00:	6868      	ldr	r0, [r5, #4]
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c02:	4323      	orrs	r3, r4
 8003c04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003c08:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8003c0c:	430b      	orrs	r3, r1
 8003c0e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c12:	0d64      	lsrs	r4, r4, #21
 8003c14:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8003c18:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8003c1c:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8003c20:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8003c24:	f044 0403 	orr.w	r4, r4, #3
 8003c28:	ea20 0404 	bic.w	r4, r0, r4
 8003c2c:	4323      	orrs	r3, r4
 8003c2e:	606b      	str	r3, [r5, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003c30:	bc30      	pop	{r4, r5}
 8003c32:	4770      	bx	lr

08003c34 <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003c34:	f011 0f01 	tst.w	r1, #1
 8003c38:	d01c      	beq.n	8003c74 <I2C_Disable_IRQ+0x40>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c3a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003c3e:	f003 0328 	and.w	r3, r3, #40	; 0x28
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003c42:	2b28      	cmp	r3, #40	; 0x28
 8003c44:	bf0c      	ite	eq
 8003c46:	2342      	moveq	r3, #66	; 0x42
 8003c48:	23f2      	movne	r3, #242	; 0xf2
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003c4a:	f011 0f02 	tst.w	r1, #2
 8003c4e:	d009      	beq.n	8003c64 <I2C_Disable_IRQ+0x30>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003c50:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8003c54:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8003c58:	2a28      	cmp	r2, #40	; 0x28
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003c5a:	bf0c      	ite	eq
 8003c5c:	f043 0344 	orreq.w	r3, r3, #68	; 0x44
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003c60:	f043 03f4 	orrne.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003c64:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 8003c68:	d106      	bne.n	8003c78 <I2C_Disable_IRQ+0x44>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003c6a:	2910      	cmp	r1, #16
 8003c6c:	d110      	bne.n	8003c90 <I2C_Disable_IRQ+0x5c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003c6e:	f043 0390 	orr.w	r3, r3, #144	; 0x90
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003c72:	e007      	b.n	8003c84 <I2C_Disable_IRQ+0x50>
  uint32_t tmpisr = 0U;
 8003c74:	2300      	movs	r3, #0
 8003c76:	e7e8      	b.n	8003c4a <I2C_Disable_IRQ+0x16>
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003c78:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003c7c:	2940      	cmp	r1, #64	; 0x40
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003c7e:	bf08      	it	eq
 8003c80:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003c84:	6801      	ldr	r1, [r0, #0]
 8003c86:	680a      	ldr	r2, [r1, #0]
 8003c88:	ea22 0303 	bic.w	r3, r2, r3
 8003c8c:	600b      	str	r3, [r1, #0]
}
 8003c8e:	4770      	bx	lr
  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003c90:	2920      	cmp	r1, #32
 8003c92:	d1f3      	bne.n	8003c7c <I2C_Disable_IRQ+0x48>
    tmpisr |= I2C_IT_STOPI;
 8003c94:	f043 0320 	orr.w	r3, r3, #32
  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003c98:	e7f4      	b.n	8003c84 <I2C_Disable_IRQ+0x50>

08003c9a <I2C_IsErrorOccurred>:
{
 8003c9a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c9e:	4605      	mov	r5, r0
  uint32_t itflag   = hi2c->Instance->ISR;
 8003ca0:	6803      	ldr	r3, [r0, #0]
 8003ca2:	699f      	ldr	r7, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003ca4:	f017 0710 	ands.w	r7, r7, #16
 8003ca8:	d052      	beq.n	8003d50 <I2C_IsErrorOccurred+0xb6>
 8003caa:	460e      	mov	r6, r1
 8003cac:	4690      	mov	r8, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003cae:	2210      	movs	r2, #16
 8003cb0:	61da      	str	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003cb2:	2400      	movs	r4, #0
 8003cb4:	46a1      	mov	r9, r4
 8003cb6:	46a2      	mov	sl, r4
 8003cb8:	4627      	mov	r7, r4
              hi2c->State = HAL_I2C_STATE_READY;
 8003cba:	f04f 0b20 	mov.w	fp, #32
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003cbe:	682a      	ldr	r2, [r5, #0]
 8003cc0:	6993      	ldr	r3, [r2, #24]
 8003cc2:	f013 0f20 	tst.w	r3, #32
 8003cc6:	d13c      	bne.n	8003d42 <I2C_IsErrorOccurred+0xa8>
 8003cc8:	2c00      	cmp	r4, #0
 8003cca:	d13a      	bne.n	8003d42 <I2C_IsErrorOccurred+0xa8>
      if (Timeout != HAL_MAX_DELAY)
 8003ccc:	463c      	mov	r4, r7
 8003cce:	f1b6 3fff 	cmp.w	r6, #4294967295
 8003cd2:	d0f5      	beq.n	8003cc0 <I2C_IsErrorOccurred+0x26>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003cd4:	f7fd ff44 	bl	8001b60 <HAL_GetTick>
 8003cd8:	4654      	mov	r4, sl
 8003cda:	eba0 0008 	sub.w	r0, r0, r8
 8003cde:	42b0      	cmp	r0, r6
 8003ce0:	d801      	bhi.n	8003ce6 <I2C_IsErrorOccurred+0x4c>
 8003ce2:	2e00      	cmp	r6, #0
 8003ce4:	d1eb      	bne.n	8003cbe <I2C_IsErrorOccurred+0x24>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003ce6:	682a      	ldr	r2, [r5, #0]
 8003ce8:	6850      	ldr	r0, [r2, #4]
          tmp2 = hi2c->Mode;
 8003cea:	f895 3042 	ldrb.w	r3, [r5, #66]	; 0x42
 8003cee:	b2db      	uxtb	r3, r3
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003cf0:	6991      	ldr	r1, [r2, #24]
 8003cf2:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 8003cf6:	d004      	beq.n	8003d02 <I2C_IsErrorOccurred+0x68>
              (tmp1 != I2C_CR2_STOP) && \
 8003cf8:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 8003cfc:	d101      	bne.n	8003d02 <I2C_IsErrorOccurred+0x68>
 8003cfe:	2b20      	cmp	r3, #32
 8003d00:	d117      	bne.n	8003d32 <I2C_IsErrorOccurred+0x98>
{
 8003d02:	464c      	mov	r4, r9
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d04:	682b      	ldr	r3, [r5, #0]
 8003d06:	699b      	ldr	r3, [r3, #24]
 8003d08:	f013 0f20 	tst.w	r3, #32
 8003d0c:	d1d7      	bne.n	8003cbe <I2C_IsErrorOccurred+0x24>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003d0e:	f7fd ff27 	bl	8001b60 <HAL_GetTick>
 8003d12:	eba0 0008 	sub.w	r0, r0, r8
 8003d16:	2819      	cmp	r0, #25
 8003d18:	d9f4      	bls.n	8003d04 <I2C_IsErrorOccurred+0x6a>
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d1a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8003d1c:	f043 0320 	orr.w	r3, r3, #32
 8003d20:	646b      	str	r3, [r5, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003d22:	f885 b041 	strb.w	fp, [r5, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d26:	f885 9042 	strb.w	r9, [r5, #66]	; 0x42
              __HAL_UNLOCK(hi2c);
 8003d2a:	f885 9040 	strb.w	r9, [r5, #64]	; 0x40
              status = HAL_ERROR;
 8003d2e:	2401      	movs	r4, #1
 8003d30:	e7e8      	b.n	8003d04 <I2C_IsErrorOccurred+0x6a>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003d32:	6853      	ldr	r3, [r2, #4]
 8003d34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d38:	6053      	str	r3, [r2, #4]
            tickstart = HAL_GetTick();
 8003d3a:	f7fd ff11 	bl	8001b60 <HAL_GetTick>
 8003d3e:	4680      	mov	r8, r0
 8003d40:	e7df      	b.n	8003d02 <I2C_IsErrorOccurred+0x68>
    if (status == HAL_OK)
 8003d42:	2c00      	cmp	r4, #0
 8003d44:	d13f      	bne.n	8003dc6 <I2C_IsErrorOccurred+0x12c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d46:	2320      	movs	r3, #32
 8003d48:	61d3      	str	r3, [r2, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8003d4a:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8003d4c:	2401      	movs	r4, #1
 8003d4e:	e000      	b.n	8003d52 <I2C_IsErrorOccurred+0xb8>
  HAL_StatusTypeDef status = HAL_OK;
 8003d50:	2400      	movs	r4, #0
  itflag = hi2c->Instance->ISR;
 8003d52:	682a      	ldr	r2, [r5, #0]
 8003d54:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003d56:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003d5a:	d005      	beq.n	8003d68 <I2C_IsErrorOccurred+0xce>
    error_code |= HAL_I2C_ERROR_BERR;
 8003d5c:	f047 0701 	orr.w	r7, r7, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003d60:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d64:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 8003d66:	2401      	movs	r4, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003d68:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003d6c:	d02d      	beq.n	8003dca <I2C_IsErrorOccurred+0x130>
    error_code |= HAL_I2C_ERROR_OVR;
 8003d6e:	f047 0708 	orr.w	r7, r7, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003d72:	682a      	ldr	r2, [r5, #0]
 8003d74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d78:	61d1      	str	r1, [r2, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003d7a:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003d7e:	d005      	beq.n	8003d8c <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8003d80:	f047 0702 	orr.w	r7, r7, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003d84:	682b      	ldr	r3, [r5, #0]
 8003d86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d8a:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8003d8c:	4628      	mov	r0, r5
 8003d8e:	f7ff ff23 	bl	8003bd8 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8003d92:	682a      	ldr	r2, [r5, #0]
 8003d94:	6853      	ldr	r3, [r2, #4]
 8003d96:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8003d9a:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8003d9e:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8003da2:	f023 0301 	bic.w	r3, r3, #1
 8003da6:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 8003da8:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8003daa:	431f      	orrs	r7, r3
 8003dac:	646f      	str	r7, [r5, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003dae:	2320      	movs	r3, #32
 8003db0:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003db4:	2300      	movs	r3, #0
 8003db6:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8003dba:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
 8003dbe:	2401      	movs	r4, #1
}
 8003dc0:	4620      	mov	r0, r4
 8003dc2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    error_code |= HAL_I2C_ERROR_AF;
 8003dc6:	2704      	movs	r7, #4
 8003dc8:	e7c3      	b.n	8003d52 <I2C_IsErrorOccurred+0xb8>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003dca:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003dce:	d1d7      	bne.n	8003d80 <I2C_IsErrorOccurred+0xe6>
  if (status != HAL_OK)
 8003dd0:	2c00      	cmp	r4, #0
 8003dd2:	d0f5      	beq.n	8003dc0 <I2C_IsErrorOccurred+0x126>
 8003dd4:	e7da      	b.n	8003d8c <I2C_IsErrorOccurred+0xf2>

08003dd6 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003dd6:	b570      	push	{r4, r5, r6, lr}
 8003dd8:	4604      	mov	r4, r0
 8003dda:	460d      	mov	r5, r1
 8003ddc:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	f013 0f02 	tst.w	r3, #2
 8003de6:	d11d      	bne.n	8003e24 <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003de8:	4632      	mov	r2, r6
 8003dea:	4629      	mov	r1, r5
 8003dec:	4620      	mov	r0, r4
 8003dee:	f7ff ff54 	bl	8003c9a <I2C_IsErrorOccurred>
 8003df2:	b9c8      	cbnz	r0, 8003e28 <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 8003df4:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003df8:	d0f1      	beq.n	8003dde <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dfa:	f7fd feb1 	bl	8001b60 <HAL_GetTick>
 8003dfe:	1b80      	subs	r0, r0, r6
 8003e00:	42a8      	cmp	r0, r5
 8003e02:	d801      	bhi.n	8003e08 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8003e04:	2d00      	cmp	r5, #0
 8003e06:	d1ea      	bne.n	8003dde <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e08:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003e0a:	f043 0320 	orr.w	r3, r3, #32
 8003e0e:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003e10:	2320      	movs	r3, #32
 8003e12:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e16:	2300      	movs	r3, #0
 8003e18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8003e1c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8003e20:	2001      	movs	r0, #1
 8003e22:	e000      	b.n	8003e26 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 8003e24:	2000      	movs	r0, #0
}
 8003e26:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8003e28:	2001      	movs	r0, #1
 8003e2a:	e7fc      	b.n	8003e26 <I2C_WaitOnTXISFlagUntilTimeout+0x50>

08003e2c <I2C_WaitOnFlagUntilTimeout>:
{
 8003e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e30:	4680      	mov	r8, r0
 8003e32:	460f      	mov	r7, r1
 8003e34:	4616      	mov	r6, r2
 8003e36:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e38:	f8d8 3000 	ldr.w	r3, [r8]
 8003e3c:	699c      	ldr	r4, [r3, #24]
 8003e3e:	ea37 0204 	bics.w	r2, r7, r4
 8003e42:	bf0c      	ite	eq
 8003e44:	2401      	moveq	r4, #1
 8003e46:	2400      	movne	r4, #0
 8003e48:	42b4      	cmp	r4, r6
 8003e4a:	d11a      	bne.n	8003e82 <I2C_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8003e4c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003e50:	d0f4      	beq.n	8003e3c <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e52:	f7fd fe85 	bl	8001b60 <HAL_GetTick>
 8003e56:	9b06      	ldr	r3, [sp, #24]
 8003e58:	1ac0      	subs	r0, r0, r3
 8003e5a:	42a8      	cmp	r0, r5
 8003e5c:	d801      	bhi.n	8003e62 <I2C_WaitOnFlagUntilTimeout+0x36>
 8003e5e:	2d00      	cmp	r5, #0
 8003e60:	d1ea      	bne.n	8003e38 <I2C_WaitOnFlagUntilTimeout+0xc>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e62:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8003e66:	f043 0320 	orr.w	r3, r3, #32
 8003e6a:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003e6e:	2320      	movs	r3, #32
 8003e70:	f888 3041 	strb.w	r3, [r8, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e74:	2300      	movs	r3, #0
 8003e76:	f888 3042 	strb.w	r3, [r8, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8003e7a:	f888 3040 	strb.w	r3, [r8, #64]	; 0x40
        return HAL_ERROR;
 8003e7e:	2001      	movs	r0, #1
 8003e80:	e000      	b.n	8003e84 <I2C_WaitOnFlagUntilTimeout+0x58>
  return HAL_OK;
 8003e82:	2000      	movs	r0, #0
}
 8003e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003e88 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8003e88:	b570      	push	{r4, r5, r6, lr}
 8003e8a:	4605      	mov	r5, r0
 8003e8c:	460c      	mov	r4, r1
 8003e8e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e90:	682b      	ldr	r3, [r5, #0]
 8003e92:	699b      	ldr	r3, [r3, #24]
 8003e94:	f013 0f20 	tst.w	r3, #32
 8003e98:	d11a      	bne.n	8003ed0 <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e9a:	4632      	mov	r2, r6
 8003e9c:	4621      	mov	r1, r4
 8003e9e:	4628      	mov	r0, r5
 8003ea0:	f7ff fefb 	bl	8003c9a <I2C_IsErrorOccurred>
 8003ea4:	b9b0      	cbnz	r0, 8003ed4 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ea6:	f7fd fe5b 	bl	8001b60 <HAL_GetTick>
 8003eaa:	1b80      	subs	r0, r0, r6
 8003eac:	42a0      	cmp	r0, r4
 8003eae:	d801      	bhi.n	8003eb4 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 8003eb0:	2c00      	cmp	r4, #0
 8003eb2:	d1ed      	bne.n	8003e90 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003eb4:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8003eb6:	f043 0320 	orr.w	r3, r3, #32
 8003eba:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003ebc:	2320      	movs	r3, #32
 8003ebe:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8003ec8:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8003ecc:	2001      	movs	r0, #1
}
 8003ece:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8003ed0:	2000      	movs	r0, #0
 8003ed2:	e7fc      	b.n	8003ece <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 8003ed4:	2001      	movs	r0, #1
 8003ed6:	e7fa      	b.n	8003ece <I2C_WaitOnSTOPFlagUntilTimeout+0x46>

08003ed8 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8003ed8:	b570      	push	{r4, r5, r6, lr}
 8003eda:	4604      	mov	r4, r0
 8003edc:	460d      	mov	r5, r1
 8003ede:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ee0:	6823      	ldr	r3, [r4, #0]
 8003ee2:	699b      	ldr	r3, [r3, #24]
 8003ee4:	f013 0f04 	tst.w	r3, #4
 8003ee8:	d149      	bne.n	8003f7e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003eea:	4632      	mov	r2, r6
 8003eec:	4629      	mov	r1, r5
 8003eee:	4620      	mov	r0, r4
 8003ef0:	f7ff fed3 	bl	8003c9a <I2C_IsErrorOccurred>
 8003ef4:	4601      	mov	r1, r0
 8003ef6:	2800      	cmp	r0, #0
 8003ef8:	d143      	bne.n	8003f82 <I2C_WaitOnRXNEFlagUntilTimeout+0xaa>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003efa:	6823      	ldr	r3, [r4, #0]
 8003efc:	699a      	ldr	r2, [r3, #24]
 8003efe:	f012 0f20 	tst.w	r2, #32
 8003f02:	d113      	bne.n	8003f2c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f04:	f7fd fe2c 	bl	8001b60 <HAL_GetTick>
 8003f08:	1b80      	subs	r0, r0, r6
 8003f0a:	42a8      	cmp	r0, r5
 8003f0c:	d801      	bhi.n	8003f12 <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 8003f0e:	2d00      	cmp	r5, #0
 8003f10:	d1e6      	bne.n	8003ee0 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f12:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003f14:	f043 0320 	orr.w	r3, r3, #32
 8003f18:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003f1a:	2320      	movs	r3, #32
 8003f1c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 8003f20:	2300      	movs	r3, #0
 8003f22:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8003f26:	2101      	movs	r1, #1
}
 8003f28:	4608      	mov	r0, r1
 8003f2a:	bd70      	pop	{r4, r5, r6, pc}
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003f2c:	699a      	ldr	r2, [r3, #24]
 8003f2e:	f012 0f04 	tst.w	r2, #4
 8003f32:	d002      	beq.n	8003f3a <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 8003f34:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8003f36:	2a00      	cmp	r2, #0
 8003f38:	d1f6      	bne.n	8003f28 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f3a:	699a      	ldr	r2, [r3, #24]
 8003f3c:	f012 0f10 	tst.w	r2, #16
 8003f40:	d01a      	beq.n	8003f78 <I2C_WaitOnRXNEFlagUntilTimeout+0xa0>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f42:	2210      	movs	r2, #16
 8003f44:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003f46:	2304      	movs	r3, #4
 8003f48:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f4a:	6823      	ldr	r3, [r4, #0]
 8003f4c:	2220      	movs	r2, #32
 8003f4e:	61da      	str	r2, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8003f50:	6821      	ldr	r1, [r4, #0]
 8003f52:	684b      	ldr	r3, [r1, #4]
 8003f54:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8003f58:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8003f5c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8003f60:	f023 0301 	bic.w	r3, r3, #1
 8003f64:	604b      	str	r3, [r1, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8003f66:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8003f70:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8003f74:	2101      	movs	r1, #1
 8003f76:	e7d7      	b.n	8003f28 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	6463      	str	r3, [r4, #68]	; 0x44
 8003f7c:	e7e5      	b.n	8003f4a <I2C_WaitOnRXNEFlagUntilTimeout+0x72>
  return HAL_OK;
 8003f7e:	2100      	movs	r1, #0
 8003f80:	e7d2      	b.n	8003f28 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
      return HAL_ERROR;
 8003f82:	2101      	movs	r1, #1
 8003f84:	e7d0      	b.n	8003f28 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
	...

08003f88 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8003f88:	2800      	cmp	r0, #0
 8003f8a:	d053      	beq.n	8004034 <HAL_I2C_Init+0xac>
{
 8003f8c:	b510      	push	{r4, lr}
 8003f8e:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f90:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d043      	beq.n	8004020 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f98:	2324      	movs	r3, #36	; 0x24
 8003f9a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8003f9e:	6822      	ldr	r2, [r4, #0]
 8003fa0:	6813      	ldr	r3, [r2, #0]
 8003fa2:	f023 0301 	bic.w	r3, r3, #1
 8003fa6:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003fa8:	6822      	ldr	r2, [r4, #0]
 8003faa:	6863      	ldr	r3, [r4, #4]
 8003fac:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8003fb0:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003fb2:	6822      	ldr	r2, [r4, #0]
 8003fb4:	6893      	ldr	r3, [r2, #8]
 8003fb6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003fba:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fbc:	68e3      	ldr	r3, [r4, #12]
 8003fbe:	2b01      	cmp	r3, #1
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003fc0:	6822      	ldr	r2, [r4, #0]
 8003fc2:	68a3      	ldr	r3, [r4, #8]
 8003fc4:	bf0c      	ite	eq
 8003fc6:	f443 4300 	orreq.w	r3, r3, #32768	; 0x8000
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003fca:	f443 4304 	orrne.w	r3, r3, #33792	; 0x8400
 8003fce:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003fd0:	68e3      	ldr	r3, [r4, #12]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d029      	beq.n	800402a <HAL_I2C_Init+0xa2>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003fd6:	6822      	ldr	r2, [r4, #0]
 8003fd8:	6851      	ldr	r1, [r2, #4]
 8003fda:	4b17      	ldr	r3, [pc, #92]	; (8004038 <HAL_I2C_Init+0xb0>)
 8003fdc:	430b      	orrs	r3, r1
 8003fde:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003fe0:	6822      	ldr	r2, [r4, #0]
 8003fe2:	68d3      	ldr	r3, [r2, #12]
 8003fe4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003fe8:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003fea:	6822      	ldr	r2, [r4, #0]
 8003fec:	6923      	ldr	r3, [r4, #16]
 8003fee:	6961      	ldr	r1, [r4, #20]
 8003ff0:	430b      	orrs	r3, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003ff2:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ff4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003ff8:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003ffa:	6822      	ldr	r2, [r4, #0]
 8003ffc:	69e3      	ldr	r3, [r4, #28]
 8003ffe:	6a21      	ldr	r1, [r4, #32]
 8004000:	430b      	orrs	r3, r1
 8004002:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8004004:	6822      	ldr	r2, [r4, #0]
 8004006:	6813      	ldr	r3, [r2, #0]
 8004008:	f043 0301 	orr.w	r3, r3, #1
 800400c:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800400e:	2000      	movs	r0, #0
 8004010:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004012:	2320      	movs	r3, #32
 8004014:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004018:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800401a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 800401e:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8004020:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8004024:	f7fd faf4 	bl	8001610 <HAL_I2C_MspInit>
 8004028:	e7b6      	b.n	8003f98 <HAL_I2C_Init+0x10>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800402a:	6823      	ldr	r3, [r4, #0]
 800402c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004030:	605a      	str	r2, [r3, #4]
 8004032:	e7d0      	b.n	8003fd6 <HAL_I2C_Init+0x4e>
    return HAL_ERROR;
 8004034:	2001      	movs	r0, #1
}
 8004036:	4770      	bx	lr
 8004038:	02008000 	.word	0x02008000

0800403c <HAL_I2C_Master_Transmit>:
{
 800403c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004040:	b082      	sub	sp, #8
 8004042:	460f      	mov	r7, r1
 8004044:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004046:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 800404a:	b2c9      	uxtb	r1, r1
 800404c:	2920      	cmp	r1, #32
 800404e:	f040 80a8 	bne.w	80041a2 <HAL_I2C_Master_Transmit+0x166>
 8004052:	4604      	mov	r4, r0
 8004054:	4690      	mov	r8, r2
 8004056:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 8004058:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800405c:	2b01      	cmp	r3, #1
 800405e:	f000 80a4 	beq.w	80041aa <HAL_I2C_Master_Transmit+0x16e>
 8004062:	f04f 0a01 	mov.w	sl, #1
 8004066:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800406a:	f7fd fd79 	bl	8001b60 <HAL_GetTick>
 800406e:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004070:	9000      	str	r0, [sp, #0]
 8004072:	2319      	movs	r3, #25
 8004074:	4652      	mov	r2, sl
 8004076:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800407a:	4620      	mov	r0, r4
 800407c:	f7ff fed6 	bl	8003e2c <I2C_WaitOnFlagUntilTimeout>
 8004080:	2800      	cmp	r0, #0
 8004082:	f040 8094 	bne.w	80041ae <HAL_I2C_Master_Transmit+0x172>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004086:	2321      	movs	r3, #33	; 0x21
 8004088:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800408c:	2310      	movs	r3, #16
 800408e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004092:	2300      	movs	r3, #0
 8004094:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8004096:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 800409a:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800409e:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	2bff      	cmp	r3, #255	; 0xff
 80040a6:	d947      	bls.n	8004138 <HAL_I2C_Master_Transmit+0xfc>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80040a8:	22ff      	movs	r2, #255	; 0xff
 80040aa:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80040ac:	4b44      	ldr	r3, [pc, #272]	; (80041c0 <HAL_I2C_Master_Transmit+0x184>)
 80040ae:	9300      	str	r3, [sp, #0]
 80040b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040b4:	4639      	mov	r1, r7
 80040b6:	4620      	mov	r0, r4
 80040b8:	f7ff fd9f 	bl	8003bfa <I2C_TransferConfig>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80040bc:	f04f 0800 	mov.w	r8, #0
 80040c0:	f04f 0980 	mov.w	r9, #128	; 0x80
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040c4:	f04f 7a00 	mov.w	sl, #33554432	; 0x2000000
    while (hi2c->XferCount > 0U)
 80040c8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d04c      	beq.n	800416a <HAL_I2C_Master_Transmit+0x12e>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040d0:	462a      	mov	r2, r5
 80040d2:	4631      	mov	r1, r6
 80040d4:	4620      	mov	r0, r4
 80040d6:	f7ff fe7e 	bl	8003dd6 <I2C_WaitOnTXISFlagUntilTimeout>
 80040da:	2800      	cmp	r0, #0
 80040dc:	d169      	bne.n	80041b2 <HAL_I2C_Master_Transmit+0x176>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80040de:	6823      	ldr	r3, [r4, #0]
 80040e0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80040e2:	7812      	ldrb	r2, [r2, #0]
 80040e4:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 80040e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040e8:	3301      	adds	r3, #1
 80040ea:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80040ec:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80040ee:	3b01      	subs	r3, #1
 80040f0:	b29b      	uxth	r3, r3
 80040f2:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80040f4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80040f6:	3b01      	subs	r3, #1
 80040f8:	b29b      	uxth	r3, r3
 80040fa:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040fc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80040fe:	b292      	uxth	r2, r2
 8004100:	2b00      	cmp	r3, #0
 8004102:	d1e1      	bne.n	80040c8 <HAL_I2C_Master_Transmit+0x8c>
 8004104:	2a00      	cmp	r2, #0
 8004106:	d0df      	beq.n	80040c8 <HAL_I2C_Master_Transmit+0x8c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004108:	9500      	str	r5, [sp, #0]
 800410a:	4633      	mov	r3, r6
 800410c:	4642      	mov	r2, r8
 800410e:	4649      	mov	r1, r9
 8004110:	4620      	mov	r0, r4
 8004112:	f7ff fe8b 	bl	8003e2c <I2C_WaitOnFlagUntilTimeout>
 8004116:	2800      	cmp	r0, #0
 8004118:	d14d      	bne.n	80041b6 <HAL_I2C_Master_Transmit+0x17a>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800411a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800411c:	b29b      	uxth	r3, r3
 800411e:	2bff      	cmp	r3, #255	; 0xff
 8004120:	d917      	bls.n	8004152 <HAL_I2C_Master_Transmit+0x116>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004122:	22ff      	movs	r2, #255	; 0xff
 8004124:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004126:	f8cd 8000 	str.w	r8, [sp]
 800412a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800412e:	4639      	mov	r1, r7
 8004130:	4620      	mov	r0, r4
 8004132:	f7ff fd62 	bl	8003bfa <I2C_TransferConfig>
 8004136:	e7c7      	b.n	80040c8 <HAL_I2C_Master_Transmit+0x8c>
      hi2c->XferSize = hi2c->XferCount;
 8004138:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800413a:	b292      	uxth	r2, r2
 800413c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800413e:	4b20      	ldr	r3, [pc, #128]	; (80041c0 <HAL_I2C_Master_Transmit+0x184>)
 8004140:	9300      	str	r3, [sp, #0]
 8004142:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004146:	b2d2      	uxtb	r2, r2
 8004148:	4639      	mov	r1, r7
 800414a:	4620      	mov	r0, r4
 800414c:	f7ff fd55 	bl	8003bfa <I2C_TransferConfig>
 8004150:	e7b4      	b.n	80040bc <HAL_I2C_Master_Transmit+0x80>
          hi2c->XferSize = hi2c->XferCount;
 8004152:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004154:	b292      	uxth	r2, r2
 8004156:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004158:	f8cd 8000 	str.w	r8, [sp]
 800415c:	4653      	mov	r3, sl
 800415e:	b2d2      	uxtb	r2, r2
 8004160:	4639      	mov	r1, r7
 8004162:	4620      	mov	r0, r4
 8004164:	f7ff fd49 	bl	8003bfa <I2C_TransferConfig>
 8004168:	e7ae      	b.n	80040c8 <HAL_I2C_Master_Transmit+0x8c>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800416a:	462a      	mov	r2, r5
 800416c:	4631      	mov	r1, r6
 800416e:	4620      	mov	r0, r4
 8004170:	f7ff fe8a 	bl	8003e88 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004174:	bb08      	cbnz	r0, 80041ba <HAL_I2C_Master_Transmit+0x17e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004176:	6823      	ldr	r3, [r4, #0]
 8004178:	2220      	movs	r2, #32
 800417a:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 800417c:	6821      	ldr	r1, [r4, #0]
 800417e:	684b      	ldr	r3, [r1, #4]
 8004180:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8004184:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8004188:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800418c:	f023 0301 	bic.w	r3, r3, #1
 8004190:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004192:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004196:	2300      	movs	r3, #0
 8004198:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 800419c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 80041a0:	e000      	b.n	80041a4 <HAL_I2C_Master_Transmit+0x168>
    return HAL_BUSY;
 80041a2:	2002      	movs	r0, #2
}
 80041a4:	b002      	add	sp, #8
 80041a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 80041aa:	2002      	movs	r0, #2
 80041ac:	e7fa      	b.n	80041a4 <HAL_I2C_Master_Transmit+0x168>
      return HAL_ERROR;
 80041ae:	2001      	movs	r0, #1
 80041b0:	e7f8      	b.n	80041a4 <HAL_I2C_Master_Transmit+0x168>
        return HAL_ERROR;
 80041b2:	2001      	movs	r0, #1
 80041b4:	e7f6      	b.n	80041a4 <HAL_I2C_Master_Transmit+0x168>
          return HAL_ERROR;
 80041b6:	2001      	movs	r0, #1
 80041b8:	e7f4      	b.n	80041a4 <HAL_I2C_Master_Transmit+0x168>
      return HAL_ERROR;
 80041ba:	2001      	movs	r0, #1
 80041bc:	e7f2      	b.n	80041a4 <HAL_I2C_Master_Transmit+0x168>
 80041be:	bf00      	nop
 80041c0:	80002000 	.word	0x80002000

080041c4 <HAL_I2C_Master_Receive>:
{
 80041c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041c8:	b082      	sub	sp, #8
 80041ca:	460f      	mov	r7, r1
 80041cc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  if (hi2c->State == HAL_I2C_STATE_READY)
 80041ce:	f890 1041 	ldrb.w	r1, [r0, #65]	; 0x41
 80041d2:	b2c9      	uxtb	r1, r1
 80041d4:	2920      	cmp	r1, #32
 80041d6:	f040 80a8 	bne.w	800432a <HAL_I2C_Master_Receive+0x166>
 80041da:	4604      	mov	r4, r0
 80041dc:	4690      	mov	r8, r2
 80041de:	4699      	mov	r9, r3
    __HAL_LOCK(hi2c);
 80041e0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	f000 80a4 	beq.w	8004332 <HAL_I2C_Master_Receive+0x16e>
 80041ea:	f04f 0a01 	mov.w	sl, #1
 80041ee:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80041f2:	f7fd fcb5 	bl	8001b60 <HAL_GetTick>
 80041f6:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80041f8:	9000      	str	r0, [sp, #0]
 80041fa:	2319      	movs	r3, #25
 80041fc:	4652      	mov	r2, sl
 80041fe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004202:	4620      	mov	r0, r4
 8004204:	f7ff fe12 	bl	8003e2c <I2C_WaitOnFlagUntilTimeout>
 8004208:	2800      	cmp	r0, #0
 800420a:	f040 8094 	bne.w	8004336 <HAL_I2C_Master_Receive+0x172>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800420e:	2322      	movs	r3, #34	; 0x22
 8004210:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004214:	2310      	movs	r3, #16
 8004216:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800421a:	2300      	movs	r3, #0
 800421c:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800421e:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8004222:	f8a4 902a 	strh.w	r9, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004226:	6363      	str	r3, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004228:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800422a:	b29b      	uxth	r3, r3
 800422c:	2bff      	cmp	r3, #255	; 0xff
 800422e:	d947      	bls.n	80042c0 <HAL_I2C_Master_Receive+0xfc>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004230:	22ff      	movs	r2, #255	; 0xff
 8004232:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004234:	4b44      	ldr	r3, [pc, #272]	; (8004348 <HAL_I2C_Master_Receive+0x184>)
 8004236:	9300      	str	r3, [sp, #0]
 8004238:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800423c:	4639      	mov	r1, r7
 800423e:	4620      	mov	r0, r4
 8004240:	f7ff fcdb 	bl	8003bfa <I2C_TransferConfig>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004244:	f04f 0800 	mov.w	r8, #0
 8004248:	f04f 0980 	mov.w	r9, #128	; 0x80
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800424c:	f04f 7a00 	mov.w	sl, #33554432	; 0x2000000
    while (hi2c->XferCount > 0U)
 8004250:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004252:	b29b      	uxth	r3, r3
 8004254:	2b00      	cmp	r3, #0
 8004256:	d04c      	beq.n	80042f2 <HAL_I2C_Master_Receive+0x12e>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004258:	462a      	mov	r2, r5
 800425a:	4631      	mov	r1, r6
 800425c:	4620      	mov	r0, r4
 800425e:	f7ff fe3b 	bl	8003ed8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004262:	2800      	cmp	r0, #0
 8004264:	d169      	bne.n	800433a <HAL_I2C_Master_Receive+0x176>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004266:	6823      	ldr	r3, [r4, #0]
 8004268:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800426a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800426c:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800426e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004270:	3301      	adds	r3, #1
 8004272:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8004274:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004276:	3b01      	subs	r3, #1
 8004278:	b29b      	uxth	r3, r3
 800427a:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800427c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800427e:	3a01      	subs	r2, #1
 8004280:	b292      	uxth	r2, r2
 8004282:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004284:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004286:	b292      	uxth	r2, r2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d1e1      	bne.n	8004250 <HAL_I2C_Master_Receive+0x8c>
 800428c:	2a00      	cmp	r2, #0
 800428e:	d0df      	beq.n	8004250 <HAL_I2C_Master_Receive+0x8c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004290:	9500      	str	r5, [sp, #0]
 8004292:	4633      	mov	r3, r6
 8004294:	4642      	mov	r2, r8
 8004296:	4649      	mov	r1, r9
 8004298:	4620      	mov	r0, r4
 800429a:	f7ff fdc7 	bl	8003e2c <I2C_WaitOnFlagUntilTimeout>
 800429e:	2800      	cmp	r0, #0
 80042a0:	d14d      	bne.n	800433e <HAL_I2C_Master_Receive+0x17a>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042a2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	2bff      	cmp	r3, #255	; 0xff
 80042a8:	d917      	bls.n	80042da <HAL_I2C_Master_Receive+0x116>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80042aa:	22ff      	movs	r2, #255	; 0xff
 80042ac:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042ae:	f8cd 8000 	str.w	r8, [sp]
 80042b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042b6:	4639      	mov	r1, r7
 80042b8:	4620      	mov	r0, r4
 80042ba:	f7ff fc9e 	bl	8003bfa <I2C_TransferConfig>
 80042be:	e7c7      	b.n	8004250 <HAL_I2C_Master_Receive+0x8c>
      hi2c->XferSize = hi2c->XferCount;
 80042c0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80042c2:	b292      	uxth	r2, r2
 80042c4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042c6:	4b20      	ldr	r3, [pc, #128]	; (8004348 <HAL_I2C_Master_Receive+0x184>)
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80042ce:	b2d2      	uxtb	r2, r2
 80042d0:	4639      	mov	r1, r7
 80042d2:	4620      	mov	r0, r4
 80042d4:	f7ff fc91 	bl	8003bfa <I2C_TransferConfig>
 80042d8:	e7b4      	b.n	8004244 <HAL_I2C_Master_Receive+0x80>
          hi2c->XferSize = hi2c->XferCount;
 80042da:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80042dc:	b292      	uxth	r2, r2
 80042de:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042e0:	f8cd 8000 	str.w	r8, [sp]
 80042e4:	4653      	mov	r3, sl
 80042e6:	b2d2      	uxtb	r2, r2
 80042e8:	4639      	mov	r1, r7
 80042ea:	4620      	mov	r0, r4
 80042ec:	f7ff fc85 	bl	8003bfa <I2C_TransferConfig>
 80042f0:	e7ae      	b.n	8004250 <HAL_I2C_Master_Receive+0x8c>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042f2:	462a      	mov	r2, r5
 80042f4:	4631      	mov	r1, r6
 80042f6:	4620      	mov	r0, r4
 80042f8:	f7ff fdc6 	bl	8003e88 <I2C_WaitOnSTOPFlagUntilTimeout>
 80042fc:	bb08      	cbnz	r0, 8004342 <HAL_I2C_Master_Receive+0x17e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042fe:	6823      	ldr	r3, [r4, #0]
 8004300:	2220      	movs	r2, #32
 8004302:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004304:	6821      	ldr	r1, [r4, #0]
 8004306:	684b      	ldr	r3, [r1, #4]
 8004308:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800430c:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8004310:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8004314:	f023 0301 	bic.w	r3, r3, #1
 8004318:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800431a:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800431e:	2300      	movs	r3, #0
 8004320:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8004324:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_OK;
 8004328:	e000      	b.n	800432c <HAL_I2C_Master_Receive+0x168>
    return HAL_BUSY;
 800432a:	2002      	movs	r0, #2
}
 800432c:	b002      	add	sp, #8
 800432e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8004332:	2002      	movs	r0, #2
 8004334:	e7fa      	b.n	800432c <HAL_I2C_Master_Receive+0x168>
      return HAL_ERROR;
 8004336:	2001      	movs	r0, #1
 8004338:	e7f8      	b.n	800432c <HAL_I2C_Master_Receive+0x168>
        return HAL_ERROR;
 800433a:	2001      	movs	r0, #1
 800433c:	e7f6      	b.n	800432c <HAL_I2C_Master_Receive+0x168>
          return HAL_ERROR;
 800433e:	2001      	movs	r0, #1
 8004340:	e7f4      	b.n	800432c <HAL_I2C_Master_Receive+0x168>
      return HAL_ERROR;
 8004342:	2001      	movs	r0, #1
 8004344:	e7f2      	b.n	800432c <HAL_I2C_Master_Receive+0x168>
 8004346:	bf00      	nop
 8004348:	80002400 	.word	0x80002400

0800434c <HAL_I2C_EV_IRQHandler>:
{
 800434c:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800434e:	6803      	ldr	r3, [r0, #0]
 8004350:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004352:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8004354:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004356:	b103      	cbz	r3, 800435a <HAL_I2C_EV_IRQHandler+0xe>
    hi2c->XferISR(hi2c, itflags, itsources);
 8004358:	4798      	blx	r3
}
 800435a:	bd08      	pop	{r3, pc}

0800435c <HAL_I2C_SlaveTxCpltCallback>:
}
 800435c:	4770      	bx	lr

0800435e <HAL_I2C_SlaveRxCpltCallback>:
}
 800435e:	4770      	bx	lr

08004360 <I2C_ITSlaveSeqCplt>:
{
 8004360:	b510      	push	{r4, lr}
 8004362:	4604      	mov	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004364:	6803      	ldr	r3, [r0, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004368:	2100      	movs	r1, #0
 800436a:	f880 1042 	strb.w	r1, [r0, #66]	; 0x42
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800436e:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8004372:	d00e      	beq.n	8004392 <I2C_ITSlaveSeqCplt+0x32>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800437a:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800437c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b29      	cmp	r3, #41	; 0x29
 8004384:	d00d      	beq.n	80043a2 <I2C_ITSlaveSeqCplt+0x42>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004386:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800438a:	b2db      	uxtb	r3, r3
 800438c:	2b2a      	cmp	r3, #42	; 0x2a
 800438e:	d018      	beq.n	80043c2 <I2C_ITSlaveSeqCplt+0x62>
}
 8004390:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004392:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8004396:	d0f1      	beq.n	800437c <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800439e:	601a      	str	r2, [r3, #0]
 80043a0:	e7ec      	b.n	800437c <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80043a2:	2328      	movs	r3, #40	; 0x28
 80043a4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80043a8:	2321      	movs	r3, #33	; 0x21
 80043aa:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80043ac:	2101      	movs	r1, #1
 80043ae:	4620      	mov	r0, r4
 80043b0:	f7ff fc40 	bl	8003c34 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80043b4:	2300      	movs	r3, #0
 80043b6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80043ba:	4620      	mov	r0, r4
 80043bc:	f7ff ffce 	bl	800435c <HAL_I2C_SlaveTxCpltCallback>
 80043c0:	e7e6      	b.n	8004390 <I2C_ITSlaveSeqCplt+0x30>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80043c2:	2328      	movs	r3, #40	; 0x28
 80043c4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80043c8:	2322      	movs	r3, #34	; 0x22
 80043ca:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80043cc:	2102      	movs	r1, #2
 80043ce:	4620      	mov	r0, r4
 80043d0:	f7ff fc30 	bl	8003c34 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80043d4:	2300      	movs	r3, #0
 80043d6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80043da:	4620      	mov	r0, r4
 80043dc:	f7ff ffbf 	bl	800435e <HAL_I2C_SlaveRxCpltCallback>
}
 80043e0:	e7d6      	b.n	8004390 <I2C_ITSlaveSeqCplt+0x30>

080043e2 <HAL_I2C_AddrCallback>:
}
 80043e2:	4770      	bx	lr

080043e4 <I2C_ITAddrCplt>:
{
 80043e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043e6:	4604      	mov	r4, r0
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80043e8:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80043ec:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80043f0:	2b28      	cmp	r3, #40	; 0x28
 80043f2:	d006      	beq.n	8004402 <I2C_ITAddrCplt+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80043f4:	6803      	ldr	r3, [r0, #0]
 80043f6:	2208      	movs	r2, #8
 80043f8:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80043fa:	2300      	movs	r3, #0
 80043fc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 8004400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    transferdirection = I2C_GET_DIR(hi2c);
 8004402:	6803      	ldr	r3, [r0, #0]
 8004404:	699e      	ldr	r6, [r3, #24]
 8004406:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800440a:	699a      	ldr	r2, [r3, #24]
 800440c:	0c12      	lsrs	r2, r2, #16
 800440e:	f002 05fe 	and.w	r5, r2, #254	; 0xfe
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004412:	6899      	ldr	r1, [r3, #8]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004414:	68df      	ldr	r7, [r3, #12]
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004416:	68c2      	ldr	r2, [r0, #12]
 8004418:	2a02      	cmp	r2, #2
 800441a:	d125      	bne.n	8004468 <I2C_ITAddrCplt+0x84>
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800441c:	f3c1 0209 	ubfx	r2, r1, #0, #10
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004420:	ea85 15d1 	eor.w	r5, r5, r1, lsr #7
 8004424:	f015 0f06 	tst.w	r5, #6
 8004428:	d110      	bne.n	800444c <I2C_ITAddrCplt+0x68>
        hi2c->AddrEventCount++;
 800442a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800442c:	3101      	adds	r1, #1
 800442e:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004430:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004432:	2902      	cmp	r1, #2
 8004434:	d1e4      	bne.n	8004400 <I2C_ITAddrCplt+0x1c>
          hi2c->AddrEventCount = 0U;
 8004436:	2100      	movs	r1, #0
 8004438:	6481      	str	r1, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800443a:	2008      	movs	r0, #8
 800443c:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 800443e:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004442:	4631      	mov	r1, r6
 8004444:	4620      	mov	r0, r4
 8004446:	f7ff ffcc 	bl	80043e2 <HAL_I2C_AddrCallback>
 800444a:	e7d9      	b.n	8004400 <I2C_ITAddrCplt+0x1c>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800444c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004450:	f7ff fbf0 	bl	8003c34 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004454:	2300      	movs	r3, #0
 8004456:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800445a:	f007 02fe 	and.w	r2, r7, #254	; 0xfe
 800445e:	4631      	mov	r1, r6
 8004460:	4620      	mov	r0, r4
 8004462:	f7ff ffbe 	bl	80043e2 <HAL_I2C_AddrCallback>
 8004466:	e7cb      	b.n	8004400 <I2C_ITAddrCplt+0x1c>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004468:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800446c:	f7ff fbe2 	bl	8003c34 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004470:	2300      	movs	r3, #0
 8004472:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004476:	462a      	mov	r2, r5
 8004478:	4631      	mov	r1, r6
 800447a:	4620      	mov	r0, r4
 800447c:	f7ff ffb1 	bl	80043e2 <HAL_I2C_AddrCallback>
 8004480:	e7be      	b.n	8004400 <I2C_ITAddrCplt+0x1c>

08004482 <HAL_I2C_ListenCpltCallback>:
}
 8004482:	4770      	bx	lr

08004484 <I2C_ITListenCplt>:
{
 8004484:	b510      	push	{r4, lr}
 8004486:	4604      	mov	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004488:	4b17      	ldr	r3, [pc, #92]	; (80044e8 <I2C_ITListenCplt+0x64>)
 800448a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800448c:	2300      	movs	r3, #0
 800448e:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004490:	2220      	movs	r2, #32
 8004492:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004496:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  hi2c->XferISR = NULL;
 800449a:	6343      	str	r3, [r0, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800449c:	f011 0f04 	tst.w	r1, #4
 80044a0:	d012      	beq.n	80044c8 <I2C_ITListenCplt+0x44>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80044a2:	6803      	ldr	r3, [r0, #0]
 80044a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80044a6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80044a8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80044aa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80044ac:	3301      	adds	r3, #1
 80044ae:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 80044b0:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 80044b2:	b14b      	cbz	r3, 80044c8 <I2C_ITListenCplt+0x44>
      hi2c->XferSize--;
 80044b4:	3b01      	subs	r3, #1
 80044b6:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 80044b8:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80044ba:	3b01      	subs	r3, #1
 80044bc:	b29b      	uxth	r3, r3
 80044be:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044c0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80044c2:	f043 0304 	orr.w	r3, r3, #4
 80044c6:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80044c8:	f248 0103 	movw	r1, #32771	; 0x8003
 80044cc:	4620      	mov	r0, r4
 80044ce:	f7ff fbb1 	bl	8003c34 <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044d2:	6823      	ldr	r3, [r4, #0]
 80044d4:	2210      	movs	r2, #16
 80044d6:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 80044d8:	2300      	movs	r3, #0
 80044da:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 80044de:	4620      	mov	r0, r4
 80044e0:	f7ff ffcf 	bl	8004482 <HAL_I2C_ListenCpltCallback>
}
 80044e4:	bd10      	pop	{r4, pc}
 80044e6:	bf00      	nop
 80044e8:	ffff0000 	.word	0xffff0000

080044ec <HAL_I2C_ErrorCallback>:
}
 80044ec:	4770      	bx	lr

080044ee <HAL_I2C_AbortCpltCallback>:
}
 80044ee:	4770      	bx	lr

080044f0 <I2C_TreatErrorCallback>:
{
 80044f0:	b508      	push	{r3, lr}
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80044f2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	2b60      	cmp	r3, #96	; 0x60
 80044fa:	d006      	beq.n	800450a <I2C_TreatErrorCallback+0x1a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80044fc:	2300      	movs	r3, #0
 80044fe:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004500:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004504:	f7ff fff2 	bl	80044ec <HAL_I2C_ErrorCallback>
}
 8004508:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 800450a:	2320      	movs	r3, #32
 800450c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004510:	2300      	movs	r3, #0
 8004512:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004514:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8004518:	f7ff ffe9 	bl	80044ee <HAL_I2C_AbortCpltCallback>
 800451c:	e7f4      	b.n	8004508 <I2C_TreatErrorCallback+0x18>
	...

08004520 <I2C_ITError>:
{
 8004520:	b510      	push	{r4, lr}
 8004522:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004524:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004528:	2000      	movs	r0, #0
 800452a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800452e:	4a3b      	ldr	r2, [pc, #236]	; (800461c <I2C_ITError+0xfc>)
 8004530:	62e2      	str	r2, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004532:	8560      	strh	r0, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 8004534:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004536:	430a      	orrs	r2, r1
 8004538:	6462      	str	r2, [r4, #68]	; 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800453a:	3b28      	subs	r3, #40	; 0x28
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800453c:	b2db      	uxtb	r3, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d819      	bhi.n	8004576 <I2C_ITError+0x56>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004542:	2103      	movs	r1, #3
 8004544:	4620      	mov	r0, r4
 8004546:	f7ff fb75 	bl	8003c34 <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800454a:	2328      	movs	r3, #40	; 0x28
 800454c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004550:	4b33      	ldr	r3, [pc, #204]	; (8004620 <I2C_ITError+0x100>)
 8004552:	6363      	str	r3, [r4, #52]	; 0x34
  tmppreviousstate = hi2c->PreviousState;
 8004554:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004556:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004558:	b11a      	cbz	r2, 8004562 <I2C_ITError+0x42>
 800455a:	2b11      	cmp	r3, #17
 800455c:	d01b      	beq.n	8004596 <I2C_ITError+0x76>
 800455e:	2b21      	cmp	r3, #33	; 0x21
 8004560:	d019      	beq.n	8004596 <I2C_ITError+0x76>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004562:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004564:	b11a      	cbz	r2, 800456e <I2C_ITError+0x4e>
 8004566:	2b12      	cmp	r3, #18
 8004568:	d036      	beq.n	80045d8 <I2C_ITError+0xb8>
 800456a:	2b22      	cmp	r3, #34	; 0x22
 800456c:	d034      	beq.n	80045d8 <I2C_ITError+0xb8>
    I2C_TreatErrorCallback(hi2c);
 800456e:	4620      	mov	r0, r4
 8004570:	f7ff ffbe 	bl	80044f0 <I2C_TreatErrorCallback>
}
 8004574:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004576:	f248 0103 	movw	r1, #32771	; 0x8003
 800457a:	4620      	mov	r0, r4
 800457c:	f7ff fb5a 	bl	8003c34 <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004580:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b60      	cmp	r3, #96	; 0x60
 8004588:	d002      	beq.n	8004590 <I2C_ITError+0x70>
      hi2c->State         = HAL_I2C_STATE_READY;
 800458a:	2320      	movs	r3, #32
 800458c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = NULL;
 8004590:	2300      	movs	r3, #0
 8004592:	6363      	str	r3, [r4, #52]	; 0x34
 8004594:	e7de      	b.n	8004554 <I2C_ITError+0x34>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004596:	6823      	ldr	r3, [r4, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 800459e:	d003      	beq.n	80045a8 <I2C_ITError+0x88>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80045a6:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80045a8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80045aa:	f7fd feab 	bl	8002304 <HAL_DMA_GetState>
 80045ae:	2801      	cmp	r0, #1
 80045b0:	d00e      	beq.n	80045d0 <I2C_ITError+0xb0>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80045b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80045b4:	4a1b      	ldr	r2, [pc, #108]	; (8004624 <I2C_ITError+0x104>)
 80045b6:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hi2c);
 80045b8:	2300      	movs	r3, #0
 80045ba:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80045be:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80045c0:	f7fd fd9e 	bl	8002100 <HAL_DMA_Abort_IT>
 80045c4:	2800      	cmp	r0, #0
 80045c6:	d0d5      	beq.n	8004574 <I2C_ITError+0x54>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80045c8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80045ca:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80045cc:	4798      	blx	r3
 80045ce:	e7d1      	b.n	8004574 <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 80045d0:	4620      	mov	r0, r4
 80045d2:	f7ff ff8d 	bl	80044f0 <I2C_TreatErrorCallback>
 80045d6:	e7cd      	b.n	8004574 <I2C_ITError+0x54>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80045d8:	6823      	ldr	r3, [r4, #0]
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80045e0:	d003      	beq.n	80045ea <I2C_ITError+0xca>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045e8:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80045ea:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80045ec:	f7fd fe8a 	bl	8002304 <HAL_DMA_GetState>
 80045f0:	2801      	cmp	r0, #1
 80045f2:	d00e      	beq.n	8004612 <I2C_ITError+0xf2>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80045f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80045f6:	4a0b      	ldr	r2, [pc, #44]	; (8004624 <I2C_ITError+0x104>)
 80045f8:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_UNLOCK(hi2c);
 80045fa:	2300      	movs	r3, #0
 80045fc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004600:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8004602:	f7fd fd7d 	bl	8002100 <HAL_DMA_Abort_IT>
 8004606:	2800      	cmp	r0, #0
 8004608:	d0b4      	beq.n	8004574 <I2C_ITError+0x54>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800460a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800460c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800460e:	4798      	blx	r3
 8004610:	e7b0      	b.n	8004574 <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 8004612:	4620      	mov	r0, r4
 8004614:	f7ff ff6c 	bl	80044f0 <I2C_TreatErrorCallback>
 8004618:	e7ac      	b.n	8004574 <I2C_ITError+0x54>
 800461a:	bf00      	nop
 800461c:	ffff0000 	.word	0xffff0000
 8004620:	08004789 	.word	0x08004789
 8004624:	08004953 	.word	0x08004953

08004628 <I2C_ITSlaveCplt>:
{
 8004628:	b570      	push	{r4, r5, r6, lr}
 800462a:	4604      	mov	r4, r0
 800462c:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800462e:	6802      	ldr	r2, [r0, #0]
 8004630:	6816      	ldr	r6, [r2, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004632:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004636:	2120      	movs	r1, #32
 8004638:	61d1      	str	r1, [r2, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800463a:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
 800463e:	2b21      	cmp	r3, #33	; 0x21
 8004640:	d058      	beq.n	80046f4 <I2C_ITSlaveCplt+0xcc>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004642:	2b22      	cmp	r3, #34	; 0x22
 8004644:	d05d      	beq.n	8004702 <I2C_ITSlaveCplt+0xda>
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004646:	6822      	ldr	r2, [r4, #0]
 8004648:	6853      	ldr	r3, [r2, #4]
 800464a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800464e:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 8004650:	6822      	ldr	r2, [r4, #0]
 8004652:	6853      	ldr	r3, [r2, #4]
 8004654:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8004658:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800465c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8004660:	f023 0301 	bic.w	r3, r3, #1
 8004664:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 8004666:	4620      	mov	r0, r4
 8004668:	f7ff fab6 	bl	8003bd8 <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800466c:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8004670:	d04e      	beq.n	8004710 <I2C_ITSlaveCplt+0xe8>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004672:	6822      	ldr	r2, [r4, #0]
 8004674:	6813      	ldr	r3, [r2, #0]
 8004676:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800467a:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmatx != NULL)
 800467c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800467e:	b11b      	cbz	r3, 8004688 <I2C_ITSlaveCplt+0x60>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	b29b      	uxth	r3, r3
 8004686:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004688:	f015 0f04 	tst.w	r5, #4
 800468c:	d010      	beq.n	80046b0 <I2C_ITSlaveCplt+0x88>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800468e:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004692:	6823      	ldr	r3, [r4, #0]
 8004694:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004696:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004698:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800469a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800469c:	3301      	adds	r3, #1
 800469e:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 80046a0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80046a2:	b12b      	cbz	r3, 80046b0 <I2C_ITSlaveCplt+0x88>
      hi2c->XferSize--;
 80046a4:	3b01      	subs	r3, #1
 80046a6:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80046a8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80046aa:	3b01      	subs	r3, #1
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 80046b0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80046b2:	b29b      	uxth	r3, r3
 80046b4:	b11b      	cbz	r3, 80046be <I2C_ITSlaveCplt+0x96>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80046b6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80046b8:	f043 0304 	orr.w	r3, r3, #4
 80046bc:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046be:	2300      	movs	r3, #0
 80046c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  hi2c->XferISR = NULL;
 80046c4:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80046c6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d131      	bne.n	8004730 <I2C_ITSlaveCplt+0x108>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80046cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80046ce:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80046d2:	d13b      	bne.n	800474c <I2C_ITSlaveCplt+0x124>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80046d4:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b22      	cmp	r3, #34	; 0x22
 80046dc:	d046      	beq.n	800476c <I2C_ITSlaveCplt+0x144>
    hi2c->State = HAL_I2C_STATE_READY;
 80046de:	2320      	movs	r3, #32
 80046e0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80046e4:	2300      	movs	r3, #0
 80046e6:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80046e8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80046ec:	4620      	mov	r0, r4
 80046ee:	f7ff fe35 	bl	800435c <HAL_I2C_SlaveTxCpltCallback>
}
 80046f2:	e03a      	b.n	800476a <I2C_ITSlaveCplt+0x142>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80046f4:	f248 0101 	movw	r1, #32769	; 0x8001
 80046f8:	f7ff fa9c 	bl	8003c34 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80046fc:	2321      	movs	r3, #33	; 0x21
 80046fe:	6323      	str	r3, [r4, #48]	; 0x30
 8004700:	e7a1      	b.n	8004646 <I2C_ITSlaveCplt+0x1e>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004702:	f248 0102 	movw	r1, #32770	; 0x8002
 8004706:	f7ff fa95 	bl	8003c34 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800470a:	2322      	movs	r3, #34	; 0x22
 800470c:	6323      	str	r3, [r4, #48]	; 0x30
 800470e:	e79a      	b.n	8004646 <I2C_ITSlaveCplt+0x1e>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004710:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8004714:	d0b8      	beq.n	8004688 <I2C_ITSlaveCplt+0x60>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004716:	6822      	ldr	r2, [r4, #0]
 8004718:	6813      	ldr	r3, [r2, #0]
 800471a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800471e:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmarx != NULL)
 8004720:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004722:	2b00      	cmp	r3, #0
 8004724:	d0b0      	beq.n	8004688 <I2C_ITSlaveCplt+0x60>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	b29b      	uxth	r3, r3
 800472c:	8563      	strh	r3, [r4, #42]	; 0x2a
 800472e:	e7ab      	b.n	8004688 <I2C_ITSlaveCplt+0x60>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004730:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004732:	4620      	mov	r0, r4
 8004734:	f7ff fef4 	bl	8004520 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004738:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800473c:	b2db      	uxtb	r3, r3
 800473e:	2b28      	cmp	r3, #40	; 0x28
 8004740:	d113      	bne.n	800476a <I2C_ITSlaveCplt+0x142>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004742:	4629      	mov	r1, r5
 8004744:	4620      	mov	r0, r4
 8004746:	f7ff fe9d 	bl	8004484 <I2C_ITListenCplt>
 800474a:	e00e      	b.n	800476a <I2C_ITSlaveCplt+0x142>
    I2C_ITSlaveSeqCplt(hi2c);
 800474c:	4620      	mov	r0, r4
 800474e:	f7ff fe07 	bl	8004360 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004752:	4b0c      	ldr	r3, [pc, #48]	; (8004784 <I2C_ITSlaveCplt+0x15c>)
 8004754:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004756:	2320      	movs	r3, #32
 8004758:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800475c:	2300      	movs	r3, #0
 800475e:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004760:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004764:	4620      	mov	r0, r4
 8004766:	f7ff fe8c 	bl	8004482 <HAL_I2C_ListenCpltCallback>
}
 800476a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 800476c:	2320      	movs	r3, #32
 800476e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004772:	2300      	movs	r3, #0
 8004774:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004776:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800477a:	4620      	mov	r0, r4
 800477c:	f7ff fdef 	bl	800435e <HAL_I2C_SlaveRxCpltCallback>
 8004780:	e7f3      	b.n	800476a <I2C_ITSlaveCplt+0x142>
 8004782:	bf00      	nop
 8004784:	ffff0000 	.word	0xffff0000

08004788 <I2C_Slave_ISR_IT>:
{
 8004788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 800478a:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 800478c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004790:	2b01      	cmp	r3, #1
 8004792:	f000 8099 	beq.w	80048c8 <I2C_Slave_ISR_IT+0x140>
 8004796:	4604      	mov	r4, r0
 8004798:	460d      	mov	r5, r1
 800479a:	4616      	mov	r6, r2
 800479c:	2301      	movs	r3, #1
 800479e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80047a2:	f011 0f20 	tst.w	r1, #32
 80047a6:	d002      	beq.n	80047ae <I2C_Slave_ISR_IT+0x26>
 80047a8:	f012 0f20 	tst.w	r2, #32
 80047ac:	d11f      	bne.n	80047ee <I2C_Slave_ISR_IT+0x66>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80047ae:	f015 0f10 	tst.w	r5, #16
 80047b2:	d03d      	beq.n	8004830 <I2C_Slave_ISR_IT+0xa8>
 80047b4:	f016 0f10 	tst.w	r6, #16
 80047b8:	d03a      	beq.n	8004830 <I2C_Slave_ISR_IT+0xa8>
    if (hi2c->XferCount == 0U)
 80047ba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80047bc:	b29b      	uxth	r3, r3
 80047be:	bb43      	cbnz	r3, 8004812 <I2C_Slave_ISR_IT+0x8a>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80047c0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 80047ca:	d101      	bne.n	80047d0 <I2C_Slave_ISR_IT+0x48>
 80047cc:	2b28      	cmp	r3, #40	; 0x28
 80047ce:	d011      	beq.n	80047f4 <I2C_Slave_ISR_IT+0x6c>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80047d0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 80047da:	d001      	beq.n	80047e0 <I2C_Slave_ISR_IT+0x58>
 80047dc:	2b29      	cmp	r3, #41	; 0x29
 80047de:	d00e      	beq.n	80047fe <I2C_Slave_ISR_IT+0x76>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047e0:	6823      	ldr	r3, [r4, #0]
 80047e2:	2210      	movs	r2, #16
 80047e4:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 80047e6:	2000      	movs	r0, #0
 80047e8:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 80047ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80047ee:	f7ff ff1b 	bl	8004628 <I2C_ITSlaveCplt>
 80047f2:	e7dc      	b.n	80047ae <I2C_Slave_ISR_IT+0x26>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80047f4:	4629      	mov	r1, r5
 80047f6:	4620      	mov	r0, r4
 80047f8:	f7ff fe44 	bl	8004484 <I2C_ITListenCplt>
 80047fc:	e7f3      	b.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047fe:	6823      	ldr	r3, [r4, #0]
 8004800:	2210      	movs	r2, #16
 8004802:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8004804:	4620      	mov	r0, r4
 8004806:	f7ff f9e7 	bl	8003bd8 <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 800480a:	4620      	mov	r0, r4
 800480c:	f7ff fda8 	bl	8004360 <I2C_ITSlaveSeqCplt>
 8004810:	e7e9      	b.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004812:	6823      	ldr	r3, [r4, #0]
 8004814:	2210      	movs	r2, #16
 8004816:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004818:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800481a:	f043 0304 	orr.w	r3, r3, #4
 800481e:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004820:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 8004824:	d1df      	bne.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004826:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004828:	4620      	mov	r0, r4
 800482a:	f7ff fe79 	bl	8004520 <I2C_ITError>
 800482e:	e7da      	b.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004830:	f015 0f04 	tst.w	r5, #4
 8004834:	d01e      	beq.n	8004874 <I2C_Slave_ISR_IT+0xec>
 8004836:	f016 0f04 	tst.w	r6, #4
 800483a:	d01b      	beq.n	8004874 <I2C_Slave_ISR_IT+0xec>
    if (hi2c->XferCount > 0U)
 800483c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800483e:	b29b      	uxth	r3, r3
 8004840:	b16b      	cbz	r3, 800485e <I2C_Slave_ISR_IT+0xd6>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004842:	6823      	ldr	r3, [r4, #0]
 8004844:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004846:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004848:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 800484a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800484c:	3301      	adds	r3, #1
 800484e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8004850:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004852:	3b01      	subs	r3, #1
 8004854:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8004856:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004858:	3b01      	subs	r3, #1
 800485a:	b29b      	uxth	r3, r3
 800485c:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 800485e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004860:	b29b      	uxth	r3, r3
 8004862:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8004866:	d0be      	beq.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
 8004868:	2b00      	cmp	r3, #0
 800486a:	d1bc      	bne.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
      I2C_ITSlaveSeqCplt(hi2c);
 800486c:	4620      	mov	r0, r4
 800486e:	f7ff fd77 	bl	8004360 <I2C_ITSlaveSeqCplt>
 8004872:	e7b8      	b.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004874:	f015 0f08 	tst.w	r5, #8
 8004878:	d002      	beq.n	8004880 <I2C_Slave_ISR_IT+0xf8>
 800487a:	f016 0f08 	tst.w	r6, #8
 800487e:	d117      	bne.n	80048b0 <I2C_Slave_ISR_IT+0x128>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004880:	f015 0f02 	tst.w	r5, #2
 8004884:	d0af      	beq.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
 8004886:	f016 0f02 	tst.w	r6, #2
 800488a:	d0ac      	beq.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
    if (hi2c->XferCount > 0U)
 800488c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800488e:	b29b      	uxth	r3, r3
 8004890:	b19b      	cbz	r3, 80048ba <I2C_Slave_ISR_IT+0x132>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004892:	6823      	ldr	r3, [r4, #0]
 8004894:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004896:	7812      	ldrb	r2, [r2, #0]
 8004898:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 800489a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800489c:	3301      	adds	r3, #1
 800489e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80048a0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80048a2:	3b01      	subs	r3, #1
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80048a8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80048aa:	3b01      	subs	r3, #1
 80048ac:	8523      	strh	r3, [r4, #40]	; 0x28
 80048ae:	e79a      	b.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80048b0:	4629      	mov	r1, r5
 80048b2:	4620      	mov	r0, r4
 80048b4:	f7ff fd96 	bl	80043e4 <I2C_ITAddrCplt>
 80048b8:	e795      	b.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80048ba:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 80048be:	d192      	bne.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
        I2C_ITSlaveSeqCplt(hi2c);
 80048c0:	4620      	mov	r0, r4
 80048c2:	f7ff fd4d 	bl	8004360 <I2C_ITSlaveSeqCplt>
 80048c6:	e78e      	b.n	80047e6 <I2C_Slave_ISR_IT+0x5e>
  __HAL_LOCK(hi2c);
 80048c8:	2002      	movs	r0, #2
 80048ca:	e78f      	b.n	80047ec <I2C_Slave_ISR_IT+0x64>

080048cc <HAL_I2C_ER_IRQHandler>:
{
 80048cc:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80048ce:	6802      	ldr	r2, [r0, #0]
 80048d0:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80048d2:	6811      	ldr	r1, [r2, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80048d4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80048d8:	d010      	beq.n	80048fc <HAL_I2C_ER_IRQHandler+0x30>
 80048da:	f011 0f80 	tst.w	r1, #128	; 0x80
 80048de:	d02e      	beq.n	800493e <HAL_I2C_ER_IRQHandler+0x72>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80048e0:	6c41      	ldr	r1, [r0, #68]	; 0x44
 80048e2:	f041 0101 	orr.w	r1, r1, #1
 80048e6:	6441      	str	r1, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80048e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048ec:	61d1      	str	r1, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80048ee:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80048f2:	d109      	bne.n	8004908 <HAL_I2C_ER_IRQHandler+0x3c>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80048f4:	f413 7f00 	tst.w	r3, #512	; 0x200
 80048f8:	d111      	bne.n	800491e <HAL_I2C_ER_IRQHandler+0x52>
 80048fa:	e018      	b.n	800492e <HAL_I2C_ER_IRQHandler+0x62>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80048fc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004900:	d020      	beq.n	8004944 <HAL_I2C_ER_IRQHandler+0x78>
 8004902:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004906:	d012      	beq.n	800492e <HAL_I2C_ER_IRQHandler+0x62>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004908:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800490a:	f042 0208 	orr.w	r2, r2, #8
 800490e:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004910:	6802      	ldr	r2, [r0, #0]
 8004912:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004916:	61d1      	str	r1, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004918:	f413 7f00 	tst.w	r3, #512	; 0x200
 800491c:	d007      	beq.n	800492e <HAL_I2C_ER_IRQHandler+0x62>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800491e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004920:	f043 0302 	orr.w	r3, r3, #2
 8004924:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004926:	6803      	ldr	r3, [r0, #0]
 8004928:	f44f 7200 	mov.w	r2, #512	; 0x200
 800492c:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 800492e:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004930:	f011 0f0b 	tst.w	r1, #11
 8004934:	d100      	bne.n	8004938 <HAL_I2C_ER_IRQHandler+0x6c>
}
 8004936:	bd08      	pop	{r3, pc}
    I2C_ITError(hi2c, tmperror);
 8004938:	f7ff fdf2 	bl	8004520 <I2C_ITError>
}
 800493c:	e7fb      	b.n	8004936 <HAL_I2C_ER_IRQHandler+0x6a>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 800493e:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004942:	d1f4      	bne.n	800492e <HAL_I2C_ER_IRQHandler+0x62>
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004944:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004948:	d0f1      	beq.n	800492e <HAL_I2C_ER_IRQHandler+0x62>
 800494a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800494e:	d0ee      	beq.n	800492e <HAL_I2C_ER_IRQHandler+0x62>
 8004950:	e7e5      	b.n	800491e <HAL_I2C_ER_IRQHandler+0x52>

08004952 <I2C_DMAAbort>:
{
 8004952:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004954:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hi2c->hdmatx != NULL)
 8004956:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004958:	b10b      	cbz	r3, 800495e <I2C_DMAAbort+0xc>
    hi2c->hdmatx->XferAbortCallback = NULL;
 800495a:	2200      	movs	r2, #0
 800495c:	651a      	str	r2, [r3, #80]	; 0x50
  if (hi2c->hdmarx != NULL)
 800495e:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8004960:	b10b      	cbz	r3, 8004966 <I2C_DMAAbort+0x14>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004962:	2200      	movs	r2, #0
 8004964:	651a      	str	r2, [r3, #80]	; 0x50
  I2C_TreatErrorCallback(hi2c);
 8004966:	f7ff fdc3 	bl	80044f0 <I2C_TreatErrorCallback>
}
 800496a:	bd08      	pop	{r3, pc}

0800496c <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800496c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b20      	cmp	r3, #32
 8004974:	d124      	bne.n	80049c0 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004976:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800497a:	2b01      	cmp	r3, #1
 800497c:	d022      	beq.n	80049c4 <HAL_I2CEx_ConfigAnalogFilter+0x58>
 800497e:	2301      	movs	r3, #1
 8004980:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004984:	2324      	movs	r3, #36	; 0x24
 8004986:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800498a:	6802      	ldr	r2, [r0, #0]
 800498c:	6813      	ldr	r3, [r2, #0]
 800498e:	f023 0301 	bic.w	r3, r3, #1
 8004992:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004994:	6802      	ldr	r2, [r0, #0]
 8004996:	6813      	ldr	r3, [r2, #0]
 8004998:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800499c:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800499e:	6802      	ldr	r2, [r0, #0]
 80049a0:	6813      	ldr	r3, [r2, #0]
 80049a2:	4319      	orrs	r1, r3
 80049a4:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049a6:	6802      	ldr	r2, [r0, #0]
 80049a8:	6813      	ldr	r3, [r2, #0]
 80049aa:	f043 0301 	orr.w	r3, r3, #1
 80049ae:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049b0:	2320      	movs	r3, #32
 80049b2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049b6:	2300      	movs	r3, #0
 80049b8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80049bc:	4618      	mov	r0, r3
 80049be:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80049c0:	2002      	movs	r0, #2
 80049c2:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80049c4:	2002      	movs	r0, #2
  }
}
 80049c6:	4770      	bx	lr

080049c8 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049c8:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b20      	cmp	r3, #32
 80049d0:	d122      	bne.n	8004a18 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049d2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d020      	beq.n	8004a1c <HAL_I2CEx_ConfigDigitalFilter+0x54>
 80049da:	2301      	movs	r3, #1
 80049dc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049e0:	2324      	movs	r3, #36	; 0x24
 80049e2:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049e6:	6802      	ldr	r2, [r0, #0]
 80049e8:	6813      	ldr	r3, [r2, #0]
 80049ea:	f023 0301 	bic.w	r3, r3, #1
 80049ee:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80049f0:	6802      	ldr	r2, [r0, #0]
 80049f2:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80049f4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80049f8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80049fc:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049fe:	6802      	ldr	r2, [r0, #0]
 8004a00:	6813      	ldr	r3, [r2, #0]
 8004a02:	f043 0301 	orr.w	r3, r3, #1
 8004a06:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a08:	2320      	movs	r3, #32
 8004a0a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a0e:	2300      	movs	r3, #0
 8004a10:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8004a14:	4618      	mov	r0, r3
 8004a16:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8004a18:	2002      	movs	r0, #2
 8004a1a:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8004a1c:	2002      	movs	r0, #2
  }
}
 8004a1e:	4770      	bx	lr

08004a20 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004a20:	b530      	push	{r4, r5, lr}
 8004a22:	b083      	sub	sp, #12
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8004a24:	4b1b      	ldr	r3, [pc, #108]	; (8004a94 <HAL_PWREx_EnableOverDrive+0x74>)
 8004a26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a28:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004a2c:	641a      	str	r2, [r3, #64]	; 0x40
 8004a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a34:	9301      	str	r3, [sp, #4]
 8004a36:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004a38:	4a17      	ldr	r2, [pc, #92]	; (8004a98 <HAL_PWREx_EnableOverDrive+0x78>)
 8004a3a:	6813      	ldr	r3, [r2, #0]
 8004a3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a40:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a42:	f7fd f88d 	bl	8001b60 <HAL_GetTick>
 8004a46:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a48:	4d13      	ldr	r5, [pc, #76]	; (8004a98 <HAL_PWREx_EnableOverDrive+0x78>)
 8004a4a:	686b      	ldr	r3, [r5, #4]
 8004a4c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8004a50:	d108      	bne.n	8004a64 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a52:	f7fd f885 	bl	8001b60 <HAL_GetTick>
 8004a56:	1b00      	subs	r0, r0, r4
 8004a58:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004a5c:	d9f5      	bls.n	8004a4a <HAL_PWREx_EnableOverDrive+0x2a>
    {
      return HAL_TIMEOUT;
 8004a5e:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 8004a60:	b003      	add	sp, #12
 8004a62:	bd30      	pop	{r4, r5, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004a64:	4a0c      	ldr	r2, [pc, #48]	; (8004a98 <HAL_PWREx_EnableOverDrive+0x78>)
 8004a66:	6813      	ldr	r3, [r2, #0]
 8004a68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a6c:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8004a6e:	f7fd f877 	bl	8001b60 <HAL_GetTick>
 8004a72:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004a74:	4d08      	ldr	r5, [pc, #32]	; (8004a98 <HAL_PWREx_EnableOverDrive+0x78>)
 8004a76:	686b      	ldr	r3, [r5, #4]
 8004a78:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004a7c:	d107      	bne.n	8004a8e <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a7e:	f7fd f86f 	bl	8001b60 <HAL_GetTick>
 8004a82:	1b00      	subs	r0, r0, r4
 8004a84:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004a88:	d9f5      	bls.n	8004a76 <HAL_PWREx_EnableOverDrive+0x56>
      return HAL_TIMEOUT;
 8004a8a:	2003      	movs	r0, #3
 8004a8c:	e7e8      	b.n	8004a60 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 8004a8e:	2000      	movs	r0, #0
 8004a90:	e7e6      	b.n	8004a60 <HAL_PWREx_EnableOverDrive+0x40>
 8004a92:	bf00      	nop
 8004a94:	40023800 	.word	0x40023800
 8004a98:	40007000 	.word	0x40007000

08004a9c <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a9c:	2800      	cmp	r0, #0
 8004a9e:	f000 8202 	beq.w	8004ea6 <HAL_RCC_OscConfig+0x40a>
{
 8004aa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004aa6:	b082      	sub	sp, #8
 8004aa8:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004aaa:	6803      	ldr	r3, [r0, #0]
 8004aac:	f013 0f01 	tst.w	r3, #1
 8004ab0:	d029      	beq.n	8004b06 <HAL_RCC_OscConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004ab2:	4ba8      	ldr	r3, [pc, #672]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	f003 030c 	and.w	r3, r3, #12
 8004aba:	2b04      	cmp	r3, #4
 8004abc:	d01a      	beq.n	8004af4 <HAL_RCC_OscConfig+0x58>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004abe:	4ba5      	ldr	r3, [pc, #660]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f003 030c 	and.w	r3, r3, #12
 8004ac6:	2b08      	cmp	r3, #8
 8004ac8:	d00f      	beq.n	8004aea <HAL_RCC_OscConfig+0x4e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aca:	6863      	ldr	r3, [r4, #4]
 8004acc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ad0:	d040      	beq.n	8004b54 <HAL_RCC_OscConfig+0xb8>
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d154      	bne.n	8004b80 <HAL_RCC_OscConfig+0xe4>
 8004ad6:	4b9f      	ldr	r3, [pc, #636]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004ade:	601a      	str	r2, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ae6:	601a      	str	r2, [r3, #0]
 8004ae8:	e039      	b.n	8004b5e <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004aea:	4b9a      	ldr	r3, [pc, #616]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004aec:	685b      	ldr	r3, [r3, #4]
 8004aee:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8004af2:	d0ea      	beq.n	8004aca <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004af4:	4b97      	ldr	r3, [pc, #604]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004afc:	d003      	beq.n	8004b06 <HAL_RCC_OscConfig+0x6a>
 8004afe:	6863      	ldr	r3, [r4, #4]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f000 81d2 	beq.w	8004eaa <HAL_RCC_OscConfig+0x40e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b06:	6823      	ldr	r3, [r4, #0]
 8004b08:	f013 0f02 	tst.w	r3, #2
 8004b0c:	d074      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x15c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b0e:	4b91      	ldr	r3, [pc, #580]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	f013 0f0c 	tst.w	r3, #12
 8004b16:	d05e      	beq.n	8004bd6 <HAL_RCC_OscConfig+0x13a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b18:	4b8e      	ldr	r3, [pc, #568]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f003 030c 	and.w	r3, r3, #12
 8004b20:	2b08      	cmp	r3, #8
 8004b22:	d053      	beq.n	8004bcc <HAL_RCC_OscConfig+0x130>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b24:	68e3      	ldr	r3, [r4, #12]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	f000 8089 	beq.w	8004c3e <HAL_RCC_OscConfig+0x1a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b2c:	4a89      	ldr	r2, [pc, #548]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004b2e:	6813      	ldr	r3, [r2, #0]
 8004b30:	f043 0301 	orr.w	r3, r3, #1
 8004b34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b36:	f7fd f813 	bl	8001b60 <HAL_GetTick>
 8004b3a:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b3c:	4e85      	ldr	r6, [pc, #532]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004b3e:	6833      	ldr	r3, [r6, #0]
 8004b40:	f013 0f02 	tst.w	r3, #2
 8004b44:	d172      	bne.n	8004c2c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b46:	f7fd f80b 	bl	8001b60 <HAL_GetTick>
 8004b4a:	1b40      	subs	r0, r0, r5
 8004b4c:	2802      	cmp	r0, #2
 8004b4e:	d9f6      	bls.n	8004b3e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_TIMEOUT;
 8004b50:	2003      	movs	r0, #3
 8004b52:	e1af      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b54:	4a7f      	ldr	r2, [pc, #508]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004b56:	6813      	ldr	r3, [r2, #0]
 8004b58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b5c:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b5e:	6863      	ldr	r3, [r4, #4]
 8004b60:	b32b      	cbz	r3, 8004bae <HAL_RCC_OscConfig+0x112>
        tickstart = HAL_GetTick();
 8004b62:	f7fc fffd 	bl	8001b60 <HAL_GetTick>
 8004b66:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b68:	4e7a      	ldr	r6, [pc, #488]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004b6a:	6833      	ldr	r3, [r6, #0]
 8004b6c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004b70:	d1c9      	bne.n	8004b06 <HAL_RCC_OscConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b72:	f7fc fff5 	bl	8001b60 <HAL_GetTick>
 8004b76:	1b40      	subs	r0, r0, r5
 8004b78:	2864      	cmp	r0, #100	; 0x64
 8004b7a:	d9f6      	bls.n	8004b6a <HAL_RCC_OscConfig+0xce>
            return HAL_TIMEOUT;
 8004b7c:	2003      	movs	r0, #3
 8004b7e:	e199      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b80:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b84:	d009      	beq.n	8004b9a <HAL_RCC_OscConfig+0xfe>
 8004b86:	4b73      	ldr	r3, [pc, #460]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004b8e:	601a      	str	r2, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b96:	601a      	str	r2, [r3, #0]
 8004b98:	e7e1      	b.n	8004b5e <HAL_RCC_OscConfig+0xc2>
 8004b9a:	4b6e      	ldr	r3, [pc, #440]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004ba2:	601a      	str	r2, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004baa:	601a      	str	r2, [r3, #0]
 8004bac:	e7d7      	b.n	8004b5e <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8004bae:	f7fc ffd7 	bl	8001b60 <HAL_GetTick>
 8004bb2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004bb4:	4e67      	ldr	r6, [pc, #412]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004bb6:	6833      	ldr	r3, [r6, #0]
 8004bb8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004bbc:	d0a3      	beq.n	8004b06 <HAL_RCC_OscConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bbe:	f7fc ffcf 	bl	8001b60 <HAL_GetTick>
 8004bc2:	1b40      	subs	r0, r0, r5
 8004bc4:	2864      	cmp	r0, #100	; 0x64
 8004bc6:	d9f6      	bls.n	8004bb6 <HAL_RCC_OscConfig+0x11a>
            return HAL_TIMEOUT;
 8004bc8:	2003      	movs	r0, #3
 8004bca:	e173      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bcc:	4b61      	ldr	r3, [pc, #388]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8004bd4:	d1a6      	bne.n	8004b24 <HAL_RCC_OscConfig+0x88>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bd6:	4b5f      	ldr	r3, [pc, #380]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f013 0f02 	tst.w	r3, #2
 8004bde:	d003      	beq.n	8004be8 <HAL_RCC_OscConfig+0x14c>
 8004be0:	68e3      	ldr	r3, [r4, #12]
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	f040 8163 	bne.w	8004eae <HAL_RCC_OscConfig+0x412>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004be8:	4a5a      	ldr	r2, [pc, #360]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004bea:	6813      	ldr	r3, [r2, #0]
 8004bec:	6921      	ldr	r1, [r4, #16]
 8004bee:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004bf2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004bf6:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bf8:	6823      	ldr	r3, [r4, #0]
 8004bfa:	f013 0f08 	tst.w	r3, #8
 8004bfe:	d046      	beq.n	8004c8e <HAL_RCC_OscConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c00:	6963      	ldr	r3, [r4, #20]
 8004c02:	b383      	cbz	r3, 8004c66 <HAL_RCC_OscConfig+0x1ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c04:	4a53      	ldr	r2, [pc, #332]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004c06:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8004c08:	f043 0301 	orr.w	r3, r3, #1
 8004c0c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c0e:	f7fc ffa7 	bl	8001b60 <HAL_GetTick>
 8004c12:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c14:	4e4f      	ldr	r6, [pc, #316]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004c16:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8004c18:	f013 0f02 	tst.w	r3, #2
 8004c1c:	d137      	bne.n	8004c8e <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c1e:	f7fc ff9f 	bl	8001b60 <HAL_GetTick>
 8004c22:	1b40      	subs	r0, r0, r5
 8004c24:	2802      	cmp	r0, #2
 8004c26:	d9f6      	bls.n	8004c16 <HAL_RCC_OscConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8004c28:	2003      	movs	r0, #3
 8004c2a:	e143      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c2c:	4a49      	ldr	r2, [pc, #292]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004c2e:	6813      	ldr	r3, [r2, #0]
 8004c30:	6921      	ldr	r1, [r4, #16]
 8004c32:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004c36:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004c3a:	6013      	str	r3, [r2, #0]
 8004c3c:	e7dc      	b.n	8004bf8 <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_HSI_DISABLE();
 8004c3e:	4a45      	ldr	r2, [pc, #276]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004c40:	6813      	ldr	r3, [r2, #0]
 8004c42:	f023 0301 	bic.w	r3, r3, #1
 8004c46:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004c48:	f7fc ff8a 	bl	8001b60 <HAL_GetTick>
 8004c4c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c4e:	4e41      	ldr	r6, [pc, #260]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004c50:	6833      	ldr	r3, [r6, #0]
 8004c52:	f013 0f02 	tst.w	r3, #2
 8004c56:	d0cf      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x15c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c58:	f7fc ff82 	bl	8001b60 <HAL_GetTick>
 8004c5c:	1b40      	subs	r0, r0, r5
 8004c5e:	2802      	cmp	r0, #2
 8004c60:	d9f6      	bls.n	8004c50 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8004c62:	2003      	movs	r0, #3
 8004c64:	e126      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c66:	4a3b      	ldr	r2, [pc, #236]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004c68:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8004c6a:	f023 0301 	bic.w	r3, r3, #1
 8004c6e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c70:	f7fc ff76 	bl	8001b60 <HAL_GetTick>
 8004c74:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c76:	4e37      	ldr	r6, [pc, #220]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004c78:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8004c7a:	f013 0f02 	tst.w	r3, #2
 8004c7e:	d006      	beq.n	8004c8e <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c80:	f7fc ff6e 	bl	8001b60 <HAL_GetTick>
 8004c84:	1b40      	subs	r0, r0, r5
 8004c86:	2802      	cmp	r0, #2
 8004c88:	d9f6      	bls.n	8004c78 <HAL_RCC_OscConfig+0x1dc>
        {
          return HAL_TIMEOUT;
 8004c8a:	2003      	movs	r0, #3
 8004c8c:	e112      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c8e:	6823      	ldr	r3, [r4, #0]
 8004c90:	f013 0f04 	tst.w	r3, #4
 8004c94:	d07e      	beq.n	8004d94 <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c96:	4b2f      	ldr	r3, [pc, #188]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c9a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8004c9e:	d10b      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x21c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ca0:	4b2c      	ldr	r3, [pc, #176]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004ca2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ca4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004ca8:	641a      	str	r2, [r3, #64]	; 0x40
 8004caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cb0:	9301      	str	r3, [sp, #4]
 8004cb2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004cb4:	2501      	movs	r5, #1
 8004cb6:	e000      	b.n	8004cba <HAL_RCC_OscConfig+0x21e>
  FlagStatus pwrclkchanged = RESET;
 8004cb8:	2500      	movs	r5, #0
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cba:	4b27      	ldr	r3, [pc, #156]	; (8004d58 <HAL_RCC_OscConfig+0x2bc>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004cc2:	d00e      	beq.n	8004ce2 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cc4:	68a3      	ldr	r3, [r4, #8]
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d01f      	beq.n	8004d0a <HAL_RCC_OscConfig+0x26e>
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d135      	bne.n	8004d3a <HAL_RCC_OscConfig+0x29e>
 8004cce:	4b21      	ldr	r3, [pc, #132]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004cd0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004cd2:	f022 0201 	bic.w	r2, r2, #1
 8004cd6:	671a      	str	r2, [r3, #112]	; 0x70
 8004cd8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004cda:	f022 0204 	bic.w	r2, r2, #4
 8004cde:	671a      	str	r2, [r3, #112]	; 0x70
 8004ce0:	e018      	b.n	8004d14 <HAL_RCC_OscConfig+0x278>
      PWR->CR1 |= PWR_CR1_DBP;
 8004ce2:	4a1d      	ldr	r2, [pc, #116]	; (8004d58 <HAL_RCC_OscConfig+0x2bc>)
 8004ce4:	6813      	ldr	r3, [r2, #0]
 8004ce6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cea:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004cec:	f7fc ff38 	bl	8001b60 <HAL_GetTick>
 8004cf0:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004cf2:	4f19      	ldr	r7, [pc, #100]	; (8004d58 <HAL_RCC_OscConfig+0x2bc>)
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004cfa:	d1e3      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x228>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cfc:	f7fc ff30 	bl	8001b60 <HAL_GetTick>
 8004d00:	1b80      	subs	r0, r0, r6
 8004d02:	2864      	cmp	r0, #100	; 0x64
 8004d04:	d9f6      	bls.n	8004cf4 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8004d06:	2003      	movs	r0, #3
 8004d08:	e0d4      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d0a:	4a12      	ldr	r2, [pc, #72]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004d0c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8004d0e:	f043 0301 	orr.w	r3, r3, #1
 8004d12:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d14:	68a3      	ldr	r3, [r4, #8]
 8004d16:	b35b      	cbz	r3, 8004d70 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d18:	f7fc ff22 	bl	8001b60 <HAL_GetTick>
 8004d1c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d1e:	4f0d      	ldr	r7, [pc, #52]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d20:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d24:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d26:	f013 0f02 	tst.w	r3, #2
 8004d2a:	d132      	bne.n	8004d92 <HAL_RCC_OscConfig+0x2f6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d2c:	f7fc ff18 	bl	8001b60 <HAL_GetTick>
 8004d30:	1b80      	subs	r0, r0, r6
 8004d32:	4540      	cmp	r0, r8
 8004d34:	d9f6      	bls.n	8004d24 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8004d36:	2003      	movs	r0, #3
 8004d38:	e0bc      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d3a:	2b05      	cmp	r3, #5
 8004d3c:	d00e      	beq.n	8004d5c <HAL_RCC_OscConfig+0x2c0>
 8004d3e:	4b05      	ldr	r3, [pc, #20]	; (8004d54 <HAL_RCC_OscConfig+0x2b8>)
 8004d40:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d42:	f022 0201 	bic.w	r2, r2, #1
 8004d46:	671a      	str	r2, [r3, #112]	; 0x70
 8004d48:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d4a:	f022 0204 	bic.w	r2, r2, #4
 8004d4e:	671a      	str	r2, [r3, #112]	; 0x70
 8004d50:	e7e0      	b.n	8004d14 <HAL_RCC_OscConfig+0x278>
 8004d52:	bf00      	nop
 8004d54:	40023800 	.word	0x40023800
 8004d58:	40007000 	.word	0x40007000
 8004d5c:	4b5c      	ldr	r3, [pc, #368]	; (8004ed0 <HAL_RCC_OscConfig+0x434>)
 8004d5e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d60:	f042 0204 	orr.w	r2, r2, #4
 8004d64:	671a      	str	r2, [r3, #112]	; 0x70
 8004d66:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d68:	f042 0201 	orr.w	r2, r2, #1
 8004d6c:	671a      	str	r2, [r3, #112]	; 0x70
 8004d6e:	e7d1      	b.n	8004d14 <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d70:	f7fc fef6 	bl	8001b60 <HAL_GetTick>
 8004d74:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d76:	4f56      	ldr	r7, [pc, #344]	; (8004ed0 <HAL_RCC_OscConfig+0x434>)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d78:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d7e:	f013 0f02 	tst.w	r3, #2
 8004d82:	d006      	beq.n	8004d92 <HAL_RCC_OscConfig+0x2f6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d84:	f7fc feec 	bl	8001b60 <HAL_GetTick>
 8004d88:	1b80      	subs	r0, r0, r6
 8004d8a:	4540      	cmp	r0, r8
 8004d8c:	d9f6      	bls.n	8004d7c <HAL_RCC_OscConfig+0x2e0>
        {
          return HAL_TIMEOUT;
 8004d8e:	2003      	movs	r0, #3
 8004d90:	e090      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d92:	b9fd      	cbnz	r5, 8004dd4 <HAL_RCC_OscConfig+0x338>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d94:	69a3      	ldr	r3, [r4, #24]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	f000 808b 	beq.w	8004eb2 <HAL_RCC_OscConfig+0x416>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d9c:	4a4c      	ldr	r2, [pc, #304]	; (8004ed0 <HAL_RCC_OscConfig+0x434>)
 8004d9e:	6892      	ldr	r2, [r2, #8]
 8004da0:	f002 020c 	and.w	r2, r2, #12
 8004da4:	2a08      	cmp	r2, #8
 8004da6:	d058      	beq.n	8004e5a <HAL_RCC_OscConfig+0x3be>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d019      	beq.n	8004de0 <HAL_RCC_OscConfig+0x344>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dac:	4a48      	ldr	r2, [pc, #288]	; (8004ed0 <HAL_RCC_OscConfig+0x434>)
 8004dae:	6813      	ldr	r3, [r2, #0]
 8004db0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004db4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db6:	f7fc fed3 	bl	8001b60 <HAL_GetTick>
 8004dba:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dbc:	4d44      	ldr	r5, [pc, #272]	; (8004ed0 <HAL_RCC_OscConfig+0x434>)
 8004dbe:	682b      	ldr	r3, [r5, #0]
 8004dc0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004dc4:	d047      	beq.n	8004e56 <HAL_RCC_OscConfig+0x3ba>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dc6:	f7fc fecb 	bl	8001b60 <HAL_GetTick>
 8004dca:	1b00      	subs	r0, r0, r4
 8004dcc:	2802      	cmp	r0, #2
 8004dce:	d9f6      	bls.n	8004dbe <HAL_RCC_OscConfig+0x322>
          {
            return HAL_TIMEOUT;
 8004dd0:	2003      	movs	r0, #3
 8004dd2:	e06f      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dd4:	4a3e      	ldr	r2, [pc, #248]	; (8004ed0 <HAL_RCC_OscConfig+0x434>)
 8004dd6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004dd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ddc:	6413      	str	r3, [r2, #64]	; 0x40
 8004dde:	e7d9      	b.n	8004d94 <HAL_RCC_OscConfig+0x2f8>
        __HAL_RCC_PLL_DISABLE();
 8004de0:	4a3b      	ldr	r2, [pc, #236]	; (8004ed0 <HAL_RCC_OscConfig+0x434>)
 8004de2:	6813      	ldr	r3, [r2, #0]
 8004de4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004de8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004dea:	f7fc feb9 	bl	8001b60 <HAL_GetTick>
 8004dee:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004df0:	4e37      	ldr	r6, [pc, #220]	; (8004ed0 <HAL_RCC_OscConfig+0x434>)
 8004df2:	6833      	ldr	r3, [r6, #0]
 8004df4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004df8:	d006      	beq.n	8004e08 <HAL_RCC_OscConfig+0x36c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dfa:	f7fc feb1 	bl	8001b60 <HAL_GetTick>
 8004dfe:	1b40      	subs	r0, r0, r5
 8004e00:	2802      	cmp	r0, #2
 8004e02:	d9f6      	bls.n	8004df2 <HAL_RCC_OscConfig+0x356>
            return HAL_TIMEOUT;
 8004e04:	2003      	movs	r0, #3
 8004e06:	e055      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e08:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004e0a:	085b      	lsrs	r3, r3, #1
 8004e0c:	1e5a      	subs	r2, r3, #1
 8004e0e:	69e3      	ldr	r3, [r4, #28]
 8004e10:	6a21      	ldr	r1, [r4, #32]
 8004e12:	430b      	orrs	r3, r1
 8004e14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004e18:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004e1a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004e1e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004e20:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004e24:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004e28:	4a29      	ldr	r2, [pc, #164]	; (8004ed0 <HAL_RCC_OscConfig+0x434>)
 8004e2a:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8004e2c:	6813      	ldr	r3, [r2, #0]
 8004e2e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e32:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004e34:	f7fc fe94 	bl	8001b60 <HAL_GetTick>
 8004e38:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e3a:	4d25      	ldr	r5, [pc, #148]	; (8004ed0 <HAL_RCC_OscConfig+0x434>)
 8004e3c:	682b      	ldr	r3, [r5, #0]
 8004e3e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004e42:	d106      	bne.n	8004e52 <HAL_RCC_OscConfig+0x3b6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e44:	f7fc fe8c 	bl	8001b60 <HAL_GetTick>
 8004e48:	1b00      	subs	r0, r0, r4
 8004e4a:	2802      	cmp	r0, #2
 8004e4c:	d9f6      	bls.n	8004e3c <HAL_RCC_OscConfig+0x3a0>
            return HAL_TIMEOUT;
 8004e4e:	2003      	movs	r0, #3
 8004e50:	e030      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8004e52:	2000      	movs	r0, #0
 8004e54:	e02e      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
 8004e56:	2000      	movs	r0, #0
 8004e58:	e02c      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
      pll_config = RCC->PLLCFGR;
 8004e5a:	4a1d      	ldr	r2, [pc, #116]	; (8004ed0 <HAL_RCC_OscConfig+0x434>)
 8004e5c:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d02b      	beq.n	8004eba <HAL_RCC_OscConfig+0x41e>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e62:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e66:	69e1      	ldr	r1, [r4, #28]
 8004e68:	428b      	cmp	r3, r1
 8004e6a:	d128      	bne.n	8004ebe <HAL_RCC_OscConfig+0x422>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e6c:	f002 033f 	and.w	r3, r2, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e70:	6a21      	ldr	r1, [r4, #32]
 8004e72:	428b      	cmp	r3, r1
 8004e74:	d125      	bne.n	8004ec2 <HAL_RCC_OscConfig+0x426>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e76:	6a61      	ldr	r1, [r4, #36]	; 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e78:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 8004e82:	d120      	bne.n	8004ec6 <HAL_RCC_OscConfig+0x42a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004e84:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 8004e88:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004e8a:	085b      	lsrs	r3, r3, #1
 8004e8c:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e8e:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8004e92:	d11a      	bne.n	8004eca <HAL_RCC_OscConfig+0x42e>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004e94:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004e96:	f002 6270 	and.w	r2, r2, #251658240	; 0xf000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004e9a:	ebb2 6f03 	cmp.w	r2, r3, lsl #24
  return HAL_OK;
 8004e9e:	bf14      	ite	ne
 8004ea0:	2001      	movne	r0, #1
 8004ea2:	2000      	moveq	r0, #0
 8004ea4:	e006      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
    return HAL_ERROR;
 8004ea6:	2001      	movs	r0, #1
}
 8004ea8:	4770      	bx	lr
        return HAL_ERROR;
 8004eaa:	2001      	movs	r0, #1
 8004eac:	e002      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
        return HAL_ERROR;
 8004eae:	2001      	movs	r0, #1
 8004eb0:	e000      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
  return HAL_OK;
 8004eb2:	2000      	movs	r0, #0
}
 8004eb4:	b002      	add	sp, #8
 8004eb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 8004eba:	2001      	movs	r0, #1
 8004ebc:	e7fa      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
 8004ebe:	2001      	movs	r0, #1
 8004ec0:	e7f8      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
 8004ec2:	2001      	movs	r0, #1
 8004ec4:	e7f6      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
 8004ec6:	2001      	movs	r0, #1
 8004ec8:	e7f4      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
 8004eca:	2001      	movs	r0, #1
 8004ecc:	e7f2      	b.n	8004eb4 <HAL_RCC_OscConfig+0x418>
 8004ece:	bf00      	nop
 8004ed0:	40023800 	.word	0x40023800

08004ed4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ed6:	4b24      	ldr	r3, [pc, #144]	; (8004f68 <HAL_RCC_GetSysClockFreq+0x94>)
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	f003 030c 	and.w	r3, r3, #12
 8004ede:	2b04      	cmp	r3, #4
 8004ee0:	d03d      	beq.n	8004f5e <HAL_RCC_GetSysClockFreq+0x8a>
 8004ee2:	2b08      	cmp	r3, #8
 8004ee4:	d13d      	bne.n	8004f62 <HAL_RCC_GetSysClockFreq+0x8e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ee6:	4b20      	ldr	r3, [pc, #128]	; (8004f68 <HAL_RCC_GetSysClockFreq+0x94>)
 8004ee8:	685a      	ldr	r2, [r3, #4]
 8004eea:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8004ef4:	d012      	beq.n	8004f1c <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ef6:	4b1c      	ldr	r3, [pc, #112]	; (8004f68 <HAL_RCC_GetSysClockFreq+0x94>)
 8004ef8:	6859      	ldr	r1, [r3, #4]
 8004efa:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8004efe:	2300      	movs	r3, #0
 8004f00:	481a      	ldr	r0, [pc, #104]	; (8004f6c <HAL_RCC_GetSysClockFreq+0x98>)
 8004f02:	fba1 0100 	umull	r0, r1, r1, r0
 8004f06:	f7fb f9d3 	bl	80002b0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004f0a:	4b17      	ldr	r3, [pc, #92]	; (8004f68 <HAL_RCC_GetSysClockFreq+0x94>)
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004f12:	3301      	adds	r3, #1
 8004f14:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8004f16:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8004f1a:	e023      	b.n	8004f64 <HAL_RCC_GetSysClockFreq+0x90>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f1c:	4b12      	ldr	r3, [pc, #72]	; (8004f68 <HAL_RCC_GetSysClockFreq+0x94>)
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8004f24:	015c      	lsls	r4, r3, #5
 8004f26:	2500      	movs	r5, #0
 8004f28:	1ae4      	subs	r4, r4, r3
 8004f2a:	f165 0500 	sbc.w	r5, r5, #0
 8004f2e:	01ae      	lsls	r6, r5, #6
 8004f30:	ea46 6694 	orr.w	r6, r6, r4, lsr #26
 8004f34:	01a7      	lsls	r7, r4, #6
 8004f36:	1b38      	subs	r0, r7, r4
 8004f38:	eb66 0105 	sbc.w	r1, r6, r5
 8004f3c:	00cc      	lsls	r4, r1, #3
 8004f3e:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 8004f42:	00c5      	lsls	r5, r0, #3
 8004f44:	18e8      	adds	r0, r5, r3
 8004f46:	f144 0100 	adc.w	r1, r4, #0
 8004f4a:	028b      	lsls	r3, r1, #10
 8004f4c:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8004f50:	0284      	lsls	r4, r0, #10
 8004f52:	4620      	mov	r0, r4
 8004f54:	4619      	mov	r1, r3
 8004f56:	2300      	movs	r3, #0
 8004f58:	f7fb f9aa 	bl	80002b0 <__aeabi_uldivmod>
 8004f5c:	e7d5      	b.n	8004f0a <HAL_RCC_GetSysClockFreq+0x36>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f5e:	4803      	ldr	r0, [pc, #12]	; (8004f6c <HAL_RCC_GetSysClockFreq+0x98>)
 8004f60:	e000      	b.n	8004f64 <HAL_RCC_GetSysClockFreq+0x90>
      sysclockfreq = HSI_VALUE;
 8004f62:	4803      	ldr	r0, [pc, #12]	; (8004f70 <HAL_RCC_GetSysClockFreq+0x9c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004f64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f66:	bf00      	nop
 8004f68:	40023800 	.word	0x40023800
 8004f6c:	017d7840 	.word	0x017d7840
 8004f70:	00f42400 	.word	0x00f42400

08004f74 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004f74:	2800      	cmp	r0, #0
 8004f76:	f000 80a2 	beq.w	80050be <HAL_RCC_ClockConfig+0x14a>
{
 8004f7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f7e:	460d      	mov	r5, r1
 8004f80:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f82:	4b53      	ldr	r3, [pc, #332]	; (80050d0 <HAL_RCC_ClockConfig+0x15c>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 030f 	and.w	r3, r3, #15
 8004f8a:	428b      	cmp	r3, r1
 8004f8c:	d20b      	bcs.n	8004fa6 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f8e:	4a50      	ldr	r2, [pc, #320]	; (80050d0 <HAL_RCC_ClockConfig+0x15c>)
 8004f90:	6813      	ldr	r3, [r2, #0]
 8004f92:	f023 030f 	bic.w	r3, r3, #15
 8004f96:	430b      	orrs	r3, r1
 8004f98:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f9a:	6813      	ldr	r3, [r2, #0]
 8004f9c:	f003 030f 	and.w	r3, r3, #15
 8004fa0:	428b      	cmp	r3, r1
 8004fa2:	f040 808e 	bne.w	80050c2 <HAL_RCC_ClockConfig+0x14e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004fa6:	6823      	ldr	r3, [r4, #0]
 8004fa8:	f013 0f02 	tst.w	r3, #2
 8004fac:	d017      	beq.n	8004fde <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fae:	f013 0f04 	tst.w	r3, #4
 8004fb2:	d004      	beq.n	8004fbe <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fb4:	4a47      	ldr	r2, [pc, #284]	; (80050d4 <HAL_RCC_ClockConfig+0x160>)
 8004fb6:	6893      	ldr	r3, [r2, #8]
 8004fb8:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004fbc:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fbe:	6823      	ldr	r3, [r4, #0]
 8004fc0:	f013 0f08 	tst.w	r3, #8
 8004fc4:	d004      	beq.n	8004fd0 <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fc6:	4a43      	ldr	r2, [pc, #268]	; (80050d4 <HAL_RCC_ClockConfig+0x160>)
 8004fc8:	6893      	ldr	r3, [r2, #8]
 8004fca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004fce:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fd0:	4a40      	ldr	r2, [pc, #256]	; (80050d4 <HAL_RCC_ClockConfig+0x160>)
 8004fd2:	6893      	ldr	r3, [r2, #8]
 8004fd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fd8:	68a1      	ldr	r1, [r4, #8]
 8004fda:	430b      	orrs	r3, r1
 8004fdc:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fde:	6823      	ldr	r3, [r4, #0]
 8004fe0:	f013 0f01 	tst.w	r3, #1
 8004fe4:	d031      	beq.n	800504a <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fe6:	6862      	ldr	r2, [r4, #4]
 8004fe8:	2a01      	cmp	r2, #1
 8004fea:	d020      	beq.n	800502e <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fec:	2a02      	cmp	r2, #2
 8004fee:	d025      	beq.n	800503c <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ff0:	4b38      	ldr	r3, [pc, #224]	; (80050d4 <HAL_RCC_ClockConfig+0x160>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f013 0f02 	tst.w	r3, #2
 8004ff8:	d065      	beq.n	80050c6 <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ffa:	4936      	ldr	r1, [pc, #216]	; (80050d4 <HAL_RCC_ClockConfig+0x160>)
 8004ffc:	688b      	ldr	r3, [r1, #8]
 8004ffe:	f023 0303 	bic.w	r3, r3, #3
 8005002:	4313      	orrs	r3, r2
 8005004:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8005006:	f7fc fdab 	bl	8001b60 <HAL_GetTick>
 800500a:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800500c:	4f31      	ldr	r7, [pc, #196]	; (80050d4 <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800500e:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	f003 030c 	and.w	r3, r3, #12
 8005018:	6862      	ldr	r2, [r4, #4]
 800501a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800501e:	d014      	beq.n	800504a <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005020:	f7fc fd9e 	bl	8001b60 <HAL_GetTick>
 8005024:	1b80      	subs	r0, r0, r6
 8005026:	4540      	cmp	r0, r8
 8005028:	d9f3      	bls.n	8005012 <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 800502a:	2003      	movs	r0, #3
 800502c:	e045      	b.n	80050ba <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800502e:	4b29      	ldr	r3, [pc, #164]	; (80050d4 <HAL_RCC_ClockConfig+0x160>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005036:	d1e0      	bne.n	8004ffa <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8005038:	2001      	movs	r0, #1
 800503a:	e03e      	b.n	80050ba <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800503c:	4b25      	ldr	r3, [pc, #148]	; (80050d4 <HAL_RCC_ClockConfig+0x160>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8005044:	d1d9      	bne.n	8004ffa <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8005046:	2001      	movs	r0, #1
 8005048:	e037      	b.n	80050ba <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800504a:	4b21      	ldr	r3, [pc, #132]	; (80050d0 <HAL_RCC_ClockConfig+0x15c>)
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f003 030f 	and.w	r3, r3, #15
 8005052:	42ab      	cmp	r3, r5
 8005054:	d90a      	bls.n	800506c <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005056:	4a1e      	ldr	r2, [pc, #120]	; (80050d0 <HAL_RCC_ClockConfig+0x15c>)
 8005058:	6813      	ldr	r3, [r2, #0]
 800505a:	f023 030f 	bic.w	r3, r3, #15
 800505e:	432b      	orrs	r3, r5
 8005060:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005062:	6813      	ldr	r3, [r2, #0]
 8005064:	f003 030f 	and.w	r3, r3, #15
 8005068:	42ab      	cmp	r3, r5
 800506a:	d12e      	bne.n	80050ca <HAL_RCC_ClockConfig+0x156>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800506c:	6823      	ldr	r3, [r4, #0]
 800506e:	f013 0f04 	tst.w	r3, #4
 8005072:	d006      	beq.n	8005082 <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005074:	4a17      	ldr	r2, [pc, #92]	; (80050d4 <HAL_RCC_ClockConfig+0x160>)
 8005076:	6893      	ldr	r3, [r2, #8]
 8005078:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800507c:	68e1      	ldr	r1, [r4, #12]
 800507e:	430b      	orrs	r3, r1
 8005080:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005082:	6823      	ldr	r3, [r4, #0]
 8005084:	f013 0f08 	tst.w	r3, #8
 8005088:	d007      	beq.n	800509a <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800508a:	4a12      	ldr	r2, [pc, #72]	; (80050d4 <HAL_RCC_ClockConfig+0x160>)
 800508c:	6893      	ldr	r3, [r2, #8]
 800508e:	6921      	ldr	r1, [r4, #16]
 8005090:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005094:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005098:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800509a:	f7ff ff1b 	bl	8004ed4 <HAL_RCC_GetSysClockFreq>
 800509e:	4b0d      	ldr	r3, [pc, #52]	; (80050d4 <HAL_RCC_ClockConfig+0x160>)
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80050a6:	4a0c      	ldr	r2, [pc, #48]	; (80050d8 <HAL_RCC_ClockConfig+0x164>)
 80050a8:	5cd3      	ldrb	r3, [r2, r3]
 80050aa:	40d8      	lsrs	r0, r3
 80050ac:	4b0b      	ldr	r3, [pc, #44]	; (80050dc <HAL_RCC_ClockConfig+0x168>)
 80050ae:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80050b0:	4b0b      	ldr	r3, [pc, #44]	; (80050e0 <HAL_RCC_ClockConfig+0x16c>)
 80050b2:	6818      	ldr	r0, [r3, #0]
 80050b4:	f7fc fbc6 	bl	8001844 <HAL_InitTick>
  return HAL_OK;
 80050b8:	2000      	movs	r0, #0
}
 80050ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 80050be:	2001      	movs	r0, #1
}
 80050c0:	4770      	bx	lr
      return HAL_ERROR;
 80050c2:	2001      	movs	r0, #1
 80050c4:	e7f9      	b.n	80050ba <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 80050c6:	2001      	movs	r0, #1
 80050c8:	e7f7      	b.n	80050ba <HAL_RCC_ClockConfig+0x146>
      return HAL_ERROR;
 80050ca:	2001      	movs	r0, #1
 80050cc:	e7f5      	b.n	80050ba <HAL_RCC_ClockConfig+0x146>
 80050ce:	bf00      	nop
 80050d0:	40023c00 	.word	0x40023c00
 80050d4:	40023800 	.word	0x40023800
 80050d8:	08013ac0 	.word	0x08013ac0
 80050dc:	20000008 	.word	0x20000008
 80050e0:	20000010 	.word	0x20000010

080050e4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80050e4:	4b01      	ldr	r3, [pc, #4]	; (80050ec <HAL_RCC_GetHCLKFreq+0x8>)
 80050e6:	6818      	ldr	r0, [r3, #0]
 80050e8:	4770      	bx	lr
 80050ea:	bf00      	nop
 80050ec:	20000008 	.word	0x20000008

080050f0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050f0:	4b04      	ldr	r3, [pc, #16]	; (8005104 <HAL_RCC_GetPCLK1Freq+0x14>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80050f8:	4a03      	ldr	r2, [pc, #12]	; (8005108 <HAL_RCC_GetPCLK1Freq+0x18>)
 80050fa:	5cd3      	ldrb	r3, [r2, r3]
 80050fc:	4a03      	ldr	r2, [pc, #12]	; (800510c <HAL_RCC_GetPCLK1Freq+0x1c>)
 80050fe:	6810      	ldr	r0, [r2, #0]
}
 8005100:	40d8      	lsrs	r0, r3
 8005102:	4770      	bx	lr
 8005104:	40023800 	.word	0x40023800
 8005108:	08013ad0 	.word	0x08013ad0
 800510c:	20000008 	.word	0x20000008

08005110 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005110:	4b04      	ldr	r3, [pc, #16]	; (8005124 <HAL_RCC_GetPCLK2Freq+0x14>)
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8005118:	4a03      	ldr	r2, [pc, #12]	; (8005128 <HAL_RCC_GetPCLK2Freq+0x18>)
 800511a:	5cd3      	ldrb	r3, [r2, r3]
 800511c:	4a03      	ldr	r2, [pc, #12]	; (800512c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800511e:	6810      	ldr	r0, [r2, #0]
}
 8005120:	40d8      	lsrs	r0, r3
 8005122:	4770      	bx	lr
 8005124:	40023800 	.word	0x40023800
 8005128:	08013ad0 	.word	0x08013ad0
 800512c:	20000008 	.word	0x20000008

08005130 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005130:	230f      	movs	r3, #15
 8005132:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005134:	4b0b      	ldr	r3, [pc, #44]	; (8005164 <HAL_RCC_GetClockConfig+0x34>)
 8005136:	689a      	ldr	r2, [r3, #8]
 8005138:	f002 0203 	and.w	r2, r2, #3
 800513c:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800513e:	689a      	ldr	r2, [r3, #8]
 8005140:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8005144:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005146:	689a      	ldr	r2, [r3, #8]
 8005148:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 800514c:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	08db      	lsrs	r3, r3, #3
 8005152:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8005156:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005158:	4b03      	ldr	r3, [pc, #12]	; (8005168 <HAL_RCC_GetClockConfig+0x38>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 030f 	and.w	r3, r3, #15
 8005160:	600b      	str	r3, [r1, #0]
}
 8005162:	4770      	bx	lr
 8005164:	40023800 	.word	0x40023800
 8005168:	40023c00 	.word	0x40023c00

0800516c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800516c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005170:	b083      	sub	sp, #12
 8005172:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005174:	6806      	ldr	r6, [r0, #0]
 8005176:	f016 0601 	ands.w	r6, r6, #1
 800517a:	d00c      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800517c:	4bb3      	ldr	r3, [pc, #716]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800517e:	689a      	ldr	r2, [r3, #8]
 8005180:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8005184:	609a      	str	r2, [r3, #8]
 8005186:	689a      	ldr	r2, [r3, #8]
 8005188:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800518a:	430a      	orrs	r2, r1
 800518c:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800518e:	6b46      	ldr	r6, [r0, #52]	; 0x34
 8005190:	fab6 f686 	clz	r6, r6
 8005194:	0976      	lsrs	r6, r6, #5
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005196:	6825      	ldr	r5, [r4, #0]
 8005198:	f415 2500 	ands.w	r5, r5, #524288	; 0x80000
 800519c:	d010      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x54>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800519e:	4aab      	ldr	r2, [pc, #684]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80051a0:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80051a4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80051a8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80051aa:	430b      	orrs	r3, r1
 80051ac:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80051b0:	6be5      	ldr	r5, [r4, #60]	; 0x3c
    {
      plli2sused = 1;
 80051b2:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 80051b6:	bf08      	it	eq
 80051b8:	2601      	moveq	r6, #1
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80051ba:	fab5 f585 	clz	r5, r5
 80051be:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80051c0:	6823      	ldr	r3, [r4, #0]
 80051c2:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80051c6:	d010      	beq.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80051c8:	4aa0      	ldr	r2, [pc, #640]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80051ca:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80051ce:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80051d2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80051d4:	430b      	orrs	r3, r1
 80051d6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80051da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80051dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051e0:	f000 8112 	beq.w	8005408 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	bf08      	it	eq
 80051e8:	2501      	moveq	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80051ea:	6823      	ldr	r3, [r4, #0]
  {
      plli2sused = 1;
 80051ec:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80051f0:	bf18      	it	ne
 80051f2:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80051f4:	f013 0f20 	tst.w	r3, #32
 80051f8:	f040 8108 	bne.w	800540c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80051fc:	6823      	ldr	r3, [r4, #0]
 80051fe:	f013 0f10 	tst.w	r3, #16
 8005202:	d00c      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005204:	4b91      	ldr	r3, [pc, #580]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005206:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800520a:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800520e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8005212:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005216:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005218:	430a      	orrs	r2, r1
 800521a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800521e:	6823      	ldr	r3, [r4, #0]
 8005220:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8005224:	d008      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005226:	4a89      	ldr	r2, [pc, #548]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005228:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800522c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005230:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8005232:	430b      	orrs	r3, r1
 8005234:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005238:	6823      	ldr	r3, [r4, #0]
 800523a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800523e:	d008      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005240:	4a82      	ldr	r2, [pc, #520]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005242:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005246:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 800524a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800524c:	430b      	orrs	r3, r1
 800524e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005252:	6823      	ldr	r3, [r4, #0]
 8005254:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8005258:	d008      	beq.n	800526c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800525a:	4a7c      	ldr	r2, [pc, #496]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800525c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005260:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005264:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8005266:	430b      	orrs	r3, r1
 8005268:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800526c:	6823      	ldr	r3, [r4, #0]
 800526e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8005272:	d008      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005274:	4a75      	ldr	r2, [pc, #468]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005276:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800527a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800527e:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8005280:	430b      	orrs	r3, r1
 8005282:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005286:	6823      	ldr	r3, [r4, #0]
 8005288:	f013 0f40 	tst.w	r3, #64	; 0x40
 800528c:	d008      	beq.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800528e:	4a6f      	ldr	r2, [pc, #444]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005290:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005294:	f023 0303 	bic.w	r3, r3, #3
 8005298:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800529a:	430b      	orrs	r3, r1
 800529c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80052a0:	6823      	ldr	r3, [r4, #0]
 80052a2:	f013 0f80 	tst.w	r3, #128	; 0x80
 80052a6:	d008      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80052a8:	4a68      	ldr	r2, [pc, #416]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80052aa:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80052ae:	f023 030c 	bic.w	r3, r3, #12
 80052b2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80052b4:	430b      	orrs	r3, r1
 80052b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80052ba:	6823      	ldr	r3, [r4, #0]
 80052bc:	f413 7f80 	tst.w	r3, #256	; 0x100
 80052c0:	d008      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80052c2:	4a62      	ldr	r2, [pc, #392]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80052c4:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80052c8:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80052cc:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80052ce:	430b      	orrs	r3, r1
 80052d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80052d4:	6823      	ldr	r3, [r4, #0]
 80052d6:	f413 7f00 	tst.w	r3, #512	; 0x200
 80052da:	d008      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80052dc:	4a5b      	ldr	r2, [pc, #364]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80052de:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80052e2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80052e6:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80052e8:	430b      	orrs	r3, r1
 80052ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80052ee:	6823      	ldr	r3, [r4, #0]
 80052f0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80052f4:	d008      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80052f6:	4a55      	ldr	r2, [pc, #340]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80052f8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80052fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005300:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8005302:	430b      	orrs	r3, r1
 8005304:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005308:	6823      	ldr	r3, [r4, #0]
 800530a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800530e:	d008      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005310:	4a4e      	ldr	r2, [pc, #312]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005312:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005316:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800531a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800531c:	430b      	orrs	r3, r1
 800531e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005322:	6823      	ldr	r3, [r4, #0]
 8005324:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8005328:	d008      	beq.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800532a:	4a48      	ldr	r2, [pc, #288]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800532c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005330:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005334:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005336:	430b      	orrs	r3, r1
 8005338:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800533c:	6823      	ldr	r3, [r4, #0]
 800533e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005342:	d008      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005344:	4a41      	ldr	r2, [pc, #260]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005346:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800534a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800534e:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8005350:	430b      	orrs	r3, r1
 8005352:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005356:	6823      	ldr	r3, [r4, #0]
 8005358:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800535c:	d008      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800535e:	4a3b      	ldr	r2, [pc, #236]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005360:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8005364:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005368:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800536a:	430b      	orrs	r3, r1
 800536c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8005376:	d00d      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005378:	4a34      	ldr	r2, [pc, #208]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800537a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800537e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8005382:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8005384:	430b      	orrs	r3, r1
 8005386:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800538a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    {
      pllsaiused = 1;
 800538c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005390:	bf08      	it	eq
 8005392:	2501      	moveq	r5, #1
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005394:	6823      	ldr	r3, [r4, #0]
  {
    pllsaiused = 1;
 8005396:	f013 0f08 	tst.w	r3, #8
 800539a:	bf18      	it	ne
 800539c:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800539e:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80053a2:	d008      	beq.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053a4:	4a29      	ldr	r2, [pc, #164]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80053a6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80053aa:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80053ae:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80053b0:	430b      	orrs	r3, r1
 80053b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80053b6:	6823      	ldr	r3, [r4, #0]
 80053b8:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80053bc:	d009      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80053be:	4a23      	ldr	r2, [pc, #140]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80053c0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80053c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053c8:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80053cc:	430b      	orrs	r3, r1
 80053ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80053d2:	2e01      	cmp	r6, #1
 80053d4:	d004      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80053d6:	6823      	ldr	r3, [r4, #0]
 80053d8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80053dc:	f000 8102 	beq.w	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x478>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80053e0:	4a1a      	ldr	r2, [pc, #104]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80053e2:	6813      	ldr	r3, [r2, #0]
 80053e4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80053e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053ea:	f7fc fbb9 	bl	8001b60 <HAL_GetTick>
 80053ee:	4606      	mov	r6, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80053f0:	4f16      	ldr	r7, [pc, #88]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80053f8:	d076      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80053fa:	f7fc fbb1 	bl	8001b60 <HAL_GetTick>
 80053fe:	1b80      	subs	r0, r0, r6
 8005400:	2864      	cmp	r0, #100	; 0x64
 8005402:	d9f6      	bls.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x286>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005404:	2003      	movs	r0, #3
 8005406:	e0f0      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x47e>
      plli2sused = 1;
 8005408:	2601      	movs	r6, #1
 800540a:	e6ee      	b.n	80051ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    __HAL_RCC_PWR_CLK_ENABLE();
 800540c:	4b0f      	ldr	r3, [pc, #60]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800540e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005410:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005414:	641a      	str	r2, [r3, #64]	; 0x40
 8005416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005418:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800541c:	9301      	str	r3, [sp, #4]
 800541e:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8005420:	4a0b      	ldr	r2, [pc, #44]	; (8005450 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005422:	6813      	ldr	r3, [r2, #0]
 8005424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005428:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800542a:	f7fc fb99 	bl	8001b60 <HAL_GetTick>
 800542e:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005430:	f8df 801c 	ldr.w	r8, [pc, #28]	; 8005450 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
 8005434:	f8d8 3000 	ldr.w	r3, [r8]
 8005438:	f413 7f80 	tst.w	r3, #256	; 0x100
 800543c:	d10a      	bne.n	8005454 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800543e:	f7fc fb8f 	bl	8001b60 <HAL_GetTick>
 8005442:	1bc0      	subs	r0, r0, r7
 8005444:	2864      	cmp	r0, #100	; 0x64
 8005446:	d9f5      	bls.n	8005434 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
        return HAL_TIMEOUT;
 8005448:	2003      	movs	r0, #3
 800544a:	e0ce      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x47e>
 800544c:	40023800 	.word	0x40023800
 8005450:	40007000 	.word	0x40007000
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005454:	4bab      	ldr	r3, [pc, #684]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8005456:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005458:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800545c:	d015      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x31e>
 800545e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005460:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8005464:	429a      	cmp	r2, r3
 8005466:	d010      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x31e>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005468:	4ba6      	ldr	r3, [pc, #664]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 800546a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800546c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8005470:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8005472:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8005476:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005478:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800547a:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800547e:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8005480:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005484:	f013 0f01 	tst.w	r3, #1
 8005488:	d112      	bne.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800548a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800548c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8005490:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8005494:	d01f      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8005496:	4a9b      	ldr	r2, [pc, #620]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8005498:	6893      	ldr	r3, [r2, #8]
 800549a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800549e:	6093      	str	r3, [r2, #8]
 80054a0:	4a98      	ldr	r2, [pc, #608]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80054a2:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80054a4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80054a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054aa:	430b      	orrs	r3, r1
 80054ac:	6713      	str	r3, [r2, #112]	; 0x70
 80054ae:	e6a5      	b.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x90>
        tickstart = HAL_GetTick();
 80054b0:	f7fc fb56 	bl	8001b60 <HAL_GetTick>
 80054b4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054b6:	f8df 824c 	ldr.w	r8, [pc, #588]	; 8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054ba:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054be:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 80054c2:	f013 0f02 	tst.w	r3, #2
 80054c6:	d1e0      	bne.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x31e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054c8:	f7fc fb4a 	bl	8001b60 <HAL_GetTick>
 80054cc:	1bc0      	subs	r0, r0, r7
 80054ce:	4548      	cmp	r0, r9
 80054d0:	d9f5      	bls.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x352>
            return HAL_TIMEOUT;
 80054d2:	2003      	movs	r0, #3
 80054d4:	e089      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x47e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054d6:	488b      	ldr	r0, [pc, #556]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80054d8:	6882      	ldr	r2, [r0, #8]
 80054da:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 80054de:	498a      	ldr	r1, [pc, #552]	; (8005708 <HAL_RCCEx_PeriphCLKConfig+0x59c>)
 80054e0:	4019      	ands	r1, r3
 80054e2:	430a      	orrs	r2, r1
 80054e4:	6082      	str	r2, [r0, #8]
 80054e6:	e7db      	b.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x334>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80054e8:	6823      	ldr	r3, [r4, #0]
 80054ea:	f013 0f01 	tst.w	r3, #1
 80054ee:	d013      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80054f0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80054f2:	b98b      	cbnz	r3, 8005518 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80054f4:	4a83      	ldr	r2, [pc, #524]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80054f6:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80054fa:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80054fe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005502:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8005506:	430b      	orrs	r3, r1
 8005508:	6861      	ldr	r1, [r4, #4]
 800550a:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800550e:	68a1      	ldr	r1, [r4, #8]
 8005510:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8005514:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800551e:	d003      	beq.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8005520:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005522:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8005526:	d006      	beq.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
 8005528:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800552c:	d01e      	beq.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x400>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800552e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005530:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005534:	d11a      	bne.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x400>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005536:	4a73      	ldr	r2, [pc, #460]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8005538:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800553c:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005540:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005544:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8005548:	430b      	orrs	r3, r1
 800554a:	6861      	ldr	r1, [r4, #4]
 800554c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8005550:	68e1      	ldr	r1, [r4, #12]
 8005552:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005556:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800555a:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 800555e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005560:	3b01      	subs	r3, #1
 8005562:	f021 011f 	bic.w	r1, r1, #31
 8005566:	430b      	orrs	r3, r1
 8005568:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800556c:	6823      	ldr	r3, [r4, #0]
 800556e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8005572:	d011      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x42c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005574:	4a63      	ldr	r2, [pc, #396]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8005576:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800557a:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800557e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8005582:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8005586:	430b      	orrs	r3, r1
 8005588:	6861      	ldr	r1, [r4, #4]
 800558a:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 800558e:	6921      	ldr	r1, [r4, #16]
 8005590:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8005594:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005598:	6823      	ldr	r3, [r4, #0]
 800559a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800559e:	d00d      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0x450>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80055a0:	6862      	ldr	r2, [r4, #4]
 80055a2:	6923      	ldr	r3, [r4, #16]
 80055a4:	041b      	lsls	r3, r3, #16
 80055a6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80055aa:	68e2      	ldr	r2, [r4, #12]
 80055ac:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80055b0:	68a2      	ldr	r2, [r4, #8]
 80055b2:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 80055b6:	4a53      	ldr	r2, [pc, #332]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80055b8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80055bc:	4a51      	ldr	r2, [pc, #324]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80055be:	6813      	ldr	r3, [r2, #0]
 80055c0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80055c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055c6:	f7fc facb 	bl	8001b60 <HAL_GetTick>
 80055ca:	4606      	mov	r6, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80055cc:	4f4d      	ldr	r7, [pc, #308]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80055d4:	d106      	bne.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0x478>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80055d6:	f7fc fac3 	bl	8001b60 <HAL_GetTick>
 80055da:	1b80      	subs	r0, r0, r6
 80055dc:	2864      	cmp	r0, #100	; 0x64
 80055de:	d9f6      	bls.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055e0:	2003      	movs	r0, #3
 80055e2:	e002      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x47e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80055e4:	2d01      	cmp	r5, #1
 80055e6:	d003      	beq.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x484>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80055e8:	2000      	movs	r0, #0
}
 80055ea:	b003      	add	sp, #12
 80055ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 80055f0:	4a44      	ldr	r2, [pc, #272]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80055f2:	6813      	ldr	r3, [r2, #0]
 80055f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055f8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80055fa:	f7fc fab1 	bl	8001b60 <HAL_GetTick>
 80055fe:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005600:	4e40      	ldr	r6, [pc, #256]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8005602:	6833      	ldr	r3, [r6, #0]
 8005604:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8005608:	d006      	beq.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800560a:	f7fc faa9 	bl	8001b60 <HAL_GetTick>
 800560e:	1b40      	subs	r0, r0, r5
 8005610:	2864      	cmp	r0, #100	; 0x64
 8005612:	d9f6      	bls.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x496>
        return HAL_TIMEOUT;
 8005614:	2003      	movs	r0, #3
 8005616:	e7e8      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x47e>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005618:	6823      	ldr	r3, [r4, #0]
 800561a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800561e:	d001      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
 8005620:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005622:	b122      	cbz	r2, 800562e <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005624:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8005628:	d01d      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800562a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800562c:	b9db      	cbnz	r3, 8005666 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800562e:	4a35      	ldr	r2, [pc, #212]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8005630:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005634:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005638:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800563c:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8005640:	430b      	orrs	r3, r1
 8005642:	6961      	ldr	r1, [r4, #20]
 8005644:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8005648:	69a1      	ldr	r1, [r4, #24]
 800564a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800564e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005652:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8005656:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005658:	3901      	subs	r1, #1
 800565a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 800565e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005662:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005666:	6823      	ldr	r3, [r4, #0]
 8005668:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 800566c:	d003      	beq.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800566e:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8005670:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005674:	d031      	beq.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x56e>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005676:	6823      	ldr	r3, [r4, #0]
 8005678:	f013 0f08 	tst.w	r3, #8
 800567c:	d019      	beq.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x546>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800567e:	4a21      	ldr	r2, [pc, #132]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 8005680:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005684:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005688:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800568c:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8005690:	430b      	orrs	r3, r1
 8005692:	6961      	ldr	r1, [r4, #20]
 8005694:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8005698:	69e1      	ldr	r1, [r4, #28]
 800569a:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800569e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80056a2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80056a6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80056aa:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80056ac:	430b      	orrs	r3, r1
 80056ae:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 80056b2:	4a14      	ldr	r2, [pc, #80]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80056b4:	6813      	ldr	r3, [r2, #0]
 80056b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056ba:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80056bc:	f7fc fa50 	bl	8001b60 <HAL_GetTick>
 80056c0:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80056c2:	4d10      	ldr	r5, [pc, #64]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80056c4:	682b      	ldr	r3, [r5, #0]
 80056c6:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80056ca:	d119      	bne.n	8005700 <HAL_RCCEx_PeriphCLKConfig+0x594>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80056cc:	f7fc fa48 	bl	8001b60 <HAL_GetTick>
 80056d0:	1b00      	subs	r0, r0, r4
 80056d2:	2864      	cmp	r0, #100	; 0x64
 80056d4:	d9f6      	bls.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x558>
        return HAL_TIMEOUT;
 80056d6:	2003      	movs	r0, #3
 80056d8:	e787      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x47e>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80056da:	4a0a      	ldr	r2, [pc, #40]	; (8005704 <HAL_RCCEx_PeriphCLKConfig+0x598>)
 80056dc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80056e0:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80056e4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80056e8:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 80056ec:	430b      	orrs	r3, r1
 80056ee:	6961      	ldr	r1, [r4, #20]
 80056f0:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80056f4:	6a21      	ldr	r1, [r4, #32]
 80056f6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80056fa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80056fe:	e7ba      	b.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  return HAL_OK;
 8005700:	2000      	movs	r0, #0
 8005702:	e772      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8005704:	40023800 	.word	0x40023800
 8005708:	0ffffcff 	.word	0x0ffffcff

0800570c <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800570c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005710:	b2db      	uxtb	r3, r3
 8005712:	2b01      	cmp	r3, #1
 8005714:	d145      	bne.n	80057a2 <HAL_TIM_Base_Start_IT+0x96>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005716:	2302      	movs	r3, #2
 8005718:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800571c:	6802      	ldr	r2, [r0, #0]
 800571e:	68d3      	ldr	r3, [r2, #12]
 8005720:	f043 0301 	orr.w	r3, r3, #1
 8005724:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005726:	6802      	ldr	r2, [r0, #0]
 8005728:	4b20      	ldr	r3, [pc, #128]	; (80057ac <HAL_TIM_Base_Start_IT+0xa0>)
 800572a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800572e:	bf18      	it	ne
 8005730:	429a      	cmpne	r2, r3
 8005732:	bf0c      	ite	eq
 8005734:	2301      	moveq	r3, #1
 8005736:	2300      	movne	r3, #0
 8005738:	491d      	ldr	r1, [pc, #116]	; (80057b0 <HAL_TIM_Base_Start_IT+0xa4>)
 800573a:	428a      	cmp	r2, r1
 800573c:	bf08      	it	eq
 800573e:	f043 0301 	orreq.w	r3, r3, #1
 8005742:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005746:	428a      	cmp	r2, r1
 8005748:	bf08      	it	eq
 800574a:	f043 0301 	orreq.w	r3, r3, #1
 800574e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005752:	428a      	cmp	r2, r1
 8005754:	bf08      	it	eq
 8005756:	f043 0301 	orreq.w	r3, r3, #1
 800575a:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 800575e:	428a      	cmp	r2, r1
 8005760:	bf08      	it	eq
 8005762:	f043 0301 	orreq.w	r3, r3, #1
 8005766:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 800576a:	428a      	cmp	r2, r1
 800576c:	bf08      	it	eq
 800576e:	f043 0301 	orreq.w	r3, r3, #1
 8005772:	b913      	cbnz	r3, 800577a <HAL_TIM_Base_Start_IT+0x6e>
 8005774:	4b0f      	ldr	r3, [pc, #60]	; (80057b4 <HAL_TIM_Base_Start_IT+0xa8>)
 8005776:	429a      	cmp	r2, r3
 8005778:	d10d      	bne.n	8005796 <HAL_TIM_Base_Start_IT+0x8a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800577a:	6891      	ldr	r1, [r2, #8]
 800577c:	4b0e      	ldr	r3, [pc, #56]	; (80057b8 <HAL_TIM_Base_Start_IT+0xac>)
 800577e:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005780:	2b06      	cmp	r3, #6
 8005782:	d010      	beq.n	80057a6 <HAL_TIM_Base_Start_IT+0x9a>
 8005784:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005788:	d00d      	beq.n	80057a6 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800578a:	6813      	ldr	r3, [r2, #0]
 800578c:	f043 0301 	orr.w	r3, r3, #1
 8005790:	6013      	str	r3, [r2, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 8005792:	2000      	movs	r0, #0
 8005794:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 8005796:	6813      	ldr	r3, [r2, #0]
 8005798:	f043 0301 	orr.w	r3, r3, #1
 800579c:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800579e:	2000      	movs	r0, #0
 80057a0:	4770      	bx	lr
    return HAL_ERROR;
 80057a2:	2001      	movs	r0, #1
 80057a4:	4770      	bx	lr
  return HAL_OK;
 80057a6:	2000      	movs	r0, #0
}
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	40010000 	.word	0x40010000
 80057b0:	40000400 	.word	0x40000400
 80057b4:	40001800 	.word	0x40001800
 80057b8:	00010007 	.word	0x00010007

080057bc <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057bc:	4770      	bx	lr

080057be <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80057be:	4770      	bx	lr

080057c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057c0:	4770      	bx	lr

080057c2 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057c2:	4770      	bx	lr

080057c4 <HAL_TIM_IRQHandler>:
{
 80057c4:	b510      	push	{r4, lr}
 80057c6:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80057c8:	6803      	ldr	r3, [r0, #0]
 80057ca:	691a      	ldr	r2, [r3, #16]
 80057cc:	f012 0f02 	tst.w	r2, #2
 80057d0:	d011      	beq.n	80057f6 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80057d2:	68da      	ldr	r2, [r3, #12]
 80057d4:	f012 0f02 	tst.w	r2, #2
 80057d8:	d00d      	beq.n	80057f6 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80057da:	f06f 0202 	mvn.w	r2, #2
 80057de:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057e0:	2301      	movs	r3, #1
 80057e2:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057e4:	6803      	ldr	r3, [r0, #0]
 80057e6:	699b      	ldr	r3, [r3, #24]
 80057e8:	f013 0f03 	tst.w	r3, #3
 80057ec:	d079      	beq.n	80058e2 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 80057ee:	f7ff ffe6 	bl	80057be <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f2:	2300      	movs	r3, #0
 80057f4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80057f6:	6823      	ldr	r3, [r4, #0]
 80057f8:	691a      	ldr	r2, [r3, #16]
 80057fa:	f012 0f04 	tst.w	r2, #4
 80057fe:	d012      	beq.n	8005826 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005800:	68da      	ldr	r2, [r3, #12]
 8005802:	f012 0f04 	tst.w	r2, #4
 8005806:	d00e      	beq.n	8005826 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005808:	f06f 0204 	mvn.w	r2, #4
 800580c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800580e:	2302      	movs	r3, #2
 8005810:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005812:	6823      	ldr	r3, [r4, #0]
 8005814:	699b      	ldr	r3, [r3, #24]
 8005816:	f413 7f40 	tst.w	r3, #768	; 0x300
 800581a:	d068      	beq.n	80058ee <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800581c:	4620      	mov	r0, r4
 800581e:	f7ff ffce 	bl	80057be <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005822:	2300      	movs	r3, #0
 8005824:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005826:	6823      	ldr	r3, [r4, #0]
 8005828:	691a      	ldr	r2, [r3, #16]
 800582a:	f012 0f08 	tst.w	r2, #8
 800582e:	d012      	beq.n	8005856 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005830:	68da      	ldr	r2, [r3, #12]
 8005832:	f012 0f08 	tst.w	r2, #8
 8005836:	d00e      	beq.n	8005856 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005838:	f06f 0208 	mvn.w	r2, #8
 800583c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800583e:	2304      	movs	r3, #4
 8005840:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005842:	6823      	ldr	r3, [r4, #0]
 8005844:	69db      	ldr	r3, [r3, #28]
 8005846:	f013 0f03 	tst.w	r3, #3
 800584a:	d057      	beq.n	80058fc <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 800584c:	4620      	mov	r0, r4
 800584e:	f7ff ffb6 	bl	80057be <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005852:	2300      	movs	r3, #0
 8005854:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005856:	6823      	ldr	r3, [r4, #0]
 8005858:	691a      	ldr	r2, [r3, #16]
 800585a:	f012 0f10 	tst.w	r2, #16
 800585e:	d012      	beq.n	8005886 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005860:	68da      	ldr	r2, [r3, #12]
 8005862:	f012 0f10 	tst.w	r2, #16
 8005866:	d00e      	beq.n	8005886 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005868:	f06f 0210 	mvn.w	r2, #16
 800586c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800586e:	2308      	movs	r3, #8
 8005870:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005872:	6823      	ldr	r3, [r4, #0]
 8005874:	69db      	ldr	r3, [r3, #28]
 8005876:	f413 7f40 	tst.w	r3, #768	; 0x300
 800587a:	d046      	beq.n	800590a <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800587c:	4620      	mov	r0, r4
 800587e:	f7ff ff9e 	bl	80057be <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005882:	2300      	movs	r3, #0
 8005884:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005886:	6823      	ldr	r3, [r4, #0]
 8005888:	691a      	ldr	r2, [r3, #16]
 800588a:	f012 0f01 	tst.w	r2, #1
 800588e:	d003      	beq.n	8005898 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005890:	68da      	ldr	r2, [r3, #12]
 8005892:	f012 0f01 	tst.w	r2, #1
 8005896:	d13f      	bne.n	8005918 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005898:	6823      	ldr	r3, [r4, #0]
 800589a:	691a      	ldr	r2, [r3, #16]
 800589c:	f012 0f80 	tst.w	r2, #128	; 0x80
 80058a0:	d003      	beq.n	80058aa <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058a2:	68da      	ldr	r2, [r3, #12]
 80058a4:	f012 0f80 	tst.w	r2, #128	; 0x80
 80058a8:	d13d      	bne.n	8005926 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80058aa:	6823      	ldr	r3, [r4, #0]
 80058ac:	691a      	ldr	r2, [r3, #16]
 80058ae:	f412 7f80 	tst.w	r2, #256	; 0x100
 80058b2:	d003      	beq.n	80058bc <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058b4:	68da      	ldr	r2, [r3, #12]
 80058b6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80058ba:	d13b      	bne.n	8005934 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80058bc:	6823      	ldr	r3, [r4, #0]
 80058be:	691a      	ldr	r2, [r3, #16]
 80058c0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80058c4:	d003      	beq.n	80058ce <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058c6:	68da      	ldr	r2, [r3, #12]
 80058c8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80058cc:	d139      	bne.n	8005942 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058ce:	6823      	ldr	r3, [r4, #0]
 80058d0:	691a      	ldr	r2, [r3, #16]
 80058d2:	f012 0f20 	tst.w	r2, #32
 80058d6:	d003      	beq.n	80058e0 <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058d8:	68da      	ldr	r2, [r3, #12]
 80058da:	f012 0f20 	tst.w	r2, #32
 80058de:	d137      	bne.n	8005950 <HAL_TIM_IRQHandler+0x18c>
}
 80058e0:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058e2:	f7ff ff6b 	bl	80057bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058e6:	4620      	mov	r0, r4
 80058e8:	f7ff ff6a 	bl	80057c0 <HAL_TIM_PWM_PulseFinishedCallback>
 80058ec:	e781      	b.n	80057f2 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ee:	4620      	mov	r0, r4
 80058f0:	f7ff ff64 	bl	80057bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058f4:	4620      	mov	r0, r4
 80058f6:	f7ff ff63 	bl	80057c0 <HAL_TIM_PWM_PulseFinishedCallback>
 80058fa:	e792      	b.n	8005822 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058fc:	4620      	mov	r0, r4
 80058fe:	f7ff ff5d 	bl	80057bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005902:	4620      	mov	r0, r4
 8005904:	f7ff ff5c 	bl	80057c0 <HAL_TIM_PWM_PulseFinishedCallback>
 8005908:	e7a3      	b.n	8005852 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800590a:	4620      	mov	r0, r4
 800590c:	f7ff ff56 	bl	80057bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005910:	4620      	mov	r0, r4
 8005912:	f7ff ff55 	bl	80057c0 <HAL_TIM_PWM_PulseFinishedCallback>
 8005916:	e7b4      	b.n	8005882 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005918:	f06f 0201 	mvn.w	r2, #1
 800591c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800591e:	4620      	mov	r0, r4
 8005920:	f7fb fa90 	bl	8000e44 <HAL_TIM_PeriodElapsedCallback>
 8005924:	e7b8      	b.n	8005898 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005926:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800592a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800592c:	4620      	mov	r0, r4
 800592e:	f000 f91a 	bl	8005b66 <HAL_TIMEx_BreakCallback>
 8005932:	e7ba      	b.n	80058aa <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005934:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005938:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800593a:	4620      	mov	r0, r4
 800593c:	f000 f914 	bl	8005b68 <HAL_TIMEx_Break2Callback>
 8005940:	e7bc      	b.n	80058bc <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005942:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005946:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005948:	4620      	mov	r0, r4
 800594a:	f7ff ff3a 	bl	80057c2 <HAL_TIM_TriggerCallback>
 800594e:	e7be      	b.n	80058ce <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005950:	f06f 0220 	mvn.w	r2, #32
 8005954:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8005956:	4620      	mov	r0, r4
 8005958:	f000 f904 	bl	8005b64 <HAL_TIMEx_CommutCallback>
}
 800595c:	e7c0      	b.n	80058e0 <HAL_TIM_IRQHandler+0x11c>
	...

08005960 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005960:	b410      	push	{r4}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005962:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005964:	4a34      	ldr	r2, [pc, #208]	; (8005a38 <TIM_Base_SetConfig+0xd8>)
 8005966:	4290      	cmp	r0, r2
 8005968:	bf14      	ite	ne
 800596a:	2200      	movne	r2, #0
 800596c:	2201      	moveq	r2, #1
 800596e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005972:	d044      	beq.n	80059fe <TIM_Base_SetConfig+0x9e>
 8005974:	2a00      	cmp	r2, #0
 8005976:	d142      	bne.n	80059fe <TIM_Base_SetConfig+0x9e>
 8005978:	4c30      	ldr	r4, [pc, #192]	; (8005a3c <TIM_Base_SetConfig+0xdc>)
 800597a:	42a0      	cmp	r0, r4
 800597c:	d00b      	beq.n	8005996 <TIM_Base_SetConfig+0x36>
 800597e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8005982:	42a0      	cmp	r0, r4
 8005984:	d007      	beq.n	8005996 <TIM_Base_SetConfig+0x36>
 8005986:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800598a:	42a0      	cmp	r0, r4
 800598c:	d003      	beq.n	8005996 <TIM_Base_SetConfig+0x36>
 800598e:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8005992:	42a0      	cmp	r0, r4
 8005994:	d10a      	bne.n	80059ac <TIM_Base_SetConfig+0x4c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800599a:	684c      	ldr	r4, [r1, #4]
 800599c:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800599e:	4c27      	ldr	r4, [pc, #156]	; (8005a3c <TIM_Base_SetConfig+0xdc>)
 80059a0:	42a0      	cmp	r0, r4
 80059a2:	d030      	beq.n	8005a06 <TIM_Base_SetConfig+0xa6>
 80059a4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80059a8:	42a0      	cmp	r0, r4
 80059aa:	d02c      	beq.n	8005a06 <TIM_Base_SetConfig+0xa6>
 80059ac:	4c24      	ldr	r4, [pc, #144]	; (8005a40 <TIM_Base_SetConfig+0xe0>)
 80059ae:	42a0      	cmp	r0, r4
 80059b0:	d029      	beq.n	8005a06 <TIM_Base_SetConfig+0xa6>
 80059b2:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 80059b6:	42a0      	cmp	r0, r4
 80059b8:	d025      	beq.n	8005a06 <TIM_Base_SetConfig+0xa6>
 80059ba:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 80059be:	42a0      	cmp	r0, r4
 80059c0:	d021      	beq.n	8005a06 <TIM_Base_SetConfig+0xa6>
 80059c2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80059c6:	42a0      	cmp	r0, r4
 80059c8:	d01d      	beq.n	8005a06 <TIM_Base_SetConfig+0xa6>
 80059ca:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80059ce:	42a0      	cmp	r0, r4
 80059d0:	d019      	beq.n	8005a06 <TIM_Base_SetConfig+0xa6>
 80059d2:	f5a4 3498 	sub.w	r4, r4, #77824	; 0x13000
 80059d6:	42a0      	cmp	r0, r4
 80059d8:	d015      	beq.n	8005a06 <TIM_Base_SetConfig+0xa6>
 80059da:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80059de:	42a0      	cmp	r0, r4
 80059e0:	d011      	beq.n	8005a06 <TIM_Base_SetConfig+0xa6>
 80059e2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80059e6:	42a0      	cmp	r0, r4
 80059e8:	d00d      	beq.n	8005a06 <TIM_Base_SetConfig+0xa6>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80059ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059ee:	694a      	ldr	r2, [r1, #20]
 80059f0:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80059f2:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80059f4:	688b      	ldr	r3, [r1, #8]
 80059f6:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80059f8:	680b      	ldr	r3, [r1, #0]
 80059fa:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80059fc:	e016      	b.n	8005a2c <TIM_Base_SetConfig+0xcc>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80059fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005a02:	684c      	ldr	r4, [r1, #4]
 8005a04:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a0a:	68cc      	ldr	r4, [r1, #12]
 8005a0c:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a12:	694c      	ldr	r4, [r1, #20]
 8005a14:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 8005a16:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a18:	688b      	ldr	r3, [r1, #8]
 8005a1a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005a1c:	680b      	ldr	r3, [r1, #0]
 8005a1e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005a20:	4b08      	ldr	r3, [pc, #32]	; (8005a44 <TIM_Base_SetConfig+0xe4>)
 8005a22:	4298      	cmp	r0, r3
 8005a24:	d000      	beq.n	8005a28 <TIM_Base_SetConfig+0xc8>
 8005a26:	b10a      	cbz	r2, 8005a2c <TIM_Base_SetConfig+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005a28:	690b      	ldr	r3, [r1, #16]
 8005a2a:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	6143      	str	r3, [r0, #20]
}
 8005a30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a34:	4770      	bx	lr
 8005a36:	bf00      	nop
 8005a38:	40010000 	.word	0x40010000
 8005a3c:	40000400 	.word	0x40000400
 8005a40:	40000c00 	.word	0x40000c00
 8005a44:	40010400 	.word	0x40010400

08005a48 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005a48:	b360      	cbz	r0, 8005aa4 <HAL_TIM_Base_Init+0x5c>
{
 8005a4a:	b510      	push	{r4, lr}
 8005a4c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005a4e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005a52:	b313      	cbz	r3, 8005a9a <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8005a54:	2302      	movs	r3, #2
 8005a56:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a5a:	4621      	mov	r1, r4
 8005a5c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005a60:	f7ff ff7e 	bl	8005960 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a64:	2301      	movs	r3, #1
 8005a66:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a6a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005a6e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005a72:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005a76:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8005a7a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a7e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a82:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005a86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005a8a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8005a8e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8005a92:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005a96:	2000      	movs	r0, #0
}
 8005a98:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005a9a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005a9e:	f7fb fe0f 	bl	80016c0 <HAL_TIM_Base_MspInit>
 8005aa2:	e7d7      	b.n	8005a54 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8005aa4:	2001      	movs	r0, #1
}
 8005aa6:	4770      	bx	lr

08005aa8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005aa8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d051      	beq.n	8005b54 <HAL_TIMEx_MasterConfigSynchronization+0xac>
{
 8005ab0:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ab8:	2302      	movs	r3, #2
 8005aba:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005abe:	6802      	ldr	r2, [r0, #0]
 8005ac0:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ac2:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ac4:	4d24      	ldr	r5, [pc, #144]	; (8005b58 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005ac6:	42aa      	cmp	r2, r5
 8005ac8:	d003      	beq.n	8005ad2 <HAL_TIMEx_MasterConfigSynchronization+0x2a>
 8005aca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005ace:	42aa      	cmp	r2, r5
 8005ad0:	d103      	bne.n	8005ada <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ad2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ad6:	684d      	ldr	r5, [r1, #4]
 8005ad8:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ada:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ade:	680d      	ldr	r5, [r1, #0]
 8005ae0:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ae2:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ae4:	6802      	ldr	r2, [r0, #0]
 8005ae6:	4b1c      	ldr	r3, [pc, #112]	; (8005b58 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005ae8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8005aec:	bf18      	it	ne
 8005aee:	429a      	cmpne	r2, r3
 8005af0:	bf0c      	ite	eq
 8005af2:	2301      	moveq	r3, #1
 8005af4:	2300      	movne	r3, #0
 8005af6:	4d19      	ldr	r5, [pc, #100]	; (8005b5c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005af8:	42aa      	cmp	r2, r5
 8005afa:	bf08      	it	eq
 8005afc:	f043 0301 	orreq.w	r3, r3, #1
 8005b00:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005b04:	42aa      	cmp	r2, r5
 8005b06:	bf08      	it	eq
 8005b08:	f043 0301 	orreq.w	r3, r3, #1
 8005b0c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005b10:	42aa      	cmp	r2, r5
 8005b12:	bf08      	it	eq
 8005b14:	f043 0301 	orreq.w	r3, r3, #1
 8005b18:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 8005b1c:	42aa      	cmp	r2, r5
 8005b1e:	bf08      	it	eq
 8005b20:	f043 0301 	orreq.w	r3, r3, #1
 8005b24:	f505 5570 	add.w	r5, r5, #15360	; 0x3c00
 8005b28:	42aa      	cmp	r2, r5
 8005b2a:	bf08      	it	eq
 8005b2c:	f043 0301 	orreq.w	r3, r3, #1
 8005b30:	b913      	cbnz	r3, 8005b38 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8005b32:	4b0b      	ldr	r3, [pc, #44]	; (8005b60 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d104      	bne.n	8005b42 <HAL_TIMEx_MasterConfigSynchronization+0x9a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b38:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b3c:	688b      	ldr	r3, [r1, #8]
 8005b3e:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b40:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b42:	2301      	movs	r3, #1
 8005b44:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b48:	2300      	movs	r3, #0
 8005b4a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8005b4e:	4618      	mov	r0, r3
}
 8005b50:	bc30      	pop	{r4, r5}
 8005b52:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005b54:	2002      	movs	r0, #2
}
 8005b56:	4770      	bx	lr
 8005b58:	40010000 	.word	0x40010000
 8005b5c:	40000400 	.word	0x40000400
 8005b60:	40001800 	.word	0x40001800

08005b64 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b64:	4770      	bx	lr

08005b66 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b66:	4770      	bx	lr

08005b68 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005b68:	4770      	bx	lr

08005b6a <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b6a:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b6c:	e852 3f00 	ldrex	r3, [r2]
 8005b70:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b74:	e842 3100 	strex	r1, r3, [r2]
 8005b78:	2900      	cmp	r1, #0
 8005b7a:	d1f6      	bne.n	8005b6a <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b7c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b7e:	f102 0308 	add.w	r3, r2, #8
 8005b82:	e853 3f00 	ldrex	r3, [r3]
 8005b86:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8a:	3208      	adds	r2, #8
 8005b8c:	e842 3100 	strex	r1, r3, [r2]
 8005b90:	2900      	cmp	r1, #0
 8005b92:	d1f3      	bne.n	8005b7c <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b94:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d005      	beq.n	8005ba6 <UART_EndRxTransfer+0x3c>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b9a:	2320      	movs	r3, #32
 8005b9c:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ba2:	6643      	str	r3, [r0, #100]	; 0x64
}
 8005ba4:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ba6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba8:	e852 3f00 	ldrex	r3, [r2]
 8005bac:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb0:	e842 3100 	strex	r1, r3, [r2]
 8005bb4:	2900      	cmp	r1, #0
 8005bb6:	d1f6      	bne.n	8005ba6 <UART_EndRxTransfer+0x3c>
 8005bb8:	e7ef      	b.n	8005b9a <UART_EndRxTransfer+0x30>

08005bba <UART_TxISR_8BIT>:
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bba:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005bbc:	2b21      	cmp	r3, #33	; 0x21
 8005bbe:	d000      	beq.n	8005bc2 <UART_TxISR_8BIT+0x8>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005bc0:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8005bc2:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	b993      	cbnz	r3, 8005bf0 <UART_TxISR_8BIT+0x36>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005bca:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bcc:	e852 3f00 	ldrex	r3, [r2]
 8005bd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd4:	e842 3100 	strex	r1, r3, [r2]
 8005bd8:	2900      	cmp	r1, #0
 8005bda:	d1f6      	bne.n	8005bca <UART_TxISR_8BIT+0x10>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005bdc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bde:	e852 3f00 	ldrex	r3, [r2]
 8005be2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be6:	e842 3100 	strex	r1, r3, [r2]
 8005bea:	2900      	cmp	r1, #0
 8005bec:	d1f6      	bne.n	8005bdc <UART_TxISR_8BIT+0x22>
 8005bee:	4770      	bx	lr
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005bf0:	6803      	ldr	r3, [r0, #0]
 8005bf2:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8005bf4:	7812      	ldrb	r2, [r2, #0]
 8005bf6:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8005bf8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8005bfe:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8005c02:	3b01      	subs	r3, #1
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
}
 8005c0a:	e7d9      	b.n	8005bc0 <UART_TxISR_8BIT+0x6>

08005c0c <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c0c:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005c0e:	2b21      	cmp	r3, #33	; 0x21
 8005c10:	d000      	beq.n	8005c14 <UART_TxISR_16BIT+0x8>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005c12:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8005c14:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8005c18:	b29b      	uxth	r3, r3
 8005c1a:	b993      	cbnz	r3, 8005c42 <UART_TxISR_16BIT+0x36>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005c1c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c1e:	e852 3f00 	ldrex	r3, [r2]
 8005c22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c26:	e842 3100 	strex	r1, r3, [r2]
 8005c2a:	2900      	cmp	r1, #0
 8005c2c:	d1f6      	bne.n	8005c1c <UART_TxISR_16BIT+0x10>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c2e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c30:	e852 3f00 	ldrex	r3, [r2]
 8005c34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c38:	e842 3100 	strex	r1, r3, [r2]
 8005c3c:	2900      	cmp	r1, #0
 8005c3e:	d1f6      	bne.n	8005c2e <UART_TxISR_16BIT+0x22>
 8005c40:	4770      	bx	lr
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005c42:	6802      	ldr	r2, [r0, #0]
 8005c44:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8005c46:	881b      	ldrh	r3, [r3, #0]
 8005c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c4c:	6293      	str	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8005c4e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8005c50:	3302      	adds	r3, #2
 8005c52:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 8005c54:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 8005c58:	3b01      	subs	r3, #1
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
}
 8005c60:	e7d7      	b.n	8005c12 <UART_TxISR_16BIT+0x6>
	...

08005c64 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8005c64:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8005c66:	2b20      	cmp	r3, #32
 8005c68:	d12a      	bne.n	8005cc0 <HAL_UART_Transmit_IT+0x5c>
    if ((pData == NULL) || (Size == 0U))
 8005c6a:	b359      	cbz	r1, 8005cc4 <HAL_UART_Transmit_IT+0x60>
 8005c6c:	b352      	cbz	r2, 8005cc4 <HAL_UART_Transmit_IT+0x60>
    __HAL_LOCK(huart);
 8005c6e:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d028      	beq.n	8005cc8 <HAL_UART_Transmit_IT+0x64>
    huart->pTxBuffPtr  = pData;
 8005c76:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8005c78:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
    huart->TxXferCount = Size;
 8005c7c:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c80:	2300      	movs	r3, #0
 8005c82:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c86:	2321      	movs	r3, #33	; 0x21
 8005c88:	6783      	str	r3, [r0, #120]	; 0x78
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c8a:	6883      	ldr	r3, [r0, #8]
 8005c8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c90:	d00f      	beq.n	8005cb2 <HAL_UART_Transmit_IT+0x4e>
      huart->TxISR = UART_TxISR_8BIT;
 8005c92:	4b0e      	ldr	r3, [pc, #56]	; (8005ccc <HAL_UART_Transmit_IT+0x68>)
 8005c94:	6683      	str	r3, [r0, #104]	; 0x68
    __HAL_UNLOCK(huart);
 8005c96:	2300      	movs	r3, #0
 8005c98:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005c9c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c9e:	e852 3f00 	ldrex	r3, [r2]
 8005ca2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca6:	e842 3100 	strex	r1, r3, [r2]
 8005caa:	2900      	cmp	r1, #0
 8005cac:	d1f6      	bne.n	8005c9c <HAL_UART_Transmit_IT+0x38>
    return HAL_OK;
 8005cae:	2000      	movs	r0, #0
 8005cb0:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cb2:	6901      	ldr	r1, [r0, #16]
      huart->TxISR = UART_TxISR_16BIT;
 8005cb4:	4b05      	ldr	r3, [pc, #20]	; (8005ccc <HAL_UART_Transmit_IT+0x68>)
 8005cb6:	4a06      	ldr	r2, [pc, #24]	; (8005cd0 <HAL_UART_Transmit_IT+0x6c>)
 8005cb8:	2900      	cmp	r1, #0
 8005cba:	bf08      	it	eq
 8005cbc:	4613      	moveq	r3, r2
 8005cbe:	e7e9      	b.n	8005c94 <HAL_UART_Transmit_IT+0x30>
    return HAL_BUSY;
 8005cc0:	2002      	movs	r0, #2
 8005cc2:	4770      	bx	lr
      return HAL_ERROR;
 8005cc4:	2001      	movs	r0, #1
 8005cc6:	4770      	bx	lr
    __HAL_LOCK(huart);
 8005cc8:	2002      	movs	r0, #2
}
 8005cca:	4770      	bx	lr
 8005ccc:	08005bbb 	.word	0x08005bbb
 8005cd0:	08005c0d 	.word	0x08005c0d

08005cd4 <HAL_UART_ErrorCallback>:
}
 8005cd4:	4770      	bx	lr

08005cd6 <UART_DMAAbortOnError>:
{
 8005cd6:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005cd8:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005ce0:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 8005ce4:	f7ff fff6 	bl	8005cd4 <HAL_UART_ErrorCallback>
}
 8005ce8:	bd08      	pop	{r3, pc}

08005cea <HAL_UARTEx_RxEventCallback>:
}
 8005cea:	4770      	bx	lr

08005cec <HAL_UART_IRQHandler>:
{
 8005cec:	b538      	push	{r3, r4, r5, lr}
 8005cee:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005cf0:	6802      	ldr	r2, [r0, #0]
 8005cf2:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005cf4:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005cf6:	6891      	ldr	r1, [r2, #8]
  if (errorflags == 0U)
 8005cf8:	f640 050f 	movw	r5, #2063	; 0x80f
 8005cfc:	422b      	tst	r3, r5
 8005cfe:	d10a      	bne.n	8005d16 <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005d00:	f013 0f20 	tst.w	r3, #32
 8005d04:	d00e      	beq.n	8005d24 <HAL_UART_IRQHandler+0x38>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005d06:	f010 0f20 	tst.w	r0, #32
 8005d0a:	d00b      	beq.n	8005d24 <HAL_UART_IRQHandler+0x38>
      if (huart->RxISR != NULL)
 8005d0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005d0e:	b1db      	cbz	r3, 8005d48 <HAL_UART_IRQHandler+0x5c>
        huart->RxISR(huart);
 8005d10:	4620      	mov	r0, r4
 8005d12:	4798      	blx	r3
 8005d14:	e018      	b.n	8005d48 <HAL_UART_IRQHandler+0x5c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005d16:	f011 0101 	ands.w	r1, r1, #1
 8005d1a:	d116      	bne.n	8005d4a <HAL_UART_IRQHandler+0x5e>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005d1c:	4dae      	ldr	r5, [pc, #696]	; (8005fd8 <HAL_UART_IRQHandler+0x2ec>)
 8005d1e:	4228      	tst	r0, r5
 8005d20:	f040 814f 	bne.w	8005fc2 <HAL_UART_IRQHandler+0x2d6>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d24:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8005d26:	2901      	cmp	r1, #1
 8005d28:	f000 80a1 	beq.w	8005e6e <HAL_UART_IRQHandler+0x182>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005d2c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005d30:	d003      	beq.n	8005d3a <HAL_UART_IRQHandler+0x4e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005d32:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005d36:	f040 812c 	bne.w	8005f92 <HAL_UART_IRQHandler+0x2a6>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005d3a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005d3e:	d003      	beq.n	8005d48 <HAL_UART_IRQHandler+0x5c>
 8005d40:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005d44:	f040 812c 	bne.w	8005fa0 <HAL_UART_IRQHandler+0x2b4>
}
 8005d48:	bd38      	pop	{r3, r4, r5, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005d4a:	f013 0f01 	tst.w	r3, #1
 8005d4e:	d009      	beq.n	8005d64 <HAL_UART_IRQHandler+0x78>
 8005d50:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005d54:	d006      	beq.n	8005d64 <HAL_UART_IRQHandler+0x78>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005d56:	2501      	movs	r5, #1
 8005d58:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d5a:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8005d5e:	432a      	orrs	r2, r5
 8005d60:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d64:	f3c3 0240 	ubfx	r2, r3, #1, #1
 8005d68:	400a      	ands	r2, r1
 8005d6a:	d15c      	bne.n	8005e26 <HAL_UART_IRQHandler+0x13a>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d6c:	f013 0f04 	tst.w	r3, #4
 8005d70:	d001      	beq.n	8005d76 <HAL_UART_IRQHandler+0x8a>
 8005d72:	2900      	cmp	r1, #0
 8005d74:	d162      	bne.n	8005e3c <HAL_UART_IRQHandler+0x150>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005d76:	f013 0f08 	tst.w	r3, #8
 8005d7a:	d00b      	beq.n	8005d94 <HAL_UART_IRQHandler+0xa8>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005d7c:	f010 0f20 	tst.w	r0, #32
 8005d80:	d100      	bne.n	8005d84 <HAL_UART_IRQHandler+0x98>
 8005d82:	b139      	cbz	r1, 8005d94 <HAL_UART_IRQHandler+0xa8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d84:	6822      	ldr	r2, [r4, #0]
 8005d86:	2108      	movs	r1, #8
 8005d88:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005d8a:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8005d8e:	430a      	orrs	r2, r1
 8005d90:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005d94:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8005d98:	d00c      	beq.n	8005db4 <HAL_UART_IRQHandler+0xc8>
 8005d9a:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8005d9e:	d009      	beq.n	8005db4 <HAL_UART_IRQHandler+0xc8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005da0:	6822      	ldr	r2, [r4, #0]
 8005da2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005da6:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005da8:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8005dac:	f042 0220 	orr.w	r2, r2, #32
 8005db0:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005db4:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8005db8:	2a00      	cmp	r2, #0
 8005dba:	d0c5      	beq.n	8005d48 <HAL_UART_IRQHandler+0x5c>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005dbc:	f013 0f20 	tst.w	r3, #32
 8005dc0:	d006      	beq.n	8005dd0 <HAL_UART_IRQHandler+0xe4>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005dc2:	f010 0f20 	tst.w	r0, #32
 8005dc6:	d003      	beq.n	8005dd0 <HAL_UART_IRQHandler+0xe4>
        if (huart->RxISR != NULL)
 8005dc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005dca:	b10b      	cbz	r3, 8005dd0 <HAL_UART_IRQHandler+0xe4>
          huart->RxISR(huart);
 8005dcc:	4620      	mov	r0, r4
 8005dce:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8005dd0:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005dd4:	6822      	ldr	r2, [r4, #0]
 8005dd6:	6892      	ldr	r2, [r2, #8]
 8005dd8:	f002 0240 	and.w	r2, r2, #64	; 0x40
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005ddc:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005de0:	4313      	orrs	r3, r2
 8005de2:	d03d      	beq.n	8005e60 <HAL_UART_IRQHandler+0x174>
        UART_EndRxTransfer(huart);
 8005de4:	4620      	mov	r0, r4
 8005de6:	f7ff fec0 	bl	8005b6a <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dea:	6823      	ldr	r3, [r4, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005df2:	d031      	beq.n	8005e58 <HAL_UART_IRQHandler+0x16c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005df4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df6:	f102 0308 	add.w	r3, r2, #8
 8005dfa:	e853 3f00 	ldrex	r3, [r3]
 8005dfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e02:	3208      	adds	r2, #8
 8005e04:	e842 3100 	strex	r1, r3, [r2]
 8005e08:	2900      	cmp	r1, #0
 8005e0a:	d1f3      	bne.n	8005df4 <HAL_UART_IRQHandler+0x108>
          if (huart->hdmarx != NULL)
 8005e0c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8005e0e:	b1fb      	cbz	r3, 8005e50 <HAL_UART_IRQHandler+0x164>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005e10:	4a72      	ldr	r2, [pc, #456]	; (8005fdc <HAL_UART_IRQHandler+0x2f0>)
 8005e12:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005e14:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005e16:	f7fc f973 	bl	8002100 <HAL_DMA_Abort_IT>
 8005e1a:	2800      	cmp	r0, #0
 8005e1c:	d094      	beq.n	8005d48 <HAL_UART_IRQHandler+0x5c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005e1e:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005e20:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005e22:	4798      	blx	r3
 8005e24:	e790      	b.n	8005d48 <HAL_UART_IRQHandler+0x5c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005e26:	6821      	ldr	r1, [r4, #0]
 8005e28:	2502      	movs	r5, #2
 8005e2a:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e2c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8005e30:	f041 0104 	orr.w	r1, r1, #4
 8005e34:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e38:	4611      	mov	r1, r2
 8005e3a:	e797      	b.n	8005d6c <HAL_UART_IRQHandler+0x80>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005e3c:	6822      	ldr	r2, [r4, #0]
 8005e3e:	2504      	movs	r5, #4
 8005e40:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005e42:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8005e46:	f042 0202 	orr.w	r2, r2, #2
 8005e4a:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
 8005e4e:	e792      	b.n	8005d76 <HAL_UART_IRQHandler+0x8a>
            HAL_UART_ErrorCallback(huart);
 8005e50:	4620      	mov	r0, r4
 8005e52:	f7ff ff3f 	bl	8005cd4 <HAL_UART_ErrorCallback>
 8005e56:	e777      	b.n	8005d48 <HAL_UART_IRQHandler+0x5c>
          HAL_UART_ErrorCallback(huart);
 8005e58:	4620      	mov	r0, r4
 8005e5a:	f7ff ff3b 	bl	8005cd4 <HAL_UART_ErrorCallback>
 8005e5e:	e773      	b.n	8005d48 <HAL_UART_IRQHandler+0x5c>
        HAL_UART_ErrorCallback(huart);
 8005e60:	4620      	mov	r0, r4
 8005e62:	f7ff ff37 	bl	8005cd4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e66:	2300      	movs	r3, #0
 8005e68:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 8005e6c:	e76c      	b.n	8005d48 <HAL_UART_IRQHandler+0x5c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005e6e:	f013 0f10 	tst.w	r3, #16
 8005e72:	f43f af5b 	beq.w	8005d2c <HAL_UART_IRQHandler+0x40>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005e76:	f010 0f10 	tst.w	r0, #16
 8005e7a:	f43f af57 	beq.w	8005d2c <HAL_UART_IRQHandler+0x40>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e7e:	2310      	movs	r3, #16
 8005e80:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e82:	6823      	ldr	r3, [r4, #0]
 8005e84:	689b      	ldr	r3, [r3, #8]
 8005e86:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005e8a:	d04c      	beq.n	8005f26 <HAL_UART_IRQHandler+0x23a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005e8c:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8005e8e:	6813      	ldr	r3, [r2, #0]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f43f af57 	beq.w	8005d48 <HAL_UART_IRQHandler+0x5c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e9a:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8005e9e:	4299      	cmp	r1, r3
 8005ea0:	f67f af52 	bls.w	8005d48 <HAL_UART_IRQHandler+0x5c>
        huart->RxXferCount = nb_remaining_rx_data;
 8005ea4:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005ea8:	69d3      	ldr	r3, [r2, #28]
 8005eaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005eae:	d030      	beq.n	8005f12 <HAL_UART_IRQHandler+0x226>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005eb0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb2:	e852 3f00 	ldrex	r3, [r2]
 8005eb6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eba:	e842 3100 	strex	r1, r3, [r2]
 8005ebe:	2900      	cmp	r1, #0
 8005ec0:	d1f6      	bne.n	8005eb0 <HAL_UART_IRQHandler+0x1c4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ec2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec4:	f102 0308 	add.w	r3, r2, #8
 8005ec8:	e853 3f00 	ldrex	r3, [r3]
 8005ecc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed0:	3208      	adds	r2, #8
 8005ed2:	e842 3100 	strex	r1, r3, [r2]
 8005ed6:	2900      	cmp	r1, #0
 8005ed8:	d1f3      	bne.n	8005ec2 <HAL_UART_IRQHandler+0x1d6>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005eda:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005edc:	f102 0308 	add.w	r3, r2, #8
 8005ee0:	e853 3f00 	ldrex	r3, [r3]
 8005ee4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee8:	3208      	adds	r2, #8
 8005eea:	e842 3100 	strex	r1, r3, [r2]
 8005eee:	2900      	cmp	r1, #0
 8005ef0:	d1f3      	bne.n	8005eda <HAL_UART_IRQHandler+0x1ee>
          huart->RxState = HAL_UART_STATE_READY;
 8005ef2:	2320      	movs	r3, #32
 8005ef4:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	6623      	str	r3, [r4, #96]	; 0x60
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005efa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efc:	e852 3f00 	ldrex	r3, [r2]
 8005f00:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f04:	e842 3100 	strex	r1, r3, [r2]
 8005f08:	2900      	cmp	r1, #0
 8005f0a:	d1f6      	bne.n	8005efa <HAL_UART_IRQHandler+0x20e>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f0c:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8005f0e:	f7fc f8ad 	bl	800206c <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f12:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8005f16:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8005f1a:	1ac9      	subs	r1, r1, r3
 8005f1c:	b289      	uxth	r1, r1
 8005f1e:	4620      	mov	r0, r4
 8005f20:	f7ff fee3 	bl	8005cea <HAL_UARTEx_RxEventCallback>
 8005f24:	e710      	b.n	8005d48 <HAL_UART_IRQHandler+0x5c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f26:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8005f2a:	f8b4 1058 	ldrh.w	r1, [r4, #88]	; 0x58
 8005f2e:	1ac9      	subs	r1, r1, r3
 8005f30:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8005f32:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8005f36:	b29b      	uxth	r3, r3
          && (nb_rx_data > 0U))
 8005f38:	2900      	cmp	r1, #0
 8005f3a:	f43f af05 	beq.w	8005d48 <HAL_UART_IRQHandler+0x5c>
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	f43f af02 	beq.w	8005d48 <HAL_UART_IRQHandler+0x5c>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f44:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f46:	e852 3f00 	ldrex	r3, [r2]
 8005f4a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f4e:	e842 3000 	strex	r0, r3, [r2]
 8005f52:	2800      	cmp	r0, #0
 8005f54:	d1f6      	bne.n	8005f44 <HAL_UART_IRQHandler+0x258>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f56:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f58:	f102 0308 	add.w	r3, r2, #8
 8005f5c:	e853 3f00 	ldrex	r3, [r3]
 8005f60:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f64:	3208      	adds	r2, #8
 8005f66:	e842 3000 	strex	r0, r3, [r2]
 8005f6a:	2800      	cmp	r0, #0
 8005f6c:	d1f3      	bne.n	8005f56 <HAL_UART_IRQHandler+0x26a>
        huart->RxState = HAL_UART_STATE_READY;
 8005f6e:	2320      	movs	r3, #32
 8005f70:	67e3      	str	r3, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f72:	2300      	movs	r3, #0
 8005f74:	6623      	str	r3, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 8005f76:	6663      	str	r3, [r4, #100]	; 0x64
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f78:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f7a:	e852 3f00 	ldrex	r3, [r2]
 8005f7e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f82:	e842 3000 	strex	r0, r3, [r2]
 8005f86:	2800      	cmp	r0, #0
 8005f88:	d1f6      	bne.n	8005f78 <HAL_UART_IRQHandler+0x28c>
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f8a:	4620      	mov	r0, r4
 8005f8c:	f7ff fead 	bl	8005cea <HAL_UARTEx_RxEventCallback>
 8005f90:	e6da      	b.n	8005d48 <HAL_UART_IRQHandler+0x5c>
    if (huart->TxISR != NULL)
 8005f92:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	f43f aed7 	beq.w	8005d48 <HAL_UART_IRQHandler+0x5c>
      huart->TxISR(huart);
 8005f9a:	4620      	mov	r0, r4
 8005f9c:	4798      	blx	r3
 8005f9e:	e6d3      	b.n	8005d48 <HAL_UART_IRQHandler+0x5c>
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005fa0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa2:	e852 3f00 	ldrex	r3, [r2]
 8005fa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005faa:	e842 3100 	strex	r1, r3, [r2]
 8005fae:	2900      	cmp	r1, #0
 8005fb0:	d1f6      	bne.n	8005fa0 <HAL_UART_IRQHandler+0x2b4>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005fb2:	2320      	movs	r3, #32
 8005fb4:	67a3      	str	r3, [r4, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	66a3      	str	r3, [r4, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005fba:	4620      	mov	r0, r4
 8005fbc:	f7fa ff40 	bl	8000e40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005fc0:	e6c2      	b.n	8005d48 <HAL_UART_IRQHandler+0x5c>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005fc2:	f013 0f01 	tst.w	r3, #1
 8005fc6:	d101      	bne.n	8005fcc <HAL_UART_IRQHandler+0x2e0>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005fc8:	2100      	movs	r1, #0
 8005fca:	e6d4      	b.n	8005d76 <HAL_UART_IRQHandler+0x8a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005fcc:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005fd0:	f47f aec1 	bne.w	8005d56 <HAL_UART_IRQHandler+0x6a>
 8005fd4:	e6ca      	b.n	8005d6c <HAL_UART_IRQHandler+0x80>
 8005fd6:	bf00      	nop
 8005fd8:	04000120 	.word	0x04000120
 8005fdc:	08005cd7 	.word	0x08005cd7

08005fe0 <UART_SetConfig>:
{
 8005fe0:	b510      	push	{r4, lr}
 8005fe2:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005fe4:	6801      	ldr	r1, [r0, #0]
 8005fe6:	6808      	ldr	r0, [r1, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fe8:	68a3      	ldr	r3, [r4, #8]
 8005fea:	6922      	ldr	r2, [r4, #16]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	6962      	ldr	r2, [r4, #20]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	69e2      	ldr	r2, [r4, #28]
 8005ff4:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005ff6:	4ab4      	ldr	r2, [pc, #720]	; (80062c8 <UART_SetConfig+0x2e8>)
 8005ff8:	4002      	ands	r2, r0
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ffe:	6822      	ldr	r2, [r4, #0]
 8006000:	6853      	ldr	r3, [r2, #4]
 8006002:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006006:	68e1      	ldr	r1, [r4, #12]
 8006008:	430b      	orrs	r3, r1
 800600a:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800600c:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800600e:	6821      	ldr	r1, [r4, #0]
 8006010:	688a      	ldr	r2, [r1, #8]
  tmpreg |= huart->Init.OneBitSampling;
 8006012:	6a20      	ldr	r0, [r4, #32]
 8006014:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006016:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 800601a:	4313      	orrs	r3, r2
 800601c:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800601e:	6823      	ldr	r3, [r4, #0]
 8006020:	4aaa      	ldr	r2, [pc, #680]	; (80062cc <UART_SetConfig+0x2ec>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d019      	beq.n	800605a <UART_SetConfig+0x7a>
 8006026:	4aaa      	ldr	r2, [pc, #680]	; (80062d0 <UART_SetConfig+0x2f0>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d024      	beq.n	8006076 <UART_SetConfig+0x96>
 800602c:	4aa9      	ldr	r2, [pc, #676]	; (80062d4 <UART_SetConfig+0x2f4>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d038      	beq.n	80060a4 <UART_SetConfig+0xc4>
 8006032:	4aa9      	ldr	r2, [pc, #676]	; (80062d8 <UART_SetConfig+0x2f8>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d058      	beq.n	80060ea <UART_SetConfig+0x10a>
 8006038:	4aa8      	ldr	r2, [pc, #672]	; (80062dc <UART_SetConfig+0x2fc>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d069      	beq.n	8006112 <UART_SetConfig+0x132>
 800603e:	4aa8      	ldr	r2, [pc, #672]	; (80062e0 <UART_SetConfig+0x300>)
 8006040:	4293      	cmp	r3, r2
 8006042:	f000 808b 	beq.w	800615c <UART_SetConfig+0x17c>
 8006046:	4aa7      	ldr	r2, [pc, #668]	; (80062e4 <UART_SetConfig+0x304>)
 8006048:	4293      	cmp	r3, r2
 800604a:	f000 809e 	beq.w	800618a <UART_SetConfig+0x1aa>
 800604e:	4aa6      	ldr	r2, [pc, #664]	; (80062e8 <UART_SetConfig+0x308>)
 8006050:	4293      	cmp	r3, r2
 8006052:	f000 80b1 	beq.w	80061b8 <UART_SetConfig+0x1d8>
        ret = HAL_ERROR;
 8006056:	2001      	movs	r0, #1
 8006058:	e14f      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800605a:	4ba4      	ldr	r3, [pc, #656]	; (80062ec <UART_SetConfig+0x30c>)
 800605c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006060:	f003 0303 	and.w	r3, r3, #3
 8006064:	2b03      	cmp	r3, #3
 8006066:	f200 8122 	bhi.w	80062ae <UART_SetConfig+0x2ce>
 800606a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800606e:	00bc      	.short	0x00bc
 8006070:	014a0029 	.word	0x014a0029
 8006074:	0034      	.short	0x0034
 8006076:	4b9d      	ldr	r3, [pc, #628]	; (80062ec <UART_SetConfig+0x30c>)
 8006078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800607c:	f003 030c 	and.w	r3, r3, #12
 8006080:	2b0c      	cmp	r3, #12
 8006082:	f200 8116 	bhi.w	80062b2 <UART_SetConfig+0x2d2>
 8006086:	e8df f013 	tbh	[pc, r3, lsl #1]
 800608a:	00cb      	.short	0x00cb
 800608c:	01140114 	.word	0x01140114
 8006090:	001b0114 	.word	0x001b0114
 8006094:	01140114 	.word	0x01140114
 8006098:	013c0114 	.word	0x013c0114
 800609c:	01140114 	.word	0x01140114
 80060a0:	00260114 	.word	0x00260114
 80060a4:	4b91      	ldr	r3, [pc, #580]	; (80062ec <UART_SetConfig+0x30c>)
 80060a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060aa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80060ae:	2b20      	cmp	r3, #32
 80060b0:	f000 8127 	beq.w	8006302 <UART_SetConfig+0x322>
 80060b4:	d80d      	bhi.n	80060d2 <UART_SetConfig+0xf2>
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	f000 812f 	beq.w	800631a <UART_SetConfig+0x33a>
 80060bc:	2b10      	cmp	r3, #16
 80060be:	d106      	bne.n	80060ce <UART_SetConfig+0xee>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060c0:	69e3      	ldr	r3, [r4, #28]
 80060c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060c6:	d038      	beq.n	800613a <UART_SetConfig+0x15a>
        pclk = HAL_RCC_GetSysClockFreq();
 80060c8:	f7fe ff04 	bl	8004ed4 <HAL_RCC_GetSysClockFreq>
        break;
 80060cc:	e0d5      	b.n	800627a <UART_SetConfig+0x29a>
        ret = HAL_ERROR;
 80060ce:	2001      	movs	r0, #1
 80060d0:	e113      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060d2:	2b30      	cmp	r3, #48	; 0x30
 80060d4:	d107      	bne.n	80060e6 <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060d6:	69e3      	ldr	r3, [r4, #28]
 80060d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060dc:	f000 80c8 	beq.w	8006270 <UART_SetConfig+0x290>
        pclk = (uint32_t) LSE_VALUE;
 80060e0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80060e4:	e0cb      	b.n	800627e <UART_SetConfig+0x29e>
        ret = HAL_ERROR;
 80060e6:	2001      	movs	r0, #1
 80060e8:	e107      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80060ea:	4b80      	ldr	r3, [pc, #512]	; (80062ec <UART_SetConfig+0x30c>)
 80060ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060f0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80060f4:	2b80      	cmp	r3, #128	; 0x80
 80060f6:	f000 8104 	beq.w	8006302 <UART_SetConfig+0x322>
 80060fa:	d806      	bhi.n	800610a <UART_SetConfig+0x12a>
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	f000 810c 	beq.w	800631a <UART_SetConfig+0x33a>
 8006102:	2b40      	cmp	r3, #64	; 0x40
 8006104:	d0dc      	beq.n	80060c0 <UART_SetConfig+0xe0>
        ret = HAL_ERROR;
 8006106:	2001      	movs	r0, #1
 8006108:	e0f7      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800610a:	2bc0      	cmp	r3, #192	; 0xc0
 800610c:	d0e3      	beq.n	80060d6 <UART_SetConfig+0xf6>
        ret = HAL_ERROR;
 800610e:	2001      	movs	r0, #1
 8006110:	e0f3      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006112:	4b76      	ldr	r3, [pc, #472]	; (80062ec <UART_SetConfig+0x30c>)
 8006114:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006118:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800611c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006120:	f000 80f5 	beq.w	800630e <UART_SetConfig+0x32e>
 8006124:	d80e      	bhi.n	8006144 <UART_SetConfig+0x164>
 8006126:	2b00      	cmp	r3, #0
 8006128:	f000 80f7 	beq.w	800631a <UART_SetConfig+0x33a>
 800612c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006130:	d106      	bne.n	8006140 <UART_SetConfig+0x160>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006132:	69e3      	ldr	r3, [r4, #28]
 8006134:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006138:	d1c6      	bne.n	80060c8 <UART_SetConfig+0xe8>
        pclk = HAL_RCC_GetSysClockFreq();
 800613a:	f7fe fecb 	bl	8004ed4 <HAL_RCC_GetSysClockFreq>
        break;
 800613e:	e076      	b.n	800622e <UART_SetConfig+0x24e>
        ret = HAL_ERROR;
 8006140:	2001      	movs	r0, #1
 8006142:	e0da      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006144:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006148:	d106      	bne.n	8006158 <UART_SetConfig+0x178>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800614a:	69e0      	ldr	r0, [r4, #28]
 800614c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8006150:	d06f      	beq.n	8006232 <UART_SetConfig+0x252>
        pclk = (uint32_t) LSE_VALUE;
 8006152:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006156:	e092      	b.n	800627e <UART_SetConfig+0x29e>
        ret = HAL_ERROR;
 8006158:	2001      	movs	r0, #1
 800615a:	e0ce      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800615c:	4b63      	ldr	r3, [pc, #396]	; (80062ec <UART_SetConfig+0x30c>)
 800615e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006162:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006166:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800616a:	f000 80d0 	beq.w	800630e <UART_SetConfig+0x32e>
 800616e:	d807      	bhi.n	8006180 <UART_SetConfig+0x1a0>
 8006170:	2b00      	cmp	r3, #0
 8006172:	f000 80ef 	beq.w	8006354 <UART_SetConfig+0x374>
 8006176:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800617a:	d0da      	beq.n	8006132 <UART_SetConfig+0x152>
        ret = HAL_ERROR;
 800617c:	2001      	movs	r0, #1
 800617e:	e0bc      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006180:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006184:	d0e1      	beq.n	800614a <UART_SetConfig+0x16a>
        ret = HAL_ERROR;
 8006186:	2001      	movs	r0, #1
 8006188:	e0b7      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800618a:	4b58      	ldr	r3, [pc, #352]	; (80062ec <UART_SetConfig+0x30c>)
 800618c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006190:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006194:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006198:	f000 80b9 	beq.w	800630e <UART_SetConfig+0x32e>
 800619c:	d807      	bhi.n	80061ae <UART_SetConfig+0x1ce>
 800619e:	2b00      	cmp	r3, #0
 80061a0:	f000 80bb 	beq.w	800631a <UART_SetConfig+0x33a>
 80061a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061a8:	d0c3      	beq.n	8006132 <UART_SetConfig+0x152>
        ret = HAL_ERROR;
 80061aa:	2001      	movs	r0, #1
 80061ac:	e0a5      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061ae:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80061b2:	d0ca      	beq.n	800614a <UART_SetConfig+0x16a>
        ret = HAL_ERROR;
 80061b4:	2001      	movs	r0, #1
 80061b6:	e0a0      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061b8:	4b4c      	ldr	r3, [pc, #304]	; (80062ec <UART_SetConfig+0x30c>)
 80061ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061be:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80061c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061c6:	f000 80a2 	beq.w	800630e <UART_SetConfig+0x32e>
 80061ca:	d807      	bhi.n	80061dc <UART_SetConfig+0x1fc>
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	f000 80a4 	beq.w	800631a <UART_SetConfig+0x33a>
 80061d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80061d6:	d0ac      	beq.n	8006132 <UART_SetConfig+0x152>
        ret = HAL_ERROR;
 80061d8:	2001      	movs	r0, #1
 80061da:	e08e      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061dc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80061e0:	d0b3      	beq.n	800614a <UART_SetConfig+0x16a>
        ret = HAL_ERROR;
 80061e2:	2001      	movs	r0, #1
 80061e4:	e089      	b.n	80062fa <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061e6:	2301      	movs	r3, #1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061e8:	69e2      	ldr	r2, [r4, #28]
 80061ea:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80061ee:	f040 8099 	bne.w	8006324 <UART_SetConfig+0x344>
    switch (clocksource)
 80061f2:	2b08      	cmp	r3, #8
 80061f4:	d85f      	bhi.n	80062b6 <UART_SetConfig+0x2d6>
 80061f6:	a201      	add	r2, pc, #4	; (adr r2, 80061fc <UART_SetConfig+0x21c>)
 80061f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061fc:	0800622b 	.word	0x0800622b
 8006200:	0800625f 	.word	0x0800625f
 8006204:	08006265 	.word	0x08006265
 8006208:	080062b7 	.word	0x080062b7
 800620c:	0800613b 	.word	0x0800613b
 8006210:	080062b7 	.word	0x080062b7
 8006214:	080062b7 	.word	0x080062b7
 8006218:	080062b7 	.word	0x080062b7
 800621c:	08006225 	.word	0x08006225
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006220:	2300      	movs	r3, #0
 8006222:	e7e1      	b.n	80061e8 <UART_SetConfig+0x208>
        pclk = (uint32_t) LSE_VALUE;
 8006224:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006228:	e003      	b.n	8006232 <UART_SetConfig+0x252>
        pclk = HAL_RCC_GetPCLK1Freq();
 800622a:	f7fe ff61 	bl	80050f0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800622e:	2800      	cmp	r0, #0
 8006230:	d043      	beq.n	80062ba <UART_SetConfig+0x2da>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006232:	6862      	ldr	r2, [r4, #4]
 8006234:	0853      	lsrs	r3, r2, #1
 8006236:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800623a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800623e:	f1a3 0110 	sub.w	r1, r3, #16
 8006242:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8006246:	4291      	cmp	r1, r2
 8006248:	d839      	bhi.n	80062be <UART_SetConfig+0x2de>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800624a:	f023 020f 	bic.w	r2, r3, #15
 800624e:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 8006250:	6821      	ldr	r1, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006252:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8006256:	4313      	orrs	r3, r2
 8006258:	60cb      	str	r3, [r1, #12]
 800625a:	2000      	movs	r0, #0
 800625c:	e04d      	b.n	80062fa <UART_SetConfig+0x31a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800625e:	f7fe ff57 	bl	8005110 <HAL_RCC_GetPCLK2Freq>
        break;
 8006262:	e7e4      	b.n	800622e <UART_SetConfig+0x24e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006264:	4822      	ldr	r0, [pc, #136]	; (80062f0 <UART_SetConfig+0x310>)
 8006266:	e7e4      	b.n	8006232 <UART_SetConfig+0x252>
 8006268:	4821      	ldr	r0, [pc, #132]	; (80062f0 <UART_SetConfig+0x310>)
 800626a:	e7e2      	b.n	8006232 <UART_SetConfig+0x252>
        pclk = (uint32_t) HSI_VALUE;
 800626c:	4820      	ldr	r0, [pc, #128]	; (80062f0 <UART_SetConfig+0x310>)
 800626e:	e7e0      	b.n	8006232 <UART_SetConfig+0x252>
        pclk = (uint32_t) LSE_VALUE;
 8006270:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006274:	e7dd      	b.n	8006232 <UART_SetConfig+0x252>
        pclk = HAL_RCC_GetPCLK1Freq();
 8006276:	f7fe ff3b 	bl	80050f0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800627a:	2800      	cmp	r0, #0
 800627c:	d03a      	beq.n	80062f4 <UART_SetConfig+0x314>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800627e:	6863      	ldr	r3, [r4, #4]
 8006280:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8006284:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006288:	f1a0 0210 	sub.w	r2, r0, #16
 800628c:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8006290:	429a      	cmp	r2, r3
 8006292:	d831      	bhi.n	80062f8 <UART_SetConfig+0x318>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006294:	6823      	ldr	r3, [r4, #0]
 8006296:	b280      	uxth	r0, r0
 8006298:	60d8      	str	r0, [r3, #12]
 800629a:	2000      	movs	r0, #0
 800629c:	e02d      	b.n	80062fa <UART_SetConfig+0x31a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800629e:	f7fe ff37 	bl	8005110 <HAL_RCC_GetPCLK2Freq>
        break;
 80062a2:	e7ea      	b.n	800627a <UART_SetConfig+0x29a>
        pclk = (uint32_t) LSE_VALUE;
 80062a4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80062a8:	e7e9      	b.n	800627e <UART_SetConfig+0x29e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062aa:	4811      	ldr	r0, [pc, #68]	; (80062f0 <UART_SetConfig+0x310>)
 80062ac:	e7e7      	b.n	800627e <UART_SetConfig+0x29e>
        ret = HAL_ERROR;
 80062ae:	2001      	movs	r0, #1
 80062b0:	e023      	b.n	80062fa <UART_SetConfig+0x31a>
 80062b2:	2001      	movs	r0, #1
 80062b4:	e021      	b.n	80062fa <UART_SetConfig+0x31a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062b6:	2001      	movs	r0, #1
 80062b8:	e01f      	b.n	80062fa <UART_SetConfig+0x31a>
 80062ba:	2000      	movs	r0, #0
 80062bc:	e01d      	b.n	80062fa <UART_SetConfig+0x31a>
        ret = HAL_ERROR;
 80062be:	2001      	movs	r0, #1
 80062c0:	e01b      	b.n	80062fa <UART_SetConfig+0x31a>
 80062c2:	2001      	movs	r0, #1
 80062c4:	e019      	b.n	80062fa <UART_SetConfig+0x31a>
 80062c6:	bf00      	nop
 80062c8:	efff69f3 	.word	0xefff69f3
 80062cc:	40011000 	.word	0x40011000
 80062d0:	40004400 	.word	0x40004400
 80062d4:	40004800 	.word	0x40004800
 80062d8:	40004c00 	.word	0x40004c00
 80062dc:	40005000 	.word	0x40005000
 80062e0:	40011400 	.word	0x40011400
 80062e4:	40007800 	.word	0x40007800
 80062e8:	40007c00 	.word	0x40007c00
 80062ec:	40023800 	.word	0x40023800
 80062f0:	00f42400 	.word	0x00f42400
 80062f4:	2000      	movs	r0, #0
 80062f6:	e000      	b.n	80062fa <UART_SetConfig+0x31a>
        ret = HAL_ERROR;
 80062f8:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80062fa:	2300      	movs	r3, #0
 80062fc:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 80062fe:	66a3      	str	r3, [r4, #104]	; 0x68
}
 8006300:	bd10      	pop	{r4, pc}
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006302:	69e3      	ldr	r3, [r4, #28]
 8006304:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006308:	d0ae      	beq.n	8006268 <UART_SetConfig+0x288>
        pclk = (uint32_t) HSI_VALUE;
 800630a:	4815      	ldr	r0, [pc, #84]	; (8006360 <UART_SetConfig+0x380>)
 800630c:	e7b7      	b.n	800627e <UART_SetConfig+0x29e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800630e:	69e3      	ldr	r3, [r4, #28]
 8006310:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006314:	d0aa      	beq.n	800626c <UART_SetConfig+0x28c>
 8006316:	4812      	ldr	r0, [pc, #72]	; (8006360 <UART_SetConfig+0x380>)
 8006318:	e7b1      	b.n	800627e <UART_SetConfig+0x29e>
 800631a:	69e3      	ldr	r3, [r4, #28]
 800631c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006320:	d083      	beq.n	800622a <UART_SetConfig+0x24a>
 8006322:	2300      	movs	r3, #0
    switch (clocksource)
 8006324:	2b08      	cmp	r3, #8
 8006326:	d8cc      	bhi.n	80062c2 <UART_SetConfig+0x2e2>
 8006328:	a201      	add	r2, pc, #4	; (adr r2, 8006330 <UART_SetConfig+0x350>)
 800632a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800632e:	bf00      	nop
 8006330:	08006277 	.word	0x08006277
 8006334:	0800629f 	.word	0x0800629f
 8006338:	080062ab 	.word	0x080062ab
 800633c:	080062c3 	.word	0x080062c3
 8006340:	080060c9 	.word	0x080060c9
 8006344:	080062c3 	.word	0x080062c3
 8006348:	080062c3 	.word	0x080062c3
 800634c:	080062c3 	.word	0x080062c3
 8006350:	080062a5 	.word	0x080062a5
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006354:	69e3      	ldr	r3, [r4, #28]
 8006356:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800635a:	d080      	beq.n	800625e <UART_SetConfig+0x27e>
 800635c:	2301      	movs	r3, #1
 800635e:	e7e1      	b.n	8006324 <UART_SetConfig+0x344>
 8006360:	00f42400 	.word	0x00f42400

08006364 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006364:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006366:	f013 0f01 	tst.w	r3, #1
 800636a:	d006      	beq.n	800637a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800636c:	6802      	ldr	r2, [r0, #0]
 800636e:	6853      	ldr	r3, [r2, #4]
 8006370:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006374:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8006376:	430b      	orrs	r3, r1
 8006378:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800637a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800637c:	f013 0f02 	tst.w	r3, #2
 8006380:	d006      	beq.n	8006390 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006382:	6802      	ldr	r2, [r0, #0]
 8006384:	6853      	ldr	r3, [r2, #4]
 8006386:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800638a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800638c:	430b      	orrs	r3, r1
 800638e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006390:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006392:	f013 0f04 	tst.w	r3, #4
 8006396:	d006      	beq.n	80063a6 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006398:	6802      	ldr	r2, [r0, #0]
 800639a:	6853      	ldr	r3, [r2, #4]
 800639c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063a0:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80063a2:	430b      	orrs	r3, r1
 80063a4:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80063a6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80063a8:	f013 0f08 	tst.w	r3, #8
 80063ac:	d006      	beq.n	80063bc <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80063ae:	6802      	ldr	r2, [r0, #0]
 80063b0:	6853      	ldr	r3, [r2, #4]
 80063b2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80063b6:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80063b8:	430b      	orrs	r3, r1
 80063ba:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80063bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80063be:	f013 0f10 	tst.w	r3, #16
 80063c2:	d006      	beq.n	80063d2 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80063c4:	6802      	ldr	r2, [r0, #0]
 80063c6:	6893      	ldr	r3, [r2, #8]
 80063c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063cc:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80063ce:	430b      	orrs	r3, r1
 80063d0:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80063d2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80063d4:	f013 0f20 	tst.w	r3, #32
 80063d8:	d006      	beq.n	80063e8 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80063da:	6802      	ldr	r2, [r0, #0]
 80063dc:	6893      	ldr	r3, [r2, #8]
 80063de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80063e2:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80063e4:	430b      	orrs	r3, r1
 80063e6:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80063e8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80063ea:	f013 0f40 	tst.w	r3, #64	; 0x40
 80063ee:	d00a      	beq.n	8006406 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80063f0:	6802      	ldr	r2, [r0, #0]
 80063f2:	6853      	ldr	r3, [r2, #4]
 80063f4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80063f8:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80063fa:	430b      	orrs	r3, r1
 80063fc:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80063fe:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8006400:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006404:	d00b      	beq.n	800641e <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006406:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006408:	f013 0f80 	tst.w	r3, #128	; 0x80
 800640c:	d006      	beq.n	800641c <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800640e:	6802      	ldr	r2, [r0, #0]
 8006410:	6853      	ldr	r3, [r2, #4]
 8006412:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006416:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006418:	430b      	orrs	r3, r1
 800641a:	6053      	str	r3, [r2, #4]
}
 800641c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800641e:	6802      	ldr	r2, [r0, #0]
 8006420:	6853      	ldr	r3, [r2, #4]
 8006422:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006426:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8006428:	430b      	orrs	r3, r1
 800642a:	6053      	str	r3, [r2, #4]
 800642c:	e7eb      	b.n	8006406 <UART_AdvFeatureConfig+0xa2>

0800642e <UART_WaitOnFlagUntilTimeout>:
{
 800642e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006432:	4680      	mov	r8, r0
 8006434:	460e      	mov	r6, r1
 8006436:	4615      	mov	r5, r2
 8006438:	4699      	mov	r9, r3
 800643a:	9f08      	ldr	r7, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800643c:	f8d8 2000 	ldr.w	r2, [r8]
 8006440:	69d4      	ldr	r4, [r2, #28]
 8006442:	ea36 0304 	bics.w	r3, r6, r4
 8006446:	bf0c      	ite	eq
 8006448:	2401      	moveq	r4, #1
 800644a:	2400      	movne	r4, #0
 800644c:	42ac      	cmp	r4, r5
 800644e:	d15a      	bne.n	8006506 <UART_WaitOnFlagUntilTimeout+0xd8>
    if (Timeout != HAL_MAX_DELAY)
 8006450:	f1b7 3fff 	cmp.w	r7, #4294967295
 8006454:	d0f4      	beq.n	8006440 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006456:	f7fb fb83 	bl	8001b60 <HAL_GetTick>
 800645a:	eba0 0009 	sub.w	r0, r0, r9
 800645e:	42b8      	cmp	r0, r7
 8006460:	d830      	bhi.n	80064c4 <UART_WaitOnFlagUntilTimeout+0x96>
 8006462:	b37f      	cbz	r7, 80064c4 <UART_WaitOnFlagUntilTimeout+0x96>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006464:	f8d8 3000 	ldr.w	r3, [r8]
 8006468:	681a      	ldr	r2, [r3, #0]
 800646a:	f012 0f04 	tst.w	r2, #4
 800646e:	d0e5      	beq.n	800643c <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006470:	69da      	ldr	r2, [r3, #28]
 8006472:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8006476:	d0e1      	beq.n	800643c <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006478:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800647c:	621a      	str	r2, [r3, #32]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800647e:	f8d8 2000 	ldr.w	r2, [r8]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006482:	e852 3f00 	ldrex	r3, [r2]
 8006486:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648a:	e842 3100 	strex	r1, r3, [r2]
 800648e:	2900      	cmp	r1, #0
 8006490:	d1f5      	bne.n	800647e <UART_WaitOnFlagUntilTimeout+0x50>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006492:	f8d8 2000 	ldr.w	r2, [r8]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006496:	f102 0308 	add.w	r3, r2, #8
 800649a:	e853 3f00 	ldrex	r3, [r3]
 800649e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a2:	3208      	adds	r2, #8
 80064a4:	e842 3100 	strex	r1, r3, [r2]
 80064a8:	2900      	cmp	r1, #0
 80064aa:	d1f2      	bne.n	8006492 <UART_WaitOnFlagUntilTimeout+0x64>
          huart->gState = HAL_UART_STATE_READY;
 80064ac:	2320      	movs	r3, #32
 80064ae:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80064b2:	f8c8 307c 	str.w	r3, [r8, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80064b6:	f8c8 3080 	str.w	r3, [r8, #128]	; 0x80
          __HAL_UNLOCK(huart);
 80064ba:	2300      	movs	r3, #0
 80064bc:	f888 3074 	strb.w	r3, [r8, #116]	; 0x74
          return HAL_TIMEOUT;
 80064c0:	2003      	movs	r0, #3
 80064c2:	e021      	b.n	8006508 <UART_WaitOnFlagUntilTimeout+0xda>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80064c4:	f8d8 2000 	ldr.w	r2, [r8]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064c8:	e852 3f00 	ldrex	r3, [r2]
 80064cc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d0:	e842 3100 	strex	r1, r3, [r2]
 80064d4:	2900      	cmp	r1, #0
 80064d6:	d1f5      	bne.n	80064c4 <UART_WaitOnFlagUntilTimeout+0x96>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064d8:	f8d8 2000 	ldr.w	r2, [r8]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064dc:	f102 0308 	add.w	r3, r2, #8
 80064e0:	e853 3f00 	ldrex	r3, [r3]
 80064e4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064e8:	3208      	adds	r2, #8
 80064ea:	e842 3100 	strex	r1, r3, [r2]
 80064ee:	2900      	cmp	r1, #0
 80064f0:	d1f2      	bne.n	80064d8 <UART_WaitOnFlagUntilTimeout+0xaa>
        huart->gState = HAL_UART_STATE_READY;
 80064f2:	2320      	movs	r3, #32
 80064f4:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80064f8:	f8c8 307c 	str.w	r3, [r8, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 80064fc:	2300      	movs	r3, #0
 80064fe:	f888 3074 	strb.w	r3, [r8, #116]	; 0x74
        return HAL_TIMEOUT;
 8006502:	2003      	movs	r0, #3
 8006504:	e000      	b.n	8006508 <UART_WaitOnFlagUntilTimeout+0xda>
  return HAL_OK;
 8006506:	2000      	movs	r0, #0
}
 8006508:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800650c <HAL_UART_Transmit>:
{
 800650c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006510:	b082      	sub	sp, #8
 8006512:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8006514:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8006516:	2b20      	cmp	r3, #32
 8006518:	d15d      	bne.n	80065d6 <HAL_UART_Transmit+0xca>
 800651a:	4604      	mov	r4, r0
 800651c:	460d      	mov	r5, r1
 800651e:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8006520:	2900      	cmp	r1, #0
 8006522:	d05c      	beq.n	80065de <HAL_UART_Transmit+0xd2>
 8006524:	2a00      	cmp	r2, #0
 8006526:	d05a      	beq.n	80065de <HAL_UART_Transmit+0xd2>
    __HAL_LOCK(huart);
 8006528:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 800652c:	2b01      	cmp	r3, #1
 800652e:	d058      	beq.n	80065e2 <HAL_UART_Transmit+0xd6>
 8006530:	2301      	movs	r3, #1
 8006532:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006536:	2300      	movs	r3, #0
 8006538:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800653c:	2321      	movs	r3, #33	; 0x21
 800653e:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8006540:	f7fb fb0e 	bl	8001b60 <HAL_GetTick>
 8006544:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8006546:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 800654a:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800654e:	68a3      	ldr	r3, [r4, #8]
 8006550:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006554:	d00d      	beq.n	8006572 <HAL_UART_Transmit+0x66>
      pdata16bits = NULL;
 8006556:	f04f 0a00 	mov.w	sl, #0
    __HAL_UNLOCK(huart);
 800655a:	2300      	movs	r3, #0
 800655c:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 8006560:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8006564:	b29b      	uxth	r3, r3
 8006566:	b35b      	cbz	r3, 80065c0 <HAL_UART_Transmit+0xb4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006568:	f04f 0900 	mov.w	r9, #0
 800656c:	f04f 0880 	mov.w	r8, #128	; 0x80
 8006570:	e017      	b.n	80065a2 <HAL_UART_Transmit+0x96>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006572:	6923      	ldr	r3, [r4, #16]
 8006574:	b913      	cbnz	r3, 800657c <HAL_UART_Transmit+0x70>
      pdata16bits = (const uint16_t *) pData;
 8006576:	46aa      	mov	sl, r5
      pdata8bits  = NULL;
 8006578:	2500      	movs	r5, #0
 800657a:	e7ee      	b.n	800655a <HAL_UART_Transmit+0x4e>
      pdata16bits = NULL;
 800657c:	f04f 0a00 	mov.w	sl, #0
 8006580:	e7eb      	b.n	800655a <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006582:	6822      	ldr	r2, [r4, #0]
 8006584:	f83a 3b02 	ldrh.w	r3, [sl], #2
 8006588:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800658c:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800658e:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8006592:	3a01      	subs	r2, #1
 8006594:	b292      	uxth	r2, r2
 8006596:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800659a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800659e:	b29b      	uxth	r3, r3
 80065a0:	b173      	cbz	r3, 80065c0 <HAL_UART_Transmit+0xb4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80065a2:	9600      	str	r6, [sp, #0]
 80065a4:	463b      	mov	r3, r7
 80065a6:	464a      	mov	r2, r9
 80065a8:	4641      	mov	r1, r8
 80065aa:	4620      	mov	r0, r4
 80065ac:	f7ff ff3f 	bl	800642e <UART_WaitOnFlagUntilTimeout>
 80065b0:	b9c8      	cbnz	r0, 80065e6 <HAL_UART_Transmit+0xda>
      if (pdata8bits == NULL)
 80065b2:	2d00      	cmp	r5, #0
 80065b4:	d0e5      	beq.n	8006582 <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80065b6:	6823      	ldr	r3, [r4, #0]
 80065b8:	f815 2b01 	ldrb.w	r2, [r5], #1
 80065bc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80065be:	e7e6      	b.n	800658e <HAL_UART_Transmit+0x82>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065c0:	9600      	str	r6, [sp, #0]
 80065c2:	463b      	mov	r3, r7
 80065c4:	2200      	movs	r2, #0
 80065c6:	2140      	movs	r1, #64	; 0x40
 80065c8:	4620      	mov	r0, r4
 80065ca:	f7ff ff30 	bl	800642e <UART_WaitOnFlagUntilTimeout>
 80065ce:	b960      	cbnz	r0, 80065ea <HAL_UART_Transmit+0xde>
    huart->gState = HAL_UART_STATE_READY;
 80065d0:	2320      	movs	r3, #32
 80065d2:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 80065d4:	e000      	b.n	80065d8 <HAL_UART_Transmit+0xcc>
    return HAL_BUSY;
 80065d6:	2002      	movs	r0, #2
}
 80065d8:	b002      	add	sp, #8
 80065da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 80065de:	2001      	movs	r0, #1
 80065e0:	e7fa      	b.n	80065d8 <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 80065e2:	2002      	movs	r0, #2
 80065e4:	e7f8      	b.n	80065d8 <HAL_UART_Transmit+0xcc>
        return HAL_TIMEOUT;
 80065e6:	2003      	movs	r0, #3
 80065e8:	e7f6      	b.n	80065d8 <HAL_UART_Transmit+0xcc>
      return HAL_TIMEOUT;
 80065ea:	2003      	movs	r0, #3
 80065ec:	e7f4      	b.n	80065d8 <HAL_UART_Transmit+0xcc>

080065ee <UART_CheckIdleState>:
{
 80065ee:	b510      	push	{r4, lr}
 80065f0:	b082      	sub	sp, #8
 80065f2:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065f4:	2300      	movs	r3, #0
 80065f6:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 80065fa:	f7fb fab1 	bl	8001b60 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065fe:	6823      	ldr	r3, [r4, #0]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f013 0f08 	tst.w	r3, #8
 8006606:	d108      	bne.n	800661a <UART_CheckIdleState+0x2c>
  huart->gState = HAL_UART_STATE_READY;
 8006608:	2320      	movs	r3, #32
 800660a:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800660c:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800660e:	2000      	movs	r0, #0
 8006610:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 8006612:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
}
 8006616:	b002      	add	sp, #8
 8006618:	bd10      	pop	{r4, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800661a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800661e:	9300      	str	r3, [sp, #0]
 8006620:	4603      	mov	r3, r0
 8006622:	2200      	movs	r2, #0
 8006624:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006628:	4620      	mov	r0, r4
 800662a:	f7ff ff00 	bl	800642e <UART_WaitOnFlagUntilTimeout>
 800662e:	2800      	cmp	r0, #0
 8006630:	d0ea      	beq.n	8006608 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8006632:	2003      	movs	r0, #3
 8006634:	e7ef      	b.n	8006616 <UART_CheckIdleState+0x28>

08006636 <HAL_UART_Init>:
  if (huart == NULL)
 8006636:	b368      	cbz	r0, 8006694 <HAL_UART_Init+0x5e>
{
 8006638:	b510      	push	{r4, lr}
 800663a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800663c:	6f83      	ldr	r3, [r0, #120]	; 0x78
 800663e:	b303      	cbz	r3, 8006682 <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8006640:	2324      	movs	r3, #36	; 0x24
 8006642:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8006644:	6822      	ldr	r2, [r4, #0]
 8006646:	6813      	ldr	r3, [r2, #0]
 8006648:	f023 0301 	bic.w	r3, r3, #1
 800664c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800664e:	4620      	mov	r0, r4
 8006650:	f7ff fcc6 	bl	8005fe0 <UART_SetConfig>
 8006654:	2801      	cmp	r0, #1
 8006656:	d013      	beq.n	8006680 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006658:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800665a:	b9bb      	cbnz	r3, 800668c <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800665c:	6822      	ldr	r2, [r4, #0]
 800665e:	6853      	ldr	r3, [r2, #4]
 8006660:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006664:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006666:	6822      	ldr	r2, [r4, #0]
 8006668:	6893      	ldr	r3, [r2, #8]
 800666a:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800666e:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8006670:	6822      	ldr	r2, [r4, #0]
 8006672:	6813      	ldr	r3, [r2, #0]
 8006674:	f043 0301 	orr.w	r3, r3, #1
 8006678:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800667a:	4620      	mov	r0, r4
 800667c:	f7ff ffb7 	bl	80065ee <UART_CheckIdleState>
}
 8006680:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006682:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 8006686:	f7fb f83b 	bl	8001700 <HAL_UART_MspInit>
 800668a:	e7d9      	b.n	8006640 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 800668c:	4620      	mov	r0, r4
 800668e:	f7ff fe69 	bl	8006364 <UART_AdvFeatureConfig>
 8006692:	e7e3      	b.n	800665c <HAL_UART_Init+0x26>
    return HAL_ERROR;
 8006694:	2001      	movs	r0, #1
}
 8006696:	4770      	bx	lr

08006698 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8006698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800669a:	b085      	sub	sp, #20
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800669c:	4e3c      	ldr	r6, [pc, #240]	; (8006790 <MX_LWIP_Init+0xf8>)
 800669e:	21c0      	movs	r1, #192	; 0xc0
 80066a0:	7031      	strb	r1, [r6, #0]
  IP_ADDRESS[1] = 168;
 80066a2:	22a8      	movs	r2, #168	; 0xa8
 80066a4:	7072      	strb	r2, [r6, #1]
  IP_ADDRESS[2] = 0;
 80066a6:	2700      	movs	r7, #0
 80066a8:	70b7      	strb	r7, [r6, #2]
  IP_ADDRESS[3] = 111;
 80066aa:	236f      	movs	r3, #111	; 0x6f
 80066ac:	70f3      	strb	r3, [r6, #3]
  NETMASK_ADDRESS[0] = 255;
 80066ae:	4d39      	ldr	r5, [pc, #228]	; (8006794 <MX_LWIP_Init+0xfc>)
 80066b0:	23ff      	movs	r3, #255	; 0xff
 80066b2:	702b      	strb	r3, [r5, #0]
  NETMASK_ADDRESS[1] = 255;
 80066b4:	706b      	strb	r3, [r5, #1]
  NETMASK_ADDRESS[2] = 255;
 80066b6:	70ab      	strb	r3, [r5, #2]
  NETMASK_ADDRESS[3] = 0;
 80066b8:	70ef      	strb	r7, [r5, #3]
  GATEWAY_ADDRESS[0] = 192;
 80066ba:	4c37      	ldr	r4, [pc, #220]	; (8006798 <MX_LWIP_Init+0x100>)
 80066bc:	7021      	strb	r1, [r4, #0]
  GATEWAY_ADDRESS[1] = 168;
 80066be:	7062      	strb	r2, [r4, #1]
  GATEWAY_ADDRESS[2] = 0;
 80066c0:	70a7      	strb	r7, [r4, #2]
  GATEWAY_ADDRESS[3] = 1;
 80066c2:	2301      	movs	r3, #1
 80066c4:	70e3      	strb	r3, [r4, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 80066c6:	4639      	mov	r1, r7
 80066c8:	4638      	mov	r0, r7
 80066ca:	f004 fd7d 	bl	800b1c8 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80066ce:	7833      	ldrb	r3, [r6, #0]
 80066d0:	7872      	ldrb	r2, [r6, #1]
 80066d2:	f896 c003 	ldrb.w	ip, [r6, #3]
 80066d6:	78b0      	ldrb	r0, [r6, #2]
 80066d8:	4930      	ldr	r1, [pc, #192]	; (800679c <MX_LWIP_Init+0x104>)
 80066da:	ea43 630c 	orr.w	r3, r3, ip, lsl #24
 80066de:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80066e2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80066e6:	600b      	str	r3, [r1, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80066e8:	782b      	ldrb	r3, [r5, #0]
 80066ea:	7868      	ldrb	r0, [r5, #1]
 80066ec:	78ee      	ldrb	r6, [r5, #3]
 80066ee:	78ad      	ldrb	r5, [r5, #2]
 80066f0:	4a2b      	ldr	r2, [pc, #172]	; (80067a0 <MX_LWIP_Init+0x108>)
 80066f2:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 80066f6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80066fa:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80066fe:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8006700:	7820      	ldrb	r0, [r4, #0]
 8006702:	7865      	ldrb	r5, [r4, #1]
 8006704:	78e6      	ldrb	r6, [r4, #3]
 8006706:	78a4      	ldrb	r4, [r4, #2]
 8006708:	4b26      	ldr	r3, [pc, #152]	; (80067a4 <MX_LWIP_Init+0x10c>)
 800670a:	ea40 6006 	orr.w	r0, r0, r6, lsl #24
 800670e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8006712:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8006716:	6018      	str	r0, [r3, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8006718:	4c23      	ldr	r4, [pc, #140]	; (80067a8 <MX_LWIP_Init+0x110>)
 800671a:	4824      	ldr	r0, [pc, #144]	; (80067ac <MX_LWIP_Init+0x114>)
 800671c:	9002      	str	r0, [sp, #8]
 800671e:	4824      	ldr	r0, [pc, #144]	; (80067b0 <MX_LWIP_Init+0x118>)
 8006720:	9001      	str	r0, [sp, #4]
 8006722:	9700      	str	r7, [sp, #0]
 8006724:	4620      	mov	r0, r4
 8006726:	f005 f98b 	bl	800ba40 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800672a:	4620      	mov	r0, r4
 800672c:	f005 fa22 	bl	800bb74 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8006730:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8006734:	f013 0f04 	tst.w	r3, #4
 8006738:	d026      	beq.n	8006788 <MX_LWIP_Init+0xf0>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800673a:	4620      	mov	r0, r4
 800673c:	f005 fa20 	bl	800bb80 <netif_set_up>
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 8006740:	4d19      	ldr	r5, [pc, #100]	; (80067a8 <MX_LWIP_Init+0x110>)
 8006742:	491c      	ldr	r1, [pc, #112]	; (80067b4 <MX_LWIP_Init+0x11c>)
 8006744:	4628      	mov	r0, r5
 8006746:	f005 fa9b 	bl	800bc80 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  Netif_LinkSemaphore = osSemaphoreNew(1, 1, NULL);
 800674a:	2200      	movs	r2, #0
 800674c:	2101      	movs	r1, #1
 800674e:	4608      	mov	r0, r1
 8006750:	f000 fc96 	bl	8007080 <osSemaphoreNew>
 8006754:	4b18      	ldr	r3, [pc, #96]	; (80067b8 <MX_LWIP_Init+0x120>)
 8006756:	6018      	str	r0, [r3, #0]

  link_arg.netif = &gnetif;
 8006758:	4c18      	ldr	r4, [pc, #96]	; (80067bc <MX_LWIP_Init+0x124>)
 800675a:	6025      	str	r5, [r4, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 800675c:	6060      	str	r0, [r4, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800675e:	4d18      	ldr	r5, [pc, #96]	; (80067c0 <MX_LWIP_Init+0x128>)
 8006760:	2220      	movs	r2, #32
 8006762:	2100      	movs	r1, #0
 8006764:	4628      	mov	r0, r5
 8006766:	f00b ff90 	bl	801268a <memset>
  attributes.name = "LinkThr";
 800676a:	1f2a      	subs	r2, r5, #4
 800676c:	4b15      	ldr	r3, [pc, #84]	; (80067c4 <MX_LWIP_Init+0x12c>)
 800676e:	f845 3c04 	str.w	r3, [r5, #-4]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8006772:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006776:	6153      	str	r3, [r2, #20]
  attributes.priority = osPriorityBelowNormal;
 8006778:	2310      	movs	r3, #16
 800677a:	6193      	str	r3, [r2, #24]
  osThreadNew(ethernetif_set_link, &link_arg, &attributes);
 800677c:	4621      	mov	r1, r4
 800677e:	4812      	ldr	r0, [pc, #72]	; (80067c8 <MX_LWIP_Init+0x130>)
 8006780:	f000 fb46 	bl	8006e10 <osThreadNew>
/* USER CODE END OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8006784:	b005      	add	sp, #20
 8006786:	bdf0      	pop	{r4, r5, r6, r7, pc}
    netif_set_down(&gnetif);
 8006788:	4807      	ldr	r0, [pc, #28]	; (80067a8 <MX_LWIP_Init+0x110>)
 800678a:	f005 fa17 	bl	800bbbc <netif_set_down>
 800678e:	e7d7      	b.n	8006740 <MX_LWIP_Init+0xa8>
 8006790:	2000f984 	.word	0x2000f984
 8006794:	2000f980 	.word	0x2000f980
 8006798:	2000f920 	.word	0x2000f920
 800679c:	2000f97c 	.word	0x2000f97c
 80067a0:	2000f988 	.word	0x2000f988
 80067a4:	2000f98c 	.word	0x2000f98c
 80067a8:	2000f948 	.word	0x2000f948
 80067ac:	0800b129 	.word	0x0800b129
 80067b0:	08006ad1 	.word	0x08006ad1
 80067b4:	08006ca5 	.word	0x08006ca5
 80067b8:	200096a4 	.word	0x200096a4
 80067bc:	2000f918 	.word	0x2000f918
 80067c0:	2000f928 	.word	0x2000f928
 80067c4:	08013af0 	.word	0x08013af0
 80067c8:	08006c51 	.word	0x08006c51

080067cc <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 80067cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067d0:	b087      	sub	sp, #28
 80067d2:	9005      	str	r0, [sp, #20]
        bufferoffset = 0;
 80067d4:	2300      	movs	r3, #0
 80067d6:	9304      	str	r3, [sp, #16]
 80067d8:	9303      	str	r3, [sp, #12]
 80067da:	9301      	str	r3, [sp, #4]
 80067dc:	e07c      	b.n	80068d8 <ethernetif_input+0x10c>
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80067de:	6c1c      	ldr	r4, [r3, #64]	; 0x40
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 80067e0:	f44f 72c1 	mov.w	r2, #386	; 0x182
 80067e4:	9d04      	ldr	r5, [sp, #16]
 80067e6:	4628      	mov	r0, r5
 80067e8:	f005 fbae 	bl	800bf48 <pbuf_alloc>
  if (p != NULL)
 80067ec:	4607      	mov	r7, r0
 80067ee:	9002      	str	r0, [sp, #8]
 80067f0:	2800      	cmp	r0, #0
 80067f2:	d048      	beq.n	8006886 <ethernetif_input+0xba>
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 80067f4:	46a2      	mov	sl, r4
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 80067f6:	4b3d      	ldr	r3, [pc, #244]	; (80068ec <ethernetif_input+0x120>)
 80067f8:	f8d3 8030 	ldr.w	r8, [r3, #48]	; 0x30
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 80067fc:	f240 5bf4 	movw	fp, #1524	; 0x5f4
 8006800:	e00c      	b.n	800681c <ethernetif_input+0x50>
 8006802:	4629      	mov	r1, r5
 8006804:	4625      	mov	r5, r4
      byteslefttocopy = q->len;
 8006806:	461c      	mov	r4, r3
      payloadoffset = 0;
 8006808:	2600      	movs	r6, #0
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	4622      	mov	r2, r4
 800680e:	4451      	add	r1, sl
 8006810:	4430      	add	r0, r6
 8006812:	f00b ff2c 	bl	801266e <memcpy>
    for(q = p; q != NULL; q = q->next)
 8006816:	683f      	ldr	r7, [r7, #0]
 8006818:	2f00      	cmp	r7, #0
 800681a:	d034      	beq.n	8006886 <ethernetif_input+0xba>
      byteslefttocopy = q->len;
 800681c:	897b      	ldrh	r3, [r7, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800681e:	195c      	adds	r4, r3, r5
 8006820:	455c      	cmp	r4, fp
 8006822:	d9ee      	bls.n	8006802 <ethernetif_input+0x36>
      payloadoffset = 0;
 8006824:	2600      	movs	r6, #0
 8006826:	4651      	mov	r1, sl
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 8006828:	ebab 0905 	sub.w	r9, fp, r5
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	464a      	mov	r2, r9
 8006830:	4429      	add	r1, r5
 8006832:	4430      	add	r0, r6
 8006834:	f00b ff1b 	bl	801266e <memcpy>
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 8006838:	f8d8 800c 	ldr.w	r8, [r8, #12]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800683c:	f8d8 1008 	ldr.w	r1, [r8, #8]
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 8006840:	f2a4 54f4 	subw	r4, r4, #1524	; 0x5f4
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 8006844:	444e      	add	r6, r9
        bufferoffset = 0;
 8006846:	9d01      	ldr	r5, [sp, #4]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 8006848:	455c      	cmp	r4, fp
 800684a:	d8ed      	bhi.n	8006828 <ethernetif_input+0x5c>
 800684c:	468a      	mov	sl, r1
        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800684e:	4625      	mov	r5, r4
        bufferoffset = 0;
 8006850:	9903      	ldr	r1, [sp, #12]
 8006852:	e7da      	b.n	800680a <ethernetif_input+0x3e>
    {
      do
      {
        LOCK_TCPIP_CORE();
        p = low_level_input( netif );
        if   (p != NULL)
 8006854:	9802      	ldr	r0, [sp, #8]
 8006856:	2800      	cmp	r0, #0
 8006858:	d03b      	beq.n	80068d2 <ethernetif_input+0x106>
        {
          if (netif->input( p, netif) != ERR_OK )
 800685a:	9905      	ldr	r1, [sp, #20]
 800685c:	690b      	ldr	r3, [r1, #16]
 800685e:	4798      	blx	r3
 8006860:	2800      	cmp	r0, #0
 8006862:	d132      	bne.n	80068ca <ethernetif_input+0xfe>
          {
            pbuf_free(p);
          }
        }
        UNLOCK_TCPIP_CORE();
 8006864:	4822      	ldr	r0, [pc, #136]	; (80068f0 <ethernetif_input+0x124>)
 8006866:	f00b fda7 	bl	80123b8 <sys_mutex_unlock>
        LOCK_TCPIP_CORE();
 800686a:	4821      	ldr	r0, [pc, #132]	; (80068f0 <ethernetif_input+0x124>)
 800686c:	f00b fd9d 	bl	80123aa <sys_mutex_lock>
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 8006870:	481e      	ldr	r0, [pc, #120]	; (80068ec <ethernetif_input+0x120>)
 8006872:	f7fc fd3b 	bl	80032ec <HAL_ETH_GetReceivedFrame_IT>
 8006876:	2800      	cmp	r0, #0
 8006878:	d12b      	bne.n	80068d2 <ethernetif_input+0x106>
  len = heth.RxFrameInfos.length;
 800687a:	4b1c      	ldr	r3, [pc, #112]	; (80068ec <ethernetif_input+0x120>)
 800687c:	8f99      	ldrh	r1, [r3, #60]	; 0x3c
  if (len > 0)
 800687e:	2900      	cmp	r1, #0
 8006880:	d1ad      	bne.n	80067de <ethernetif_input+0x12>
  struct pbuf *p = NULL;
 8006882:	9b04      	ldr	r3, [sp, #16]
 8006884:	9302      	str	r3, [sp, #8]
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 8006886:	4a19      	ldr	r2, [pc, #100]	; (80068ec <ethernetif_input+0x120>)
 8006888:	6b13      	ldr	r3, [r2, #48]	; 0x30
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800688a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800688c:	b152      	cbz	r2, 80068a4 <ethernetif_input+0xd8>
 800688e:	2100      	movs	r1, #0
 8006890:	4816      	ldr	r0, [pc, #88]	; (80068ec <ethernetif_input+0x120>)
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006898:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800689a:	68db      	ldr	r3, [r3, #12]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800689c:	3101      	adds	r1, #1
 800689e:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80068a0:	4291      	cmp	r1, r2
 80068a2:	d3f6      	bcc.n	8006892 <ethernetif_input+0xc6>
    heth.RxFrameInfos.SegCount =0;
 80068a4:	4b11      	ldr	r3, [pc, #68]	; (80068ec <ethernetif_input+0x120>)
 80068a6:	2200      	movs	r2, #0
 80068a8:	639a      	str	r2, [r3, #56]	; 0x38
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f241 0214 	movw	r2, #4116	; 0x1014
 80068b0:	589a      	ldr	r2, [r3, r2]
 80068b2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80068b6:	d0cd      	beq.n	8006854 <ethernetif_input+0x88>
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 80068b8:	f241 0214 	movw	r2, #4116	; 0x1014
 80068bc:	2180      	movs	r1, #128	; 0x80
 80068be:	5099      	str	r1, [r3, r2]
    heth.Instance->DMARPDR = 0;
 80068c0:	f241 0208 	movw	r2, #4104	; 0x1008
 80068c4:	2100      	movs	r1, #0
 80068c6:	5099      	str	r1, [r3, r2]
 80068c8:	e7c4      	b.n	8006854 <ethernetif_input+0x88>
            pbuf_free(p);
 80068ca:	9802      	ldr	r0, [sp, #8]
 80068cc:	f005 facc 	bl	800be68 <pbuf_free>
 80068d0:	e7c8      	b.n	8006864 <ethernetif_input+0x98>
        UNLOCK_TCPIP_CORE();
 80068d2:	4807      	ldr	r0, [pc, #28]	; (80068f0 <ethernetif_input+0x124>)
 80068d4:	f00b fd70 	bl	80123b8 <sys_mutex_unlock>
    if (osSemaphoreAcquire(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80068d8:	4d06      	ldr	r5, [pc, #24]	; (80068f4 <ethernetif_input+0x128>)
 80068da:	f04f 34ff 	mov.w	r4, #4294967295
 80068de:	4621      	mov	r1, r4
 80068e0:	6828      	ldr	r0, [r5, #0]
 80068e2:	f000 fc2f 	bl	8007144 <osSemaphoreAcquire>
 80068e6:	2800      	cmp	r0, #0
 80068e8:	d1f9      	bne.n	80068de <ethernetif_input+0x112>
 80068ea:	e7be      	b.n	800686a <ethernetif_input+0x9e>
 80068ec:	20011260 	.word	0x20011260
 80068f0:	20012ab8 	.word	0x20012ab8
 80068f4:	200096a8 	.word	0x200096a8

080068f8 <low_level_output>:
{
 80068f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068fc:	b083      	sub	sp, #12
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 80068fe:	4b32      	ldr	r3, [pc, #200]	; (80069c8 <low_level_output+0xd0>)
 8006900:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8006902:	68a3      	ldr	r3, [r4, #8]
 8006904:	9300      	str	r3, [sp, #0]
  for(q = p; q != NULL; q = q->next)
 8006906:	2900      	cmp	r1, #0
 8006908:	d03e      	beq.n	8006988 <low_level_output+0x90>
 800690a:	468b      	mov	fp, r1
  bufferoffset = 0;
 800690c:	2600      	movs	r6, #0
  uint32_t framelength = 0;
 800690e:	46b2      	mov	sl, r6
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8006910:	f240 59f4 	movw	r9, #1524	; 0x5f4
        bufferoffset = 0;
 8006914:	9601      	str	r6, [sp, #4]
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8006916:	6823      	ldr	r3, [r4, #0]
 8006918:	2b00      	cmp	r3, #0
 800691a:	db3d      	blt.n	8006998 <low_level_output+0xa0>
      byteslefttocopy = q->len;
 800691c:	f8bb 300a 	ldrh.w	r3, [fp, #10]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8006920:	199f      	adds	r7, r3, r6
 8006922:	454f      	cmp	r7, r9
 8006924:	d92a      	bls.n	800697c <low_level_output+0x84>
      payloadoffset = 0;
 8006926:	f04f 0800 	mov.w	r8, #0
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800692a:	eba9 0506 	sub.w	r5, r9, r6
 800692e:	f8db 1004 	ldr.w	r1, [fp, #4]
 8006932:	462a      	mov	r2, r5
 8006934:	4441      	add	r1, r8
 8006936:	9b00      	ldr	r3, [sp, #0]
 8006938:	4433      	add	r3, r6
 800693a:	4618      	mov	r0, r3
 800693c:	f00b fe97 	bl	801266e <memcpy>
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 8006940:	68e4      	ldr	r4, [r4, #12]
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8006942:	6823      	ldr	r3, [r4, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	db2a      	blt.n	800699e <low_level_output+0xa6>
        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 8006948:	68a3      	ldr	r3, [r4, #8]
 800694a:	9300      	str	r3, [sp, #0]
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800694c:	f2a7 57f4 	subw	r7, r7, #1524	; 0x5f4
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 8006950:	44a8      	add	r8, r5
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 8006952:	44aa      	add	sl, r5
        bufferoffset = 0;
 8006954:	9e01      	ldr	r6, [sp, #4]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 8006956:	454f      	cmp	r7, r9
 8006958:	d8e7      	bhi.n	800692a <low_level_output+0x32>
        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800695a:	463e      	mov	r6, r7
        bufferoffset = 0;
 800695c:	2000      	movs	r0, #0
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800695e:	f8db 1004 	ldr.w	r1, [fp, #4]
 8006962:	463a      	mov	r2, r7
 8006964:	4441      	add	r1, r8
 8006966:	9b00      	ldr	r3, [sp, #0]
 8006968:	4418      	add	r0, r3
 800696a:	f00b fe80 	bl	801266e <memcpy>
      framelength = framelength + byteslefttocopy;
 800696e:	44ba      	add	sl, r7
  for(q = p; q != NULL; q = q->next)
 8006970:	f8db b000 	ldr.w	fp, [fp]
 8006974:	f1bb 0f00 	cmp.w	fp, #0
 8006978:	d1cd      	bne.n	8006916 <low_level_output+0x1e>
 800697a:	e007      	b.n	800698c <low_level_output+0x94>
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800697c:	4630      	mov	r0, r6
 800697e:	463e      	mov	r6, r7
      byteslefttocopy = q->len;
 8006980:	461f      	mov	r7, r3
      payloadoffset = 0;
 8006982:	f04f 0800 	mov.w	r8, #0
 8006986:	e7ea      	b.n	800695e <low_level_output+0x66>
  uint32_t framelength = 0;
 8006988:	f04f 0a00 	mov.w	sl, #0
  HAL_ETH_TransmitFrame(&heth, framelength);
 800698c:	4651      	mov	r1, sl
 800698e:	480e      	ldr	r0, [pc, #56]	; (80069c8 <low_level_output+0xd0>)
 8006990:	f7fc fc1a 	bl	80031c8 <HAL_ETH_TransmitFrame>
  errval = ERR_OK;
 8006994:	2000      	movs	r0, #0
 8006996:	e004      	b.n	80069a2 <low_level_output+0xaa>
        errval = ERR_USE;
 8006998:	f06f 0007 	mvn.w	r0, #7
 800699c:	e001      	b.n	80069a2 <low_level_output+0xaa>
          errval = ERR_USE;
 800699e:	f06f 0007 	mvn.w	r0, #7
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 80069a2:	4b09      	ldr	r3, [pc, #36]	; (80069c8 <low_level_output+0xd0>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f241 0214 	movw	r2, #4116	; 0x1014
 80069aa:	589a      	ldr	r2, [r3, r2]
 80069ac:	f012 0f20 	tst.w	r2, #32
 80069b0:	d007      	beq.n	80069c2 <low_level_output+0xca>
    heth.Instance->DMASR = ETH_DMASR_TUS;
 80069b2:	f241 0214 	movw	r2, #4116	; 0x1014
 80069b6:	2120      	movs	r1, #32
 80069b8:	5099      	str	r1, [r3, r2]
    heth.Instance->DMATPDR = 0;
 80069ba:	f241 0204 	movw	r2, #4100	; 0x1004
 80069be:	2100      	movs	r1, #0
 80069c0:	5099      	str	r1, [r3, r2]
}
 80069c2:	b003      	add	sp, #12
 80069c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069c8:	20011260 	.word	0x20011260

080069cc <HAL_ETH_MspInit>:
{
 80069cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80069ce:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069d0:	2300      	movs	r3, #0
 80069d2:	9307      	str	r3, [sp, #28]
 80069d4:	9308      	str	r3, [sp, #32]
 80069d6:	9309      	str	r3, [sp, #36]	; 0x24
 80069d8:	930a      	str	r3, [sp, #40]	; 0x28
 80069da:	930b      	str	r3, [sp, #44]	; 0x2c
  if(ethHandle->Instance==ETH)
 80069dc:	6802      	ldr	r2, [r0, #0]
 80069de:	4b34      	ldr	r3, [pc, #208]	; (8006ab0 <HAL_ETH_MspInit+0xe4>)
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d001      	beq.n	80069e8 <HAL_ETH_MspInit+0x1c>
}
 80069e4:	b00d      	add	sp, #52	; 0x34
 80069e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_ETH_CLK_ENABLE();
 80069e8:	f5a3 4390 	sub.w	r3, r3, #18432	; 0x4800
 80069ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069ee:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80069f2:	631a      	str	r2, [r3, #48]	; 0x30
 80069f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069f6:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80069fa:	9201      	str	r2, [sp, #4]
 80069fc:	9a01      	ldr	r2, [sp, #4]
 80069fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a00:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006a04:	631a      	str	r2, [r3, #48]	; 0x30
 8006a06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a08:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8006a0c:	9202      	str	r2, [sp, #8]
 8006a0e:	9a02      	ldr	r2, [sp, #8]
 8006a10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a12:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8006a16:	631a      	str	r2, [r3, #48]	; 0x30
 8006a18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a1a:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8006a1e:	9203      	str	r2, [sp, #12]
 8006a20:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8006a22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a28:	631a      	str	r2, [r3, #48]	; 0x30
 8006a2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a2c:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8006a30:	9204      	str	r2, [sp, #16]
 8006a32:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006a34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a36:	f042 0204 	orr.w	r2, r2, #4
 8006a3a:	631a      	str	r2, [r3, #48]	; 0x30
 8006a3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a3e:	f002 0204 	and.w	r2, r2, #4
 8006a42:	9205      	str	r2, [sp, #20]
 8006a44:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a48:	f042 0201 	orr.w	r2, r2, #1
 8006a4c:	631a      	str	r2, [r3, #48]	; 0x30
 8006a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a50:	f003 0301 	and.w	r3, r3, #1
 8006a54:	9306      	str	r3, [sp, #24]
 8006a56:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_11;
 8006a58:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8006a5c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a5e:	2702      	movs	r7, #2
 8006a60:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a62:	2400      	movs	r4, #0
 8006a64:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a66:	2603      	movs	r6, #3
 8006a68:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006a6a:	250b      	movs	r5, #11
 8006a6c:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8006a6e:	a907      	add	r1, sp, #28
 8006a70:	4810      	ldr	r0, [pc, #64]	; (8006ab4 <HAL_ETH_MspInit+0xe8>)
 8006a72:	f7fc ff91 	bl	8003998 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8006a76:	2332      	movs	r3, #50	; 0x32
 8006a78:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a7a:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a7c:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a7e:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006a80:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006a82:	a907      	add	r1, sp, #28
 8006a84:	480c      	ldr	r0, [pc, #48]	; (8006ab8 <HAL_ETH_MspInit+0xec>)
 8006a86:	f7fc ff87 	bl	8003998 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8006a8a:	2386      	movs	r3, #134	; 0x86
 8006a8c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a8e:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a90:	9409      	str	r4, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a92:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006a94:	950b      	str	r5, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a96:	a907      	add	r1, sp, #28
 8006a98:	4808      	ldr	r0, [pc, #32]	; (8006abc <HAL_ETH_MspInit+0xf0>)
 8006a9a:	f7fc ff7d 	bl	8003998 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8006a9e:	4622      	mov	r2, r4
 8006aa0:	2105      	movs	r1, #5
 8006aa2:	203d      	movs	r0, #61	; 0x3d
 8006aa4:	f7fb f888 	bl	8001bb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8006aa8:	203d      	movs	r0, #61	; 0x3d
 8006aaa:	f7fb f8b5 	bl	8001c18 <HAL_NVIC_EnableIRQ>
}
 8006aae:	e799      	b.n	80069e4 <HAL_ETH_MspInit+0x18>
 8006ab0:	40028000 	.word	0x40028000
 8006ab4:	40021800 	.word	0x40021800
 8006ab8:	40020800 	.word	0x40020800
 8006abc:	40020000 	.word	0x40020000

08006ac0 <HAL_ETH_RxCpltCallback>:
{
 8006ac0:	b508      	push	{r3, lr}
  osSemaphoreRelease(s_xSemaphore);
 8006ac2:	4b02      	ldr	r3, [pc, #8]	; (8006acc <HAL_ETH_RxCpltCallback+0xc>)
 8006ac4:	6818      	ldr	r0, [r3, #0]
 8006ac6:	f000 fb81 	bl	80071cc <osSemaphoreRelease>
}
 8006aca:	bd08      	pop	{r3, pc}
 8006acc:	200096a8 	.word	0x200096a8

08006ad0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8006ad0:	b530      	push	{r4, r5, lr}
 8006ad2:	b08d      	sub	sp, #52	; 0x34
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8006ad4:	4604      	mov	r4, r0
 8006ad6:	2800      	cmp	r0, #0
 8006ad8:	f000 8092 	beq.w	8006c00 <ethernetif_init+0x130>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 8006adc:	2373      	movs	r3, #115	; 0x73
 8006ade:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 8006ae2:	2374      	movs	r3, #116	; 0x74
 8006ae4:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8006ae8:	4b49      	ldr	r3, [pc, #292]	; (8006c10 <ethernetif_init+0x140>)
 8006aea:	6163      	str	r3, [r4, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8006aec:	4b49      	ldr	r3, [pc, #292]	; (8006c14 <ethernetif_init+0x144>)
 8006aee:	61a3      	str	r3, [r4, #24]
  uint32_t regvalue = 0;
 8006af0:	2300      	movs	r3, #0
 8006af2:	9300      	str	r3, [sp, #0]
  heth.Instance = ETH;
 8006af4:	4848      	ldr	r0, [pc, #288]	; (8006c18 <ethernetif_init+0x148>)
 8006af6:	4a49      	ldr	r2, [pc, #292]	; (8006c1c <ethernetif_init+0x14c>)
 8006af8:	6002      	str	r2, [r0, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8006afa:	2201      	movs	r2, #1
 8006afc:	6042      	str	r2, [r0, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 8006afe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006b02:	6081      	str	r1, [r0, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8006b04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006b08:	60c1      	str	r1, [r0, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 8006b0a:	8203      	strh	r3, [r0, #16]
  MACAddr[0] = 0x00;
 8006b0c:	f88d 3004 	strb.w	r3, [sp, #4]
  MACAddr[1] = 0x80;
 8006b10:	2180      	movs	r1, #128	; 0x80
 8006b12:	f88d 1005 	strb.w	r1, [sp, #5]
  MACAddr[2] = 0xE1;
 8006b16:	21e1      	movs	r1, #225	; 0xe1
 8006b18:	f88d 1006 	strb.w	r1, [sp, #6]
  MACAddr[3] = 0x00;
 8006b1c:	f88d 3007 	strb.w	r3, [sp, #7]
  MACAddr[4] = 0x00;
 8006b20:	f88d 3008 	strb.w	r3, [sp, #8]
  MACAddr[5] = 0x00;
 8006b24:	f88d 3009 	strb.w	r3, [sp, #9]
  heth.Init.MACAddr = &MACAddr[0];
 8006b28:	a901      	add	r1, sp, #4
 8006b2a:	6141      	str	r1, [r0, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 8006b2c:	6182      	str	r2, [r0, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8006b2e:	61c3      	str	r3, [r0, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8006b30:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8006b34:	6203      	str	r3, [r0, #32]
  hal_eth_init_status = HAL_ETH_Init(&heth);
 8006b36:	f7fc fce7 	bl	8003508 <HAL_ETH_Init>
  if (hal_eth_init_status == HAL_OK)
 8006b3a:	b928      	cbnz	r0, 8006b48 <ethernetif_init+0x78>
    netif->flags |= NETIF_FLAG_LINK_UP;
 8006b3c:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8006b40:	f043 0304 	orr.w	r3, r3, #4
 8006b44:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 8006b48:	4d33      	ldr	r5, [pc, #204]	; (8006c18 <ethernetif_init+0x148>)
 8006b4a:	2304      	movs	r3, #4
 8006b4c:	4a34      	ldr	r2, [pc, #208]	; (8006c20 <ethernetif_init+0x150>)
 8006b4e:	4935      	ldr	r1, [pc, #212]	; (8006c24 <ethernetif_init+0x154>)
 8006b50:	4628      	mov	r0, r5
 8006b52:	f7fc fac2 	bl	80030da <HAL_ETH_DMATxDescListInit>
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 8006b56:	2304      	movs	r3, #4
 8006b58:	4a33      	ldr	r2, [pc, #204]	; (8006c28 <ethernetif_init+0x158>)
 8006b5a:	4934      	ldr	r1, [pc, #208]	; (8006c2c <ethernetif_init+0x15c>)
 8006b5c:	4628      	mov	r0, r5
 8006b5e:	f7fc faf9 	bl	8003154 <HAL_ETH_DMARxDescListInit>
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8006b62:	2306      	movs	r3, #6
 8006b64:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8006b68:	696b      	ldr	r3, [r5, #20]
 8006b6a:	781a      	ldrb	r2, [r3, #0]
 8006b6c:	f884 2026 	strb.w	r2, [r4, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8006b70:	785a      	ldrb	r2, [r3, #1]
 8006b72:	f884 2027 	strb.w	r2, [r4, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8006b76:	789a      	ldrb	r2, [r3, #2]
 8006b78:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8006b7c:	78da      	ldrb	r2, [r3, #3]
 8006b7e:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8006b82:	791a      	ldrb	r2, [r3, #4]
 8006b84:	f884 202a 	strb.w	r2, [r4, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8006b88:	795b      	ldrb	r3, [r3, #5]
 8006b8a:	f884 302b 	strb.w	r3, [r4, #43]	; 0x2b
  netif->mtu = 1500;
 8006b8e:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8006b92:	84a3      	strh	r3, [r4, #36]	; 0x24
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8006b94:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8006b98:	f043 030a 	orr.w	r3, r3, #10
 8006b9c:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
  s_xSemaphore = osSemaphoreNew(1, 1, NULL);
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	2101      	movs	r1, #1
 8006ba4:	4608      	mov	r0, r1
 8006ba6:	f000 fa6b 	bl	8007080 <osSemaphoreNew>
 8006baa:	4b21      	ldr	r3, [pc, #132]	; (8006c30 <ethernetif_init+0x160>)
 8006bac:	6018      	str	r0, [r3, #0]
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 8006bae:	2220      	movs	r2, #32
 8006bb0:	2100      	movs	r1, #0
 8006bb2:	a804      	add	r0, sp, #16
 8006bb4:	f00b fd69 	bl	801268a <memset>
  attributes.name = "EthIf";
 8006bb8:	4b1e      	ldr	r3, [pc, #120]	; (8006c34 <ethernetif_init+0x164>)
 8006bba:	9303      	str	r3, [sp, #12]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8006bbc:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8006bc0:	9308      	str	r3, [sp, #32]
  attributes.priority = osPriorityRealtime;
 8006bc2:	2330      	movs	r3, #48	; 0x30
 8006bc4:	9309      	str	r3, [sp, #36]	; 0x24
  osThreadNew(ethernetif_input, netif, &attributes);
 8006bc6:	aa03      	add	r2, sp, #12
 8006bc8:	4621      	mov	r1, r4
 8006bca:	481b      	ldr	r0, [pc, #108]	; (8006c38 <ethernetif_init+0x168>)
 8006bcc:	f000 f920 	bl	8006e10 <osThreadNew>
  HAL_ETH_Start(&heth);
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	f7fc fdc1 	bl	8003758 <HAL_ETH_Start>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 8006bd6:	466a      	mov	r2, sp
 8006bd8:	211d      	movs	r1, #29
 8006bda:	4628      	mov	r0, r5
 8006bdc:	f7fc fc20 	bl	8003420 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 8006be0:	9a00      	ldr	r2, [sp, #0]
 8006be2:	f042 020b 	orr.w	r2, r2, #11
 8006be6:	9200      	str	r2, [sp, #0]
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 8006be8:	211d      	movs	r1, #29
 8006bea:	4628      	mov	r0, r5
 8006bec:	f7fc fc52 	bl	8003494 <HAL_ETH_WritePHYRegister>
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 8006bf0:	466a      	mov	r2, sp
 8006bf2:	211d      	movs	r1, #29
 8006bf4:	4628      	mov	r0, r5
 8006bf6:	f7fc fc13 	bl	8003420 <HAL_ETH_ReadPHYRegister>

  /* initialize the hardware */
  low_level_init(netif);

  return ERR_OK;
}
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	b00d      	add	sp, #52	; 0x34
 8006bfe:	bd30      	pop	{r4, r5, pc}
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8006c00:	4b0e      	ldr	r3, [pc, #56]	; (8006c3c <ethernetif_init+0x16c>)
 8006c02:	f240 2231 	movw	r2, #561	; 0x231
 8006c06:	490e      	ldr	r1, [pc, #56]	; (8006c40 <ethernetif_init+0x170>)
 8006c08:	480e      	ldr	r0, [pc, #56]	; (8006c44 <ethernetif_init+0x174>)
 8006c0a:	f00b fda1 	bl	8012750 <iprintf>
 8006c0e:	e765      	b.n	8006adc <ethernetif_init+0xc>
 8006c10:	0801114d 	.word	0x0801114d
 8006c14:	080068f9 	.word	0x080068f9
 8006c18:	20011260 	.word	0x20011260
 8006c1c:	40028000 	.word	0x40028000
 8006c20:	200112a8 	.word	0x200112a8
 8006c24:	2000f990 	.word	0x2000f990
 8006c28:	2000fa10 	.word	0x2000fa10
 8006c2c:	200111e0 	.word	0x200111e0
 8006c30:	200096a8 	.word	0x200096a8
 8006c34:	08013b4c 	.word	0x08013b4c
 8006c38:	080067cd 	.word	0x080067cd
 8006c3c:	08013af8 	.word	0x08013af8
 8006c40:	08013b14 	.word	0x08013b14
 8006c44:	08013b24 	.word	0x08013b24

08006c48 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 8006c48:	b508      	push	{r3, lr}
  return HAL_GetTick();
 8006c4a:	f7fa ff89 	bl	8001b60 <HAL_GetTick>
}
 8006c4e:	bd08      	pop	{r3, pc}

08006c50 <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void* argument)

{
 8006c50:	b570      	push	{r4, r5, r6, lr}
 8006c52:	b082      	sub	sp, #8
 8006c54:	4604      	mov	r4, r0
  uint32_t regvalue = 0;
 8006c56:	2300      	movs	r3, #0
 8006c58:	9301      	str	r3, [sp, #4]
  struct link_str *link_arg = (struct link_str *)argument;

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8006c5a:	4e10      	ldr	r6, [pc, #64]	; (8006c9c <ethernetif_set_link+0x4c>)
 8006c5c:	2501      	movs	r5, #1
 8006c5e:	e004      	b.n	8006c6a <ethernetif_set_link+0x1a>

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 8006c60:	f004 ffcc 	bl	800bbfc <netif_set_link_up>
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 8006c64:	20c8      	movs	r0, #200	; 0xc8
 8006c66:	f000 f92b 	bl	8006ec0 <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8006c6a:	aa01      	add	r2, sp, #4
 8006c6c:	4629      	mov	r1, r5
 8006c6e:	4630      	mov	r0, r6
 8006c70:	f7fc fbd6 	bl	8003420 <HAL_ETH_ReadPHYRegister>
    regvalue &= PHY_LINKED_STATUS;
 8006c74:	9b01      	ldr	r3, [sp, #4]
 8006c76:	f003 0304 	and.w	r3, r3, #4
 8006c7a:	9301      	str	r3, [sp, #4]
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 8006c7c:	6820      	ldr	r0, [r4, #0]
 8006c7e:	f890 202d 	ldrb.w	r2, [r0, #45]	; 0x2d
 8006c82:	f012 0f04 	tst.w	r2, #4
 8006c86:	d101      	bne.n	8006c8c <ethernetif_set_link+0x3c>
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d1e9      	bne.n	8006c60 <ethernetif_set_link+0x10>
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 8006c8c:	f012 0f04 	tst.w	r2, #4
 8006c90:	d0e8      	beq.n	8006c64 <ethernetif_set_link+0x14>
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d1e6      	bne.n	8006c64 <ethernetif_set_link+0x14>
      netif_set_link_down(link_arg->netif);
 8006c96:	f004 ffd5 	bl	800bc44 <netif_set_link_down>
 8006c9a:	e7e3      	b.n	8006c64 <ethernetif_set_link+0x14>
 8006c9c:	20011260 	.word	0x20011260

08006ca0 <ethernetif_notify_conn_changed>:
{
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 8006ca0:	4770      	bx	lr
	...

08006ca4 <ethernetif_update_config>:
{
 8006ca4:	b570      	push	{r4, r5, r6, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	4604      	mov	r4, r0
  __IO uint32_t tickstart = 0;
 8006caa:	2300      	movs	r3, #0
 8006cac:	9301      	str	r3, [sp, #4]
  uint32_t regvalue = 0;
 8006cae:	9300      	str	r3, [sp, #0]
  if(netif_is_link_up(netif))
 8006cb0:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8006cb4:	f013 0f04 	tst.w	r3, #4
 8006cb8:	d04c      	beq.n	8006d54 <ethernetif_update_config+0xb0>
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8006cba:	4b28      	ldr	r3, [pc, #160]	; (8006d5c <ethernetif_update_config+0xb8>)
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	b393      	cbz	r3, 8006d26 <ethernetif_update_config+0x82>
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 8006cc0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006cc4:	2100      	movs	r1, #0
 8006cc6:	4825      	ldr	r0, [pc, #148]	; (8006d5c <ethernetif_update_config+0xb8>)
 8006cc8:	f7fc fbe4 	bl	8003494 <HAL_ETH_WritePHYRegister>
      tickstart = HAL_GetTick();
 8006ccc:	f7fa ff48 	bl	8001b60 <HAL_GetTick>
 8006cd0:	9001      	str	r0, [sp, #4]
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 8006cd2:	4e22      	ldr	r6, [pc, #136]	; (8006d5c <ethernetif_update_config+0xb8>)
 8006cd4:	2501      	movs	r5, #1
 8006cd6:	466a      	mov	r2, sp
 8006cd8:	4629      	mov	r1, r5
 8006cda:	4630      	mov	r0, r6
 8006cdc:	f7fc fba0 	bl	8003420 <HAL_ETH_ReadPHYRegister>
        if((HAL_GetTick() - tickstart ) > 1000)
 8006ce0:	f7fa ff3e 	bl	8001b60 <HAL_GetTick>
 8006ce4:	9b01      	ldr	r3, [sp, #4]
 8006ce6:	1ac3      	subs	r3, r0, r3
 8006ce8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006cec:	d81b      	bhi.n	8006d26 <ethernetif_update_config+0x82>
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8006cee:	9b00      	ldr	r3, [sp, #0]
 8006cf0:	f013 0f20 	tst.w	r3, #32
 8006cf4:	d0ef      	beq.n	8006cd6 <ethernetif_update_config+0x32>
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 8006cf6:	466a      	mov	r2, sp
 8006cf8:	2110      	movs	r1, #16
 8006cfa:	4818      	ldr	r0, [pc, #96]	; (8006d5c <ethernetif_update_config+0xb8>)
 8006cfc:	f7fc fb90 	bl	8003420 <HAL_ETH_ReadPHYRegister>
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8006d00:	9b00      	ldr	r3, [sp, #0]
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8006d02:	f013 0204 	ands.w	r2, r3, #4
 8006d06:	bf18      	it	ne
 8006d08:	f44f 6200 	movne.w	r2, #2048	; 0x800
 8006d0c:	4913      	ldr	r1, [pc, #76]	; (8006d5c <ethernetif_update_config+0xb8>)
 8006d0e:	60ca      	str	r2, [r1, #12]
      if(regvalue & PHY_SPEED_STATUS)
 8006d10:	f013 0f02 	tst.w	r3, #2
 8006d14:	d002      	beq.n	8006d1c <ethernetif_update_config+0x78>
        heth.Init.Speed = ETH_SPEED_10M;
 8006d16:	2200      	movs	r2, #0
 8006d18:	608a      	str	r2, [r1, #8]
 8006d1a:	e00e      	b.n	8006d3a <ethernetif_update_config+0x96>
        heth.Init.Speed = ETH_SPEED_100M;
 8006d1c:	4b0f      	ldr	r3, [pc, #60]	; (8006d5c <ethernetif_update_config+0xb8>)
 8006d1e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006d22:	609a      	str	r2, [r3, #8]
 8006d24:	e009      	b.n	8006d3a <ethernetif_update_config+0x96>
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8006d26:	480d      	ldr	r0, [pc, #52]	; (8006d5c <ethernetif_update_config+0xb8>)
 8006d28:	68c2      	ldr	r2, [r0, #12]
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 8006d2a:	6883      	ldr	r3, [r0, #8]
 8006d2c:	085b      	lsrs	r3, r3, #1
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 8006d2e:	ea43 02d2 	orr.w	r2, r3, r2, lsr #3
 8006d32:	b292      	uxth	r2, r2
 8006d34:	2100      	movs	r1, #0
 8006d36:	f7fc fbad 	bl	8003494 <HAL_ETH_WritePHYRegister>
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 8006d3a:	4d08      	ldr	r5, [pc, #32]	; (8006d5c <ethernetif_update_config+0xb8>)
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	4628      	mov	r0, r5
 8006d40:	f7fc fd92 	bl	8003868 <HAL_ETH_ConfigMAC>
    HAL_ETH_Start(&heth);
 8006d44:	4628      	mov	r0, r5
 8006d46:	f7fc fd07 	bl	8003758 <HAL_ETH_Start>
  ethernetif_notify_conn_changed(netif);
 8006d4a:	4620      	mov	r0, r4
 8006d4c:	f7ff ffa8 	bl	8006ca0 <ethernetif_notify_conn_changed>
}
 8006d50:	b002      	add	sp, #8
 8006d52:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ETH_Stop(&heth);
 8006d54:	4801      	ldr	r0, [pc, #4]	; (8006d5c <ethernetif_update_config+0xb8>)
 8006d56:	f7fc fd43 	bl	80037e0 <HAL_ETH_Stop>
 8006d5a:	e7f6      	b.n	8006d4a <ethernetif_update_config+0xa6>
 8006d5c:	20011260 	.word	0x20011260

08006d60 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d60:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d64:	b97b      	cbnz	r3, 8006d86 <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006d66:	f3ef 8310 	mrs	r3, PRIMASK
 8006d6a:	b913      	cbnz	r3, 8006d72 <osKernelInitialize+0x12>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006d6c:	f3ef 8311 	mrs	r3, BASEPRI
 8006d70:	b11b      	cbz	r3, 8006d7a <osKernelInitialize+0x1a>
 8006d72:	4b09      	ldr	r3, [pc, #36]	; (8006d98 <osKernelInitialize+0x38>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2b02      	cmp	r3, #2
 8006d78:	d008      	beq.n	8006d8c <osKernelInitialize+0x2c>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8006d7a:	4b07      	ldr	r3, [pc, #28]	; (8006d98 <osKernelInitialize+0x38>)
 8006d7c:	6818      	ldr	r0, [r3, #0]
 8006d7e:	b940      	cbnz	r0, 8006d92 <osKernelInitialize+0x32>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006d80:	2201      	movs	r2, #1
 8006d82:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006d84:	4770      	bx	lr
    stat = osErrorISR;
 8006d86:	f06f 0005 	mvn.w	r0, #5
 8006d8a:	4770      	bx	lr
 8006d8c:	f06f 0005 	mvn.w	r0, #5
 8006d90:	4770      	bx	lr
    } else {
      stat = osError;
 8006d92:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8006d96:	4770      	bx	lr
 8006d98:	20009968 	.word	0x20009968

08006d9c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006d9c:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d9e:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8006da2:	b9a3      	cbnz	r3, 8006dce <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006da4:	f3ef 8310 	mrs	r3, PRIMASK
 8006da8:	b913      	cbnz	r3, 8006db0 <osKernelStart+0x14>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006daa:	f3ef 8311 	mrs	r3, BASEPRI
 8006dae:	b11b      	cbz	r3, 8006db8 <osKernelStart+0x1c>
 8006db0:	4b0b      	ldr	r3, [pc, #44]	; (8006de0 <osKernelStart+0x44>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	2b02      	cmp	r3, #2
 8006db6:	d00d      	beq.n	8006dd4 <osKernelStart+0x38>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8006db8:	4b09      	ldr	r3, [pc, #36]	; (8006de0 <osKernelStart+0x44>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d10c      	bne.n	8006dda <osKernelStart+0x3e>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006dc0:	4b07      	ldr	r3, [pc, #28]	; (8006de0 <osKernelStart+0x44>)
 8006dc2:	2202      	movs	r2, #2
 8006dc4:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006dc6:	f001 fc1d 	bl	8008604 <vTaskStartScheduler>
      stat = osOK;
 8006dca:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 8006dcc:	bd08      	pop	{r3, pc}
    stat = osErrorISR;
 8006dce:	f06f 0005 	mvn.w	r0, #5
 8006dd2:	e7fb      	b.n	8006dcc <osKernelStart+0x30>
 8006dd4:	f06f 0005 	mvn.w	r0, #5
 8006dd8:	e7f8      	b.n	8006dcc <osKernelStart+0x30>
      stat = osError;
 8006dda:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 8006dde:	e7f5      	b.n	8006dcc <osKernelStart+0x30>
 8006de0:	20009968 	.word	0x20009968

08006de4 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8006de4:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006de6:	f3ef 8305 	mrs	r3, IPSR
  TickType_t ticks;

  if (IS_IRQ()) {
 8006dea:	b963      	cbnz	r3, 8006e06 <osKernelGetTickCount+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006dec:	f3ef 8310 	mrs	r3, PRIMASK
 8006df0:	b913      	cbnz	r3, 8006df8 <osKernelGetTickCount+0x14>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006df2:	f3ef 8311 	mrs	r3, BASEPRI
 8006df6:	b11b      	cbz	r3, 8006e00 <osKernelGetTickCount+0x1c>
 8006df8:	4b04      	ldr	r3, [pc, #16]	; (8006e0c <osKernelGetTickCount+0x28>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	2b02      	cmp	r3, #2
 8006dfe:	d002      	beq.n	8006e06 <osKernelGetTickCount+0x22>
    ticks = xTaskGetTickCountFromISR();
  } else {
    ticks = xTaskGetTickCount();
 8006e00:	f001 fc5a 	bl	80086b8 <xTaskGetTickCount>
  }

  return (ticks);
 8006e04:	e001      	b.n	8006e0a <osKernelGetTickCount+0x26>
    ticks = xTaskGetTickCountFromISR();
 8006e06:	f001 fc5d 	bl	80086c4 <xTaskGetTickCountFromISR>
}
 8006e0a:	bd08      	pop	{r3, pc}
 8006e0c:	20009968 	.word	0x20009968

08006e10 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006e10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e12:	b087      	sub	sp, #28
 8006e14:	4614      	mov	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006e16:	2200      	movs	r2, #0
 8006e18:	9205      	str	r2, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e1a:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8006e1e:	bb72      	cbnz	r2, 8006e7e <osThreadNew+0x6e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006e20:	f3ef 8310 	mrs	r3, PRIMASK
 8006e24:	b913      	cbnz	r3, 8006e2c <osThreadNew+0x1c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006e26:	f3ef 8311 	mrs	r3, BASEPRI
 8006e2a:	b11b      	cbz	r3, 8006e34 <osThreadNew+0x24>
 8006e2c:	4b23      	ldr	r3, [pc, #140]	; (8006ebc <osThreadNew+0xac>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	2b02      	cmp	r3, #2
 8006e32:	d024      	beq.n	8006e7e <osThreadNew+0x6e>
 8006e34:	b318      	cbz	r0, 8006e7e <osThreadNew+0x6e>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8006e36:	2c00      	cmp	r4, #0
 8006e38:	d02e      	beq.n	8006e98 <osThreadNew+0x88>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8006e3a:	69a3      	ldr	r3, [r4, #24]
 8006e3c:	b12b      	cbz	r3, 8006e4a <osThreadNew+0x3a>
        prio = (UBaseType_t)attr->priority;
 8006e3e:	461d      	mov	r5, r3
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006e40:	3b01      	subs	r3, #1
 8006e42:	2b37      	cmp	r3, #55	; 0x37
 8006e44:	d902      	bls.n	8006e4c <osThreadNew+0x3c>
        return (NULL);
 8006e46:	2000      	movs	r0, #0
 8006e48:	e01a      	b.n	8006e80 <osThreadNew+0x70>
 8006e4a:	2518      	movs	r5, #24
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006e4c:	6863      	ldr	r3, [r4, #4]
 8006e4e:	f013 0f01 	tst.w	r3, #1
 8006e52:	d130      	bne.n	8006eb6 <osThreadNew+0xa6>
      }

      if (attr->stack_size > 0U) {
 8006e54:	6963      	ldr	r3, [r4, #20]
 8006e56:	b1ab      	cbz	r3, 8006e84 <osThreadNew+0x74>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006e58:	089a      	lsrs	r2, r3, #2
      if (attr->name != NULL) {
 8006e5a:	f8d4 c000 	ldr.w	ip, [r4]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e5e:	68a6      	ldr	r6, [r4, #8]
 8006e60:	b196      	cbz	r6, 8006e88 <osThreadNew+0x78>
 8006e62:	68e7      	ldr	r7, [r4, #12]
 8006e64:	2fbb      	cmp	r7, #187	; 0xbb
 8006e66:	d90a      	bls.n	8006e7e <osThreadNew+0x6e>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e68:	6924      	ldr	r4, [r4, #16]
 8006e6a:	b143      	cbz	r3, 8006e7e <osThreadNew+0x6e>
 8006e6c:	b13c      	cbz	r4, 8006e7e <osThreadNew+0x6e>
    else {
      mem = 0;
    }

    if (mem == 1) {
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006e6e:	9602      	str	r6, [sp, #8]
 8006e70:	9401      	str	r4, [sp, #4]
 8006e72:	9500      	str	r5, [sp, #0]
 8006e74:	460b      	mov	r3, r1
 8006e76:	4661      	mov	r1, ip
 8006e78:	f001 fb52 	bl	8008520 <xTaskCreateStatic>
 8006e7c:	9005      	str	r0, [sp, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006e7e:	9805      	ldr	r0, [sp, #20]
}
 8006e80:	b007      	add	sp, #28
 8006e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 8006e84:	2280      	movs	r2, #128	; 0x80
 8006e86:	e7e8      	b.n	8006e5a <osThreadNew+0x4a>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006e88:	68e3      	ldr	r3, [r4, #12]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d1f7      	bne.n	8006e7e <osThreadNew+0x6e>
      if (mem == 0) {
 8006e8e:	6923      	ldr	r3, [r4, #16]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d1f4      	bne.n	8006e7e <osThreadNew+0x6e>
 8006e94:	4664      	mov	r4, ip
 8006e96:	e001      	b.n	8006e9c <osThreadNew+0x8c>
    prio  = (UBaseType_t)osPriorityNormal;
 8006e98:	2518      	movs	r5, #24
    stack = configMINIMAL_STACK_SIZE;
 8006e9a:	2280      	movs	r2, #128	; 0x80
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006e9c:	ab05      	add	r3, sp, #20
 8006e9e:	9301      	str	r3, [sp, #4]
 8006ea0:	9500      	str	r5, [sp, #0]
 8006ea2:	460b      	mov	r3, r1
 8006ea4:	b292      	uxth	r2, r2
 8006ea6:	4621      	mov	r1, r4
 8006ea8:	f001 fb7a 	bl	80085a0 <xTaskCreate>
 8006eac:	2801      	cmp	r0, #1
 8006eae:	d0e6      	beq.n	8006e7e <osThreadNew+0x6e>
          hTask = NULL;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	9305      	str	r3, [sp, #20]
 8006eb4:	e7e3      	b.n	8006e7e <osThreadNew+0x6e>
        return (NULL);
 8006eb6:	2000      	movs	r0, #0
 8006eb8:	e7e2      	b.n	8006e80 <osThreadNew+0x70>
 8006eba:	bf00      	nop
 8006ebc:	20009968 	.word	0x20009968

08006ec0 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8006ec0:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ec2:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8006ec6:	b983      	cbnz	r3, 8006eea <osDelay+0x2a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ec8:	f3ef 8310 	mrs	r3, PRIMASK
 8006ecc:	b913      	cbnz	r3, 8006ed4 <osDelay+0x14>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006ece:	f3ef 8311 	mrs	r3, BASEPRI
 8006ed2:	b11b      	cbz	r3, 8006edc <osDelay+0x1c>
 8006ed4:	4b08      	ldr	r3, [pc, #32]	; (8006ef8 <osDelay+0x38>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	2b02      	cmp	r3, #2
 8006eda:	d009      	beq.n	8006ef0 <osDelay+0x30>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8006edc:	b908      	cbnz	r0, 8006ee2 <osDelay+0x22>
    stat = osOK;
 8006ede:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8006ee0:	bd08      	pop	{r3, pc}
      vTaskDelay(ticks);
 8006ee2:	f001 fd15 	bl	8008910 <vTaskDelay>
    stat = osOK;
 8006ee6:	2000      	movs	r0, #0
 8006ee8:	e7fa      	b.n	8006ee0 <osDelay+0x20>
    stat = osErrorISR;
 8006eea:	f06f 0005 	mvn.w	r0, #5
 8006eee:	e7f7      	b.n	8006ee0 <osDelay+0x20>
 8006ef0:	f06f 0005 	mvn.w	r0, #5
 8006ef4:	e7f4      	b.n	8006ee0 <osDelay+0x20>
 8006ef6:	bf00      	nop
 8006ef8:	20009968 	.word	0x20009968

08006efc <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006efc:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006efe:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8006f02:	2e00      	cmp	r6, #0
 8006f04:	d140      	bne.n	8006f88 <osMutexNew+0x8c>
 8006f06:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f08:	f3ef 8310 	mrs	r3, PRIMASK
 8006f0c:	b913      	cbnz	r3, 8006f14 <osMutexNew+0x18>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006f0e:	f3ef 8311 	mrs	r3, BASEPRI
 8006f12:	b11b      	cbz	r3, 8006f1c <osMutexNew+0x20>
 8006f14:	4b20      	ldr	r3, [pc, #128]	; (8006f98 <osMutexNew+0x9c>)
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	2b02      	cmp	r3, #2
 8006f1a:	d038      	beq.n	8006f8e <osMutexNew+0x92>
    if (attr != NULL) {
 8006f1c:	b37c      	cbz	r4, 8006f7e <osMutexNew+0x82>
      type = attr->attr_bits;
 8006f1e:	6863      	ldr	r3, [r4, #4]
      rmtx = 1U;
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006f20:	f013 0f08 	tst.w	r3, #8
 8006f24:	d135      	bne.n	8006f92 <osMutexNew+0x96>
    if ((type & osMutexRecursive) == osMutexRecursive) {
 8006f26:	f003 0301 	and.w	r3, r3, #1
      rmtx = 1U;
 8006f2a:	461e      	mov	r6, r3
      mem = -1;

      if (attr != NULL) {
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006f2c:	68a1      	ldr	r1, [r4, #8]
 8006f2e:	b121      	cbz	r1, 8006f3a <osMutexNew+0x3e>
 8006f30:	68e2      	ldr	r2, [r4, #12]
 8006f32:	2a4f      	cmp	r2, #79	; 0x4f
 8006f34:	d80d      	bhi.n	8006f52 <osMutexNew+0x56>
osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006f36:	2500      	movs	r5, #0
 8006f38:	e027      	b.n	8006f8a <osMutexNew+0x8e>
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
        }
      }
      else {
        if (mem == 0) {
 8006f3a:	68e2      	ldr	r2, [r4, #12]
 8006f3c:	2a00      	cmp	r2, #0
 8006f3e:	d1fa      	bne.n	8006f36 <osMutexNew+0x3a>
          if (rmtx != 0U) {
 8006f40:	b1eb      	cbz	r3, 8006f7e <osMutexNew+0x82>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8006f42:	2004      	movs	r0, #4
 8006f44:	f000 fdae 	bl	8007aa4 <xQueueCreateMutex>
 8006f48:	4605      	mov	r5, r0
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8006f4a:	2d00      	cmp	r5, #0
 8006f4c:	d0f3      	beq.n	8006f36 <osMutexNew+0x3a>
        if (attr != NULL) {
 8006f4e:	b93c      	cbnz	r4, 8006f60 <osMutexNew+0x64>
 8006f50:	e007      	b.n	8006f62 <osMutexNew+0x66>
        if (rmtx != 0U) {
 8006f52:	b17b      	cbz	r3, 8006f74 <osMutexNew+0x78>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8006f54:	2004      	movs	r0, #4
 8006f56:	f000 fdb0 	bl	8007aba <xQueueCreateMutexStatic>
 8006f5a:	4605      	mov	r5, r0
      if (hMutex != NULL) {
 8006f5c:	2d00      	cmp	r5, #0
 8006f5e:	d0ea      	beq.n	8006f36 <osMutexNew+0x3a>
          name = attr->name;
 8006f60:	6824      	ldr	r4, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hMutex, name);
 8006f62:	4621      	mov	r1, r4
 8006f64:	4628      	mov	r0, r5
 8006f66:	f001 f8df 	bl	8008128 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006f6a:	b175      	cbz	r5, 8006f8a <osMutexNew+0x8e>
 8006f6c:	b16e      	cbz	r6, 8006f8a <osMutexNew+0x8e>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8006f6e:	f045 0501 	orr.w	r5, r5, #1
 8006f72:	e00a      	b.n	8006f8a <osMutexNew+0x8e>
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8006f74:	2001      	movs	r0, #1
 8006f76:	f000 fda0 	bl	8007aba <xQueueCreateMutexStatic>
 8006f7a:	4605      	mov	r5, r0
 8006f7c:	e7ee      	b.n	8006f5c <osMutexNew+0x60>
            hMutex = xSemaphoreCreateMutex ();
 8006f7e:	2001      	movs	r0, #1
 8006f80:	f000 fd90 	bl	8007aa4 <xQueueCreateMutex>
 8006f84:	4605      	mov	r5, r0
 8006f86:	e7e0      	b.n	8006f4a <osMutexNew+0x4e>
  hMutex = NULL;
 8006f88:	2500      	movs	r5, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8006f8a:	4628      	mov	r0, r5
 8006f8c:	bd70      	pop	{r4, r5, r6, pc}
  hMutex = NULL;
 8006f8e:	2500      	movs	r5, #0
 8006f90:	e7fb      	b.n	8006f8a <osMutexNew+0x8e>
 8006f92:	2500      	movs	r5, #0
  return ((osMutexId_t)hMutex);
 8006f94:	e7f9      	b.n	8006f8a <osMutexNew+0x8e>
 8006f96:	bf00      	nop
 8006f98:	20009968 	.word	0x20009968

08006f9c <osMutexAcquire>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f9c:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 8006fa0:	bb52      	cbnz	r2, 8006ff8 <osMutexAcquire+0x5c>
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8006fa2:	b510      	push	{r4, lr}
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	460c      	mov	r4, r1
 8006fa8:	f020 0001 	bic.w	r0, r0, #1
 8006fac:	f003 0301 	and.w	r3, r3, #1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006fb0:	f3ef 8210 	mrs	r2, PRIMASK
  if (IS_IRQ()) {
 8006fb4:	b912      	cbnz	r2, 8006fbc <osMutexAcquire+0x20>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006fb6:	f3ef 8211 	mrs	r2, BASEPRI
 8006fba:	b11a      	cbz	r2, 8006fc4 <osMutexAcquire+0x28>
 8006fbc:	4a15      	ldr	r2, [pc, #84]	; (8007014 <osMutexAcquire+0x78>)
 8006fbe:	6812      	ldr	r2, [r2, #0]
 8006fc0:	2a02      	cmp	r2, #2
 8006fc2:	d01c      	beq.n	8006ffe <osMutexAcquire+0x62>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8006fc4:	b1f0      	cbz	r0, 8007004 <osMutexAcquire+0x68>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8006fc6:	b15b      	cbz	r3, 8006fe0 <osMutexAcquire+0x44>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8006fc8:	4621      	mov	r1, r4
 8006fca:	f001 f80b 	bl	8007fe4 <xQueueTakeMutexRecursive>
 8006fce:	2801      	cmp	r0, #1
 8006fd0:	d01b      	beq.n	800700a <osMutexAcquire+0x6e>
        if (timeout != 0U) {
          stat = osErrorTimeout;
        } else {
          stat = osErrorResource;
 8006fd2:	2c00      	cmp	r4, #0
 8006fd4:	bf14      	ite	ne
 8006fd6:	f06f 0001 	mvnne.w	r0, #1
 8006fda:	f06f 0002 	mvneq.w	r0, #2
      }
    }
  }

  return (stat);
}
 8006fde:	bd10      	pop	{r4, pc}
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006fe0:	4621      	mov	r1, r4
 8006fe2:	f000 ff1f 	bl	8007e24 <xQueueSemaphoreTake>
 8006fe6:	2801      	cmp	r0, #1
 8006fe8:	d011      	beq.n	800700e <osMutexAcquire+0x72>
          stat = osErrorResource;
 8006fea:	2c00      	cmp	r4, #0
 8006fec:	bf14      	ite	ne
 8006fee:	f06f 0001 	mvnne.w	r0, #1
 8006ff2:	f06f 0002 	mvneq.w	r0, #2
 8006ff6:	e7f2      	b.n	8006fde <osMutexAcquire+0x42>
    stat = osErrorISR;
 8006ff8:	f06f 0005 	mvn.w	r0, #5
}
 8006ffc:	4770      	bx	lr
    stat = osErrorISR;
 8006ffe:	f06f 0005 	mvn.w	r0, #5
 8007002:	e7ec      	b.n	8006fde <osMutexAcquire+0x42>
    stat = osErrorParameter;
 8007004:	f06f 0003 	mvn.w	r0, #3
 8007008:	e7e9      	b.n	8006fde <osMutexAcquire+0x42>
  stat = osOK;
 800700a:	2000      	movs	r0, #0
 800700c:	e7e7      	b.n	8006fde <osMutexAcquire+0x42>
 800700e:	2000      	movs	r0, #0
 8007010:	e7e5      	b.n	8006fde <osMutexAcquire+0x42>
 8007012:	bf00      	nop
 8007014:	20009968 	.word	0x20009968

08007018 <osMutexRelease>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007018:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 800701c:	bb22      	cbnz	r2, 8007068 <osMutexRelease+0x50>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800701e:	b508      	push	{r3, lr}
 8007020:	4603      	mov	r3, r0
 8007022:	f020 0001 	bic.w	r0, r0, #1
 8007026:	f003 0301 	and.w	r3, r3, #1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800702a:	f3ef 8210 	mrs	r2, PRIMASK
  if (IS_IRQ()) {
 800702e:	b912      	cbnz	r2, 8007036 <osMutexRelease+0x1e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007030:	f3ef 8211 	mrs	r2, BASEPRI
 8007034:	b11a      	cbz	r2, 800703e <osMutexRelease+0x26>
 8007036:	4a11      	ldr	r2, [pc, #68]	; (800707c <osMutexRelease+0x64>)
 8007038:	6812      	ldr	r2, [r2, #0]
 800703a:	2a02      	cmp	r2, #2
 800703c:	d017      	beq.n	800706e <osMutexRelease+0x56>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 800703e:	b1c8      	cbz	r0, 8007074 <osMutexRelease+0x5c>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8007040:	b13b      	cbz	r3, 8007052 <osMutexRelease+0x3a>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8007042:	f000 fd49 	bl	8007ad8 <xQueueGiveMutexRecursive>
        stat = osErrorResource;
 8007046:	2801      	cmp	r0, #1
 8007048:	bf0c      	ite	eq
 800704a:	2000      	moveq	r0, #0
 800704c:	f06f 0002 	mvnne.w	r0, #2
      }
    }
  }

  return (stat);
}
 8007050:	bd08      	pop	{r3, pc}
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8007052:	2300      	movs	r3, #0
 8007054:	461a      	mov	r2, r3
 8007056:	4619      	mov	r1, r3
 8007058:	f000 fc48 	bl	80078ec <xQueueGenericSend>
        stat = osErrorResource;
 800705c:	2801      	cmp	r0, #1
 800705e:	bf0c      	ite	eq
 8007060:	2000      	moveq	r0, #0
 8007062:	f06f 0002 	mvnne.w	r0, #2
 8007066:	e7f3      	b.n	8007050 <osMutexRelease+0x38>
    stat = osErrorISR;
 8007068:	f06f 0005 	mvn.w	r0, #5
}
 800706c:	4770      	bx	lr
    stat = osErrorISR;
 800706e:	f06f 0005 	mvn.w	r0, #5
 8007072:	e7ed      	b.n	8007050 <osMutexRelease+0x38>
    stat = osErrorParameter;
 8007074:	f06f 0003 	mvn.w	r0, #3
 8007078:	e7ea      	b.n	8007050 <osMutexRelease+0x38>
 800707a:	bf00      	nop
 800707c:	20009968 	.word	0x20009968

08007080 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007080:	b570      	push	{r4, r5, r6, lr}
 8007082:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007084:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007088:	bbcb      	cbnz	r3, 80070fe <osSemaphoreNew+0x7e>
 800708a:	460e      	mov	r6, r1
 800708c:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800708e:	f3ef 8310 	mrs	r3, PRIMASK
 8007092:	b913      	cbnz	r3, 800709a <osSemaphoreNew+0x1a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007094:	f3ef 8311 	mrs	r3, BASEPRI
 8007098:	b11b      	cbz	r3, 80070a2 <osSemaphoreNew+0x22>
 800709a:	4b29      	ldr	r3, [pc, #164]	; (8007140 <osSemaphoreNew+0xc0>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	2b02      	cmp	r3, #2
 80070a0:	d031      	beq.n	8007106 <osSemaphoreNew+0x86>
 80070a2:	b390      	cbz	r0, 800710a <osSemaphoreNew+0x8a>
 80070a4:	42b0      	cmp	r0, r6
 80070a6:	d330      	bcc.n	800710a <osSemaphoreNew+0x8a>
    mem = -1;

    if (attr != NULL) {
 80070a8:	b38c      	cbz	r4, 800710e <osSemaphoreNew+0x8e>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80070aa:	68a5      	ldr	r5, [r4, #8]
 80070ac:	b125      	cbz	r5, 80070b8 <osSemaphoreNew+0x38>
 80070ae:	68e3      	ldr	r3, [r4, #12]
 80070b0:	2b4f      	cmp	r3, #79	; 0x4f
 80070b2:	d83b      	bhi.n	800712c <osSemaphoreNew+0xac>
  hSemaphore = NULL;
 80070b4:	2500      	movs	r5, #0
 80070b6:	e023      	b.n	8007100 <osSemaphoreNew+0x80>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80070b8:	68e3      	ldr	r3, [r4, #12]
 80070ba:	bb0b      	cbnz	r3, 8007100 <osSemaphoreNew+0x80>
    else {
      mem = 0;
    }

    if (mem != -1) {
      if (max_count == 1U) {
 80070bc:	2801      	cmp	r0, #1
 80070be:	d128      	bne.n	8007112 <osSemaphoreNew+0x92>
        if (mem == 1) {
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 80070c0:	2203      	movs	r2, #3
 80070c2:	2100      	movs	r1, #0
 80070c4:	2001      	movs	r0, #1
 80070c6:	f000 fb9a 	bl	80077fe <xQueueGenericCreate>
 80070ca:	4605      	mov	r5, r0
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80070cc:	b32d      	cbz	r5, 800711a <osSemaphoreNew+0x9a>
 80070ce:	b326      	cbz	r6, 800711a <osSemaphoreNew+0x9a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80070d0:	2300      	movs	r3, #0
 80070d2:	461a      	mov	r2, r3
 80070d4:	4619      	mov	r1, r3
 80070d6:	4628      	mov	r0, r5
 80070d8:	f000 fc08 	bl	80078ec <xQueueGenericSend>
 80070dc:	2801      	cmp	r0, #1
 80070de:	d01e      	beq.n	800711e <osSemaphoreNew+0x9e>
            vSemaphoreDelete (hSemaphore);
 80070e0:	4628      	mov	r0, r5
 80070e2:	f001 f84d 	bl	8008180 <vQueueDelete>
            hSemaphore = NULL;
 80070e6:	2500      	movs	r5, #0
 80070e8:	e00a      	b.n	8007100 <osSemaphoreNew+0x80>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80070ea:	2303      	movs	r3, #3
 80070ec:	9300      	str	r3, [sp, #0]
 80070ee:	462b      	mov	r3, r5
 80070f0:	2200      	movs	r2, #0
 80070f2:	4611      	mov	r1, r2
 80070f4:	2001      	movs	r0, #1
 80070f6:	f000 fb27 	bl	8007748 <xQueueGenericCreateStatic>
 80070fa:	4605      	mov	r5, r0
 80070fc:	e7e6      	b.n	80070cc <osSemaphoreNew+0x4c>
  hSemaphore = NULL;
 80070fe:	2500      	movs	r5, #0
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 8007100:	4628      	mov	r0, r5
 8007102:	b002      	add	sp, #8
 8007104:	bd70      	pop	{r4, r5, r6, pc}
  hSemaphore = NULL;
 8007106:	2500      	movs	r5, #0
 8007108:	e7fa      	b.n	8007100 <osSemaphoreNew+0x80>
 800710a:	2500      	movs	r5, #0
  return ((osSemaphoreId_t)hSemaphore);
 800710c:	e7f8      	b.n	8007100 <osSemaphoreNew+0x80>
      if (max_count == 1U) {
 800710e:	2801      	cmp	r0, #1
 8007110:	d0d6      	beq.n	80070c0 <osSemaphoreNew+0x40>
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007112:	4631      	mov	r1, r6
 8007114:	f000 fbc6 	bl	80078a4 <xQueueCreateCountingSemaphore>
 8007118:	4605      	mov	r5, r0
      if (hSemaphore != NULL) {
 800711a:	2d00      	cmp	r5, #0
 800711c:	d0f0      	beq.n	8007100 <osSemaphoreNew+0x80>
        if (attr != NULL) {
 800711e:	b104      	cbz	r4, 8007122 <osSemaphoreNew+0xa2>
          name = attr->name;
 8007120:	6824      	ldr	r4, [r4, #0]
        vQueueAddToRegistry (hSemaphore, name);
 8007122:	4621      	mov	r1, r4
 8007124:	4628      	mov	r0, r5
 8007126:	f000 ffff 	bl	8008128 <vQueueAddToRegistry>
 800712a:	e7e9      	b.n	8007100 <osSemaphoreNew+0x80>
      if (max_count == 1U) {
 800712c:	2801      	cmp	r0, #1
 800712e:	d0dc      	beq.n	80070ea <osSemaphoreNew+0x6a>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007130:	462a      	mov	r2, r5
 8007132:	4631      	mov	r1, r6
 8007134:	f000 fb8d 	bl	8007852 <xQueueCreateCountingSemaphoreStatic>
      if (hSemaphore != NULL) {
 8007138:	4605      	mov	r5, r0
 800713a:	2800      	cmp	r0, #0
 800713c:	d1f0      	bne.n	8007120 <osSemaphoreNew+0xa0>
 800713e:	e7df      	b.n	8007100 <osSemaphoreNew+0x80>
 8007140:	20009968 	.word	0x20009968

08007144 <osSemaphoreAcquire>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8007144:	b398      	cbz	r0, 80071ae <osSemaphoreAcquire+0x6a>
osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007146:	b530      	push	{r4, r5, lr}
 8007148:	b083      	sub	sp, #12
 800714a:	460c      	mov	r4, r1
 800714c:	4605      	mov	r5, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800714e:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 8007152:	b9b3      	cbnz	r3, 8007182 <osSemaphoreAcquire+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007154:	f3ef 8310 	mrs	r3, PRIMASK
 8007158:	b913      	cbnz	r3, 8007160 <osSemaphoreAcquire+0x1c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800715a:	f3ef 8311 	mrs	r3, BASEPRI
 800715e:	b11b      	cbz	r3, 8007168 <osSemaphoreAcquire+0x24>
 8007160:	4b18      	ldr	r3, [pc, #96]	; (80071c4 <osSemaphoreAcquire+0x80>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2b02      	cmp	r3, #2
 8007166:	d00c      	beq.n	8007182 <osSemaphoreAcquire+0x3e>
        portYIELD_FROM_ISR (yield);
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8007168:	4621      	mov	r1, r4
 800716a:	4628      	mov	r0, r5
 800716c:	f000 fe5a 	bl	8007e24 <xQueueSemaphoreTake>
 8007170:	2801      	cmp	r0, #1
 8007172:	d025      	beq.n	80071c0 <osSemaphoreAcquire+0x7c>
      if (timeout != 0U) {
        stat = osErrorTimeout;
      } else {
        stat = osErrorResource;
 8007174:	2c00      	cmp	r4, #0
 8007176:	bf14      	ite	ne
 8007178:	f06f 0001 	mvnne.w	r0, #1
 800717c:	f06f 0002 	mvneq.w	r0, #2
 8007180:	e013      	b.n	80071aa <osSemaphoreAcquire+0x66>
    if (timeout != 0U) {
 8007182:	b9bc      	cbnz	r4, 80071b4 <osSemaphoreAcquire+0x70>
      yield = pdFALSE;
 8007184:	2100      	movs	r1, #0
 8007186:	9101      	str	r1, [sp, #4]
      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8007188:	aa01      	add	r2, sp, #4
 800718a:	4628      	mov	r0, r5
 800718c:	f000 ff4e 	bl	800802c <xQueueReceiveFromISR>
 8007190:	2801      	cmp	r0, #1
 8007192:	d112      	bne.n	80071ba <osSemaphoreAcquire+0x76>
        portYIELD_FROM_ISR (yield);
 8007194:	9801      	ldr	r0, [sp, #4]
 8007196:	b140      	cbz	r0, 80071aa <osSemaphoreAcquire+0x66>
 8007198:	4b0b      	ldr	r3, [pc, #44]	; (80071c8 <osSemaphoreAcquire+0x84>)
 800719a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800719e:	601a      	str	r2, [r3, #0]
 80071a0:	f3bf 8f4f 	dsb	sy
 80071a4:	f3bf 8f6f 	isb	sy
  stat = osOK;
 80071a8:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80071aa:	b003      	add	sp, #12
 80071ac:	bd30      	pop	{r4, r5, pc}
    stat = osErrorParameter;
 80071ae:	f06f 0003 	mvn.w	r0, #3
}
 80071b2:	4770      	bx	lr
      stat = osErrorParameter;
 80071b4:	f06f 0003 	mvn.w	r0, #3
 80071b8:	e7f7      	b.n	80071aa <osSemaphoreAcquire+0x66>
        stat = osErrorResource;
 80071ba:	f06f 0002 	mvn.w	r0, #2
 80071be:	e7f4      	b.n	80071aa <osSemaphoreAcquire+0x66>
  stat = osOK;
 80071c0:	2000      	movs	r0, #0
 80071c2:	e7f2      	b.n	80071aa <osSemaphoreAcquire+0x66>
 80071c4:	20009968 	.word	0x20009968
 80071c8:	e000ed04 	.word	0xe000ed04

080071cc <osSemaphoreRelease>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 80071cc:	b388      	cbz	r0, 8007232 <osSemaphoreRelease+0x66>
osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80071ce:	b510      	push	{r4, lr}
 80071d0:	b082      	sub	sp, #8
 80071d2:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071d4:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 80071d8:	b9b3      	cbnz	r3, 8007208 <osSemaphoreRelease+0x3c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071da:	f3ef 8310 	mrs	r3, PRIMASK
 80071de:	b913      	cbnz	r3, 80071e6 <osSemaphoreRelease+0x1a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80071e0:	f3ef 8311 	mrs	r3, BASEPRI
 80071e4:	b11b      	cbz	r3, 80071ee <osSemaphoreRelease+0x22>
 80071e6:	4b16      	ldr	r3, [pc, #88]	; (8007240 <osSemaphoreRelease+0x74>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	2b02      	cmp	r3, #2
 80071ec:	d00c      	beq.n	8007208 <osSemaphoreRelease+0x3c>
    } else {
      portYIELD_FROM_ISR (yield);
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80071ee:	2300      	movs	r3, #0
 80071f0:	461a      	mov	r2, r3
 80071f2:	4619      	mov	r1, r3
 80071f4:	4620      	mov	r0, r4
 80071f6:	f000 fb79 	bl	80078ec <xQueueGenericSend>
      stat = osErrorResource;
 80071fa:	2801      	cmp	r0, #1
 80071fc:	bf0c      	ite	eq
 80071fe:	2000      	moveq	r0, #0
 8007200:	f06f 0002 	mvnne.w	r0, #2
    }
  }

  return (stat);
}
 8007204:	b002      	add	sp, #8
 8007206:	bd10      	pop	{r4, pc}
    yield = pdFALSE;
 8007208:	2300      	movs	r3, #0
 800720a:	9301      	str	r3, [sp, #4]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800720c:	a901      	add	r1, sp, #4
 800720e:	4620      	mov	r0, r4
 8007210:	f000 fcf1 	bl	8007bf6 <xQueueGiveFromISR>
 8007214:	2801      	cmp	r0, #1
 8007216:	d10f      	bne.n	8007238 <osSemaphoreRelease+0x6c>
      portYIELD_FROM_ISR (yield);
 8007218:	9801      	ldr	r0, [sp, #4]
 800721a:	2800      	cmp	r0, #0
 800721c:	d0f2      	beq.n	8007204 <osSemaphoreRelease+0x38>
 800721e:	4b09      	ldr	r3, [pc, #36]	; (8007244 <osSemaphoreRelease+0x78>)
 8007220:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007224:	601a      	str	r2, [r3, #0]
 8007226:	f3bf 8f4f 	dsb	sy
 800722a:	f3bf 8f6f 	isb	sy
  stat = osOK;
 800722e:	2000      	movs	r0, #0
 8007230:	e7e8      	b.n	8007204 <osSemaphoreRelease+0x38>
    stat = osErrorParameter;
 8007232:	f06f 0003 	mvn.w	r0, #3
}
 8007236:	4770      	bx	lr
      stat = osErrorResource;
 8007238:	f06f 0002 	mvn.w	r0, #2
 800723c:	e7e2      	b.n	8007204 <osSemaphoreRelease+0x38>
 800723e:	bf00      	nop
 8007240:	20009968 	.word	0x20009968
 8007244:	e000ed04 	.word	0xe000ed04

08007248 <osSemaphoreDelete>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007248:	f3ef 8305 	mrs	r3, IPSR
osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800724c:	b9a3      	cbnz	r3, 8007278 <osSemaphoreDelete+0x30>
osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800724e:	b510      	push	{r4, lr}
 8007250:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007252:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8007256:	b913      	cbnz	r3, 800725e <osSemaphoreDelete+0x16>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007258:	f3ef 8311 	mrs	r3, BASEPRI
 800725c:	b11b      	cbz	r3, 8007266 <osSemaphoreDelete+0x1e>
 800725e:	4b0b      	ldr	r3, [pc, #44]	; (800728c <osSemaphoreDelete+0x44>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	2b02      	cmp	r3, #2
 8007264:	d00b      	beq.n	800727e <osSemaphoreDelete+0x36>
    stat = osErrorISR;
  }
  else if (hSemaphore == NULL) {
 8007266:	b16c      	cbz	r4, 8007284 <osSemaphoreDelete+0x3c>
    stat = osErrorParameter;
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8007268:	4620      	mov	r0, r4
 800726a:	f000 ff73 	bl	8008154 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
    vSemaphoreDelete (hSemaphore);
 800726e:	4620      	mov	r0, r4
 8007270:	f000 ff86 	bl	8008180 <vQueueDelete>
    stat = osOK;
 8007274:	2000      	movs	r0, #0
#else
  stat = osError;
#endif

  return (stat);
}
 8007276:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8007278:	f06f 0005 	mvn.w	r0, #5
}
 800727c:	4770      	bx	lr
    stat = osErrorISR;
 800727e:	f06f 0005 	mvn.w	r0, #5
 8007282:	e7f8      	b.n	8007276 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8007284:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 8007288:	e7f5      	b.n	8007276 <osSemaphoreDelete+0x2e>
 800728a:	bf00      	nop
 800728c:	20009968 	.word	0x20009968

08007290 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007290:	b570      	push	{r4, r5, r6, lr}
 8007292:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007294:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007298:	2b00      	cmp	r3, #0
 800729a:	d139      	bne.n	8007310 <osMessageQueueNew+0x80>
 800729c:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800729e:	f3ef 8310 	mrs	r3, PRIMASK
 80072a2:	b913      	cbnz	r3, 80072aa <osMessageQueueNew+0x1a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80072a4:	f3ef 8311 	mrs	r3, BASEPRI
 80072a8:	b11b      	cbz	r3, 80072b2 <osMessageQueueNew+0x22>
 80072aa:	4b23      	ldr	r3, [pc, #140]	; (8007338 <osMessageQueueNew+0xa8>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b02      	cmp	r3, #2
 80072b0:	d032      	beq.n	8007318 <osMessageQueueNew+0x88>
 80072b2:	2800      	cmp	r0, #0
 80072b4:	d032      	beq.n	800731c <osMessageQueueNew+0x8c>
 80072b6:	b389      	cbz	r1, 800731c <osMessageQueueNew+0x8c>
    mem = -1;

    if (attr != NULL) {
 80072b8:	2c00      	cmp	r4, #0
 80072ba:	d035      	beq.n	8007328 <osMessageQueueNew+0x98>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80072bc:	68a5      	ldr	r5, [r4, #8]
 80072be:	b15d      	cbz	r5, 80072d8 <osMessageQueueNew+0x48>
 80072c0:	68e3      	ldr	r3, [r4, #12]
 80072c2:	2b4f      	cmp	r3, #79	; 0x4f
 80072c4:	d92c      	bls.n	8007320 <osMessageQueueNew+0x90>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80072c6:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80072c8:	b362      	cbz	r2, 8007324 <osMessageQueueNew+0x94>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80072ca:	fb01 f300 	mul.w	r3, r1, r0
 80072ce:	6966      	ldr	r6, [r4, #20]
 80072d0:	429e      	cmp	r6, r3
 80072d2:	d214      	bcs.n	80072fe <osMessageQueueNew+0x6e>
  hQueue = NULL;
 80072d4:	2500      	movs	r5, #0
 80072d6:	e01c      	b.n	8007312 <osMessageQueueNew+0x82>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80072d8:	68e3      	ldr	r3, [r4, #12]
 80072da:	b9d3      	cbnz	r3, 8007312 <osMessageQueueNew+0x82>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80072dc:	6922      	ldr	r2, [r4, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80072de:	b9c2      	cbnz	r2, 8007312 <osMessageQueueNew+0x82>

    if (mem == 1) {
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
    }
    else {
      if (mem == 0) {
 80072e0:	6963      	ldr	r3, [r4, #20]
 80072e2:	b953      	cbnz	r3, 80072fa <osMessageQueueNew+0x6a>
        hQueue = xQueueCreate (msg_count, msg_size);
 80072e4:	2200      	movs	r2, #0
 80072e6:	f000 fa8a 	bl	80077fe <xQueueGenericCreate>
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80072ea:	4605      	mov	r5, r0
 80072ec:	b188      	cbz	r0, 8007312 <osMessageQueueNew+0x82>
      if (attr != NULL) {
        name = attr->name;
 80072ee:	6824      	ldr	r4, [r4, #0]
      } else {
        name = NULL;
      }
      vQueueAddToRegistry (hQueue, name);
 80072f0:	4621      	mov	r1, r4
 80072f2:	4628      	mov	r0, r5
 80072f4:	f000 ff18 	bl	8008128 <vQueueAddToRegistry>
 80072f8:	e00b      	b.n	8007312 <osMessageQueueNew+0x82>
  hQueue = NULL;
 80072fa:	4615      	mov	r5, r2
 80072fc:	e009      	b.n	8007312 <osMessageQueueNew+0x82>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80072fe:	2300      	movs	r3, #0
 8007300:	9300      	str	r3, [sp, #0]
 8007302:	462b      	mov	r3, r5
 8007304:	f000 fa20 	bl	8007748 <xQueueGenericCreateStatic>
    if (hQueue != NULL) {
 8007308:	4605      	mov	r5, r0
 800730a:	2800      	cmp	r0, #0
 800730c:	d1ef      	bne.n	80072ee <osMessageQueueNew+0x5e>
 800730e:	e000      	b.n	8007312 <osMessageQueueNew+0x82>
  hQueue = NULL;
 8007310:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 8007312:	4628      	mov	r0, r5
 8007314:	b002      	add	sp, #8
 8007316:	bd70      	pop	{r4, r5, r6, pc}
  hQueue = NULL;
 8007318:	2500      	movs	r5, #0
 800731a:	e7fa      	b.n	8007312 <osMessageQueueNew+0x82>
 800731c:	2500      	movs	r5, #0
 800731e:	e7f8      	b.n	8007312 <osMessageQueueNew+0x82>
 8007320:	2500      	movs	r5, #0
 8007322:	e7f6      	b.n	8007312 <osMessageQueueNew+0x82>
 8007324:	4615      	mov	r5, r2
  return ((osMessageQueueId_t)hQueue);
 8007326:	e7f4      	b.n	8007312 <osMessageQueueNew+0x82>
        hQueue = xQueueCreate (msg_count, msg_size);
 8007328:	2200      	movs	r2, #0
 800732a:	f000 fa68 	bl	80077fe <xQueueGenericCreate>
    if (hQueue != NULL) {
 800732e:	4605      	mov	r5, r0
 8007330:	2800      	cmp	r0, #0
 8007332:	d0ee      	beq.n	8007312 <osMessageQueueNew+0x82>
 8007334:	e7dc      	b.n	80072f0 <osMessageQueueNew+0x60>
 8007336:	bf00      	nop
 8007338:	20009968 	.word	0x20009968

0800733c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800733c:	b510      	push	{r4, lr}
 800733e:	b082      	sub	sp, #8
 8007340:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007342:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8007346:	b9c3      	cbnz	r3, 800737a <osMessageQueuePut+0x3e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007348:	f3ef 8310 	mrs	r3, PRIMASK
 800734c:	b913      	cbnz	r3, 8007354 <osMessageQueuePut+0x18>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800734e:	f3ef 8311 	mrs	r3, BASEPRI
 8007352:	b11b      	cbz	r3, 800735c <osMessageQueuePut+0x20>
 8007354:	4b1c      	ldr	r3, [pc, #112]	; (80073c8 <osMessageQueuePut+0x8c>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2b02      	cmp	r3, #2
 800735a:	d00e      	beq.n	800737a <osMessageQueuePut+0x3e>
        portYIELD_FROM_ISR (yield);
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800735c:	b378      	cbz	r0, 80073be <osMessageQueuePut+0x82>
 800735e:	b371      	cbz	r1, 80073be <osMessageQueuePut+0x82>
      stat = osErrorParameter;
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007360:	2300      	movs	r3, #0
 8007362:	4622      	mov	r2, r4
 8007364:	f000 fac2 	bl	80078ec <xQueueGenericSend>
 8007368:	2801      	cmp	r0, #1
 800736a:	d02b      	beq.n	80073c4 <osMessageQueuePut+0x88>
        if (timeout != 0U) {
          stat = osErrorTimeout;
        } else {
          stat = osErrorResource;
 800736c:	2c00      	cmp	r4, #0
 800736e:	bf14      	ite	ne
 8007370:	f06f 0001 	mvnne.w	r0, #1
 8007374:	f06f 0002 	mvneq.w	r0, #2
 8007378:	e019      	b.n	80073ae <osMessageQueuePut+0x72>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800737a:	3c00      	subs	r4, #0
 800737c:	bf18      	it	ne
 800737e:	2401      	movne	r4, #1
 8007380:	2900      	cmp	r1, #0
 8007382:	bf08      	it	eq
 8007384:	2401      	moveq	r4, #1
 8007386:	b9a4      	cbnz	r4, 80073b2 <osMessageQueuePut+0x76>
 8007388:	b198      	cbz	r0, 80073b2 <osMessageQueuePut+0x76>
      yield = pdFALSE;
 800738a:	2300      	movs	r3, #0
 800738c:	9301      	str	r3, [sp, #4]
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800738e:	aa01      	add	r2, sp, #4
 8007390:	f000 fbc4 	bl	8007b1c <xQueueGenericSendFromISR>
 8007394:	2801      	cmp	r0, #1
 8007396:	d10f      	bne.n	80073b8 <osMessageQueuePut+0x7c>
        portYIELD_FROM_ISR (yield);
 8007398:	9801      	ldr	r0, [sp, #4]
 800739a:	b140      	cbz	r0, 80073ae <osMessageQueuePut+0x72>
 800739c:	4b0b      	ldr	r3, [pc, #44]	; (80073cc <osMessageQueuePut+0x90>)
 800739e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073a2:	601a      	str	r2, [r3, #0]
 80073a4:	f3bf 8f4f 	dsb	sy
 80073a8:	f3bf 8f6f 	isb	sy
  stat = osOK;
 80073ac:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80073ae:	b002      	add	sp, #8
 80073b0:	bd10      	pop	{r4, pc}
      stat = osErrorParameter;
 80073b2:	f06f 0003 	mvn.w	r0, #3
 80073b6:	e7fa      	b.n	80073ae <osMessageQueuePut+0x72>
        stat = osErrorResource;
 80073b8:	f06f 0002 	mvn.w	r0, #2
 80073bc:	e7f7      	b.n	80073ae <osMessageQueuePut+0x72>
      stat = osErrorParameter;
 80073be:	f06f 0003 	mvn.w	r0, #3
 80073c2:	e7f4      	b.n	80073ae <osMessageQueuePut+0x72>
  stat = osOK;
 80073c4:	2000      	movs	r0, #0
 80073c6:	e7f2      	b.n	80073ae <osMessageQueuePut+0x72>
 80073c8:	20009968 	.word	0x20009968
 80073cc:	e000ed04 	.word	0xe000ed04

080073d0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80073d0:	b510      	push	{r4, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073d6:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 80073da:	b9bb      	cbnz	r3, 800740c <osMessageQueueGet+0x3c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073dc:	f3ef 8310 	mrs	r3, PRIMASK
 80073e0:	b913      	cbnz	r3, 80073e8 <osMessageQueueGet+0x18>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80073e2:	f3ef 8311 	mrs	r3, BASEPRI
 80073e6:	b11b      	cbz	r3, 80073f0 <osMessageQueueGet+0x20>
 80073e8:	4b1c      	ldr	r3, [pc, #112]	; (800745c <osMessageQueueGet+0x8c>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2b02      	cmp	r3, #2
 80073ee:	d00d      	beq.n	800740c <osMessageQueueGet+0x3c>
        portYIELD_FROM_ISR (yield);
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80073f0:	b370      	cbz	r0, 8007450 <osMessageQueueGet+0x80>
 80073f2:	b369      	cbz	r1, 8007450 <osMessageQueueGet+0x80>
      stat = osErrorParameter;
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80073f4:	4622      	mov	r2, r4
 80073f6:	f000 fc5d 	bl	8007cb4 <xQueueReceive>
 80073fa:	2801      	cmp	r0, #1
 80073fc:	d02b      	beq.n	8007456 <osMessageQueueGet+0x86>
        if (timeout != 0U) {
          stat = osErrorTimeout;
        } else {
          stat = osErrorResource;
 80073fe:	2c00      	cmp	r4, #0
 8007400:	bf14      	ite	ne
 8007402:	f06f 0001 	mvnne.w	r0, #1
 8007406:	f06f 0002 	mvneq.w	r0, #2
 800740a:	e019      	b.n	8007440 <osMessageQueueGet+0x70>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800740c:	3c00      	subs	r4, #0
 800740e:	bf18      	it	ne
 8007410:	2401      	movne	r4, #1
 8007412:	2900      	cmp	r1, #0
 8007414:	bf08      	it	eq
 8007416:	2401      	moveq	r4, #1
 8007418:	b9a4      	cbnz	r4, 8007444 <osMessageQueueGet+0x74>
 800741a:	b198      	cbz	r0, 8007444 <osMessageQueueGet+0x74>
      yield = pdFALSE;
 800741c:	2300      	movs	r3, #0
 800741e:	9301      	str	r3, [sp, #4]
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007420:	aa01      	add	r2, sp, #4
 8007422:	f000 fe03 	bl	800802c <xQueueReceiveFromISR>
 8007426:	2801      	cmp	r0, #1
 8007428:	d10f      	bne.n	800744a <osMessageQueueGet+0x7a>
        portYIELD_FROM_ISR (yield);
 800742a:	9801      	ldr	r0, [sp, #4]
 800742c:	b140      	cbz	r0, 8007440 <osMessageQueueGet+0x70>
 800742e:	4b0c      	ldr	r3, [pc, #48]	; (8007460 <osMessageQueueGet+0x90>)
 8007430:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007434:	601a      	str	r2, [r3, #0]
 8007436:	f3bf 8f4f 	dsb	sy
 800743a:	f3bf 8f6f 	isb	sy
  stat = osOK;
 800743e:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8007440:	b002      	add	sp, #8
 8007442:	bd10      	pop	{r4, pc}
      stat = osErrorParameter;
 8007444:	f06f 0003 	mvn.w	r0, #3
 8007448:	e7fa      	b.n	8007440 <osMessageQueueGet+0x70>
        stat = osErrorResource;
 800744a:	f06f 0002 	mvn.w	r0, #2
 800744e:	e7f7      	b.n	8007440 <osMessageQueueGet+0x70>
      stat = osErrorParameter;
 8007450:	f06f 0003 	mvn.w	r0, #3
 8007454:	e7f4      	b.n	8007440 <osMessageQueueGet+0x70>
  stat = osOK;
 8007456:	2000      	movs	r0, #0
 8007458:	e7f2      	b.n	8007440 <osMessageQueueGet+0x70>
 800745a:	bf00      	nop
 800745c:	20009968 	.word	0x20009968
 8007460:	e000ed04 	.word	0xe000ed04

08007464 <osMessageQueueGetCount>:

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
  UBaseType_t count;

  if (hQueue == NULL) {
 8007464:	b1b0      	cbz	r0, 8007494 <osMessageQueueGetCount+0x30>
uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8007466:	b508      	push	{r3, lr}
 8007468:	4603      	mov	r3, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800746a:	f3ef 8205 	mrs	r2, IPSR
    count = 0U;
  }
  else if (IS_IRQ()) {
 800746e:	b96a      	cbnz	r2, 800748c <osMessageQueueGetCount+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007470:	f3ef 8210 	mrs	r2, PRIMASK
 8007474:	b912      	cbnz	r2, 800747c <osMessageQueueGetCount+0x18>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007476:	f3ef 8211 	mrs	r2, BASEPRI
 800747a:	b11a      	cbz	r2, 8007484 <osMessageQueueGetCount+0x20>
 800747c:	4a06      	ldr	r2, [pc, #24]	; (8007498 <osMessageQueueGetCount+0x34>)
 800747e:	6812      	ldr	r2, [r2, #0]
 8007480:	2a02      	cmp	r2, #2
 8007482:	d003      	beq.n	800748c <osMessageQueueGetCount+0x28>
    count = uxQueueMessagesWaitingFromISR (hQueue);
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8007484:	4618      	mov	r0, r3
 8007486:	f000 fe2b 	bl	80080e0 <uxQueueMessagesWaiting>
 800748a:	e002      	b.n	8007492 <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 800748c:	4618      	mov	r0, r3
 800748e:	f000 fe3c 	bl	800810a <uxQueueMessagesWaitingFromISR>
  }

  return ((uint32_t)count);
}
 8007492:	bd08      	pop	{r3, pc}
    count = 0U;
 8007494:	2000      	movs	r0, #0
}
 8007496:	4770      	bx	lr
 8007498:	20009968 	.word	0x20009968

0800749c <osMessageQueueDelete>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800749c:	f3ef 8305 	mrs	r3, IPSR
osStatus_t osMessageQueueDelete (osMessageQueueId_t mq_id) {
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 80074a0:	b9a3      	cbnz	r3, 80074cc <osMessageQueueDelete+0x30>
osStatus_t osMessageQueueDelete (osMessageQueueId_t mq_id) {
 80074a2:	b510      	push	{r4, lr}
 80074a4:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074a6:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 80074aa:	b913      	cbnz	r3, 80074b2 <osMessageQueueDelete+0x16>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80074ac:	f3ef 8311 	mrs	r3, BASEPRI
 80074b0:	b11b      	cbz	r3, 80074ba <osMessageQueueDelete+0x1e>
 80074b2:	4b0b      	ldr	r3, [pc, #44]	; (80074e0 <osMessageQueueDelete+0x44>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	2b02      	cmp	r3, #2
 80074b8:	d00b      	beq.n	80074d2 <osMessageQueueDelete+0x36>
    stat = osErrorISR;
  }
  else if (hQueue == NULL) {
 80074ba:	b16c      	cbz	r4, 80074d8 <osMessageQueueDelete+0x3c>
    stat = osErrorParameter;
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hQueue);
 80074bc:	4620      	mov	r0, r4
 80074be:	f000 fe49 	bl	8008154 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
    vQueueDelete (hQueue);
 80074c2:	4620      	mov	r0, r4
 80074c4:	f000 fe5c 	bl	8008180 <vQueueDelete>
    stat = osOK;
 80074c8:	2000      	movs	r0, #0
#else
  stat = osError;
#endif

  return (stat);
}
 80074ca:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 80074cc:	f06f 0005 	mvn.w	r0, #5
}
 80074d0:	4770      	bx	lr
    stat = osErrorISR;
 80074d2:	f06f 0005 	mvn.w	r0, #5
 80074d6:	e7f8      	b.n	80074ca <osMessageQueueDelete+0x2e>
    stat = osErrorParameter;
 80074d8:	f06f 0003 	mvn.w	r0, #3
  return (stat);
 80074dc:	e7f5      	b.n	80074ca <osMessageQueueDelete+0x2e>
 80074de:	bf00      	nop
 80074e0:	20009968 	.word	0x20009968

080074e4 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80074e4:	4b03      	ldr	r3, [pc, #12]	; (80074f4 <vApplicationGetIdleTaskMemory+0x10>)
 80074e6:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80074e8:	4b03      	ldr	r3, [pc, #12]	; (80074f8 <vApplicationGetIdleTaskMemory+0x14>)
 80074ea:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80074ec:	2380      	movs	r3, #128	; 0x80
 80074ee:	6013      	str	r3, [r2, #0]
}
 80074f0:	4770      	bx	lr
 80074f2:	bf00      	nop
 80074f4:	200098ac 	.word	0x200098ac
 80074f8:	200096ac 	.word	0x200096ac

080074fc <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80074fc:	4b03      	ldr	r3, [pc, #12]	; (800750c <vApplicationGetTimerTaskMemory+0x10>)
 80074fe:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007500:	4b03      	ldr	r3, [pc, #12]	; (8007510 <vApplicationGetTimerTaskMemory+0x14>)
 8007502:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007504:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007508:	6013      	str	r3, [r2, #0]
}
 800750a:	4770      	bx	lr
 800750c:	20009d6c 	.word	0x20009d6c
 8007510:	2000996c 	.word	0x2000996c

08007514 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007514:	f100 0308 	add.w	r3, r0, #8
 8007518:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800751a:	f04f 32ff 	mov.w	r2, #4294967295
 800751e:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007520:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007522:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007524:	2300      	movs	r3, #0
 8007526:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007528:	4770      	bx	lr

0800752a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800752a:	2300      	movs	r3, #0
 800752c:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800752e:	4770      	bx	lr

08007530 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8007530:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007532:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007534:	689a      	ldr	r2, [r3, #8]
 8007536:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007538:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800753a:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800753c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800753e:	6803      	ldr	r3, [r0, #0]
 8007540:	3301      	adds	r3, #1
 8007542:	6003      	str	r3, [r0, #0]
}
 8007544:	4770      	bx	lr

08007546 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007546:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007548:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800754a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800754e:	d011      	beq.n	8007574 <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007550:	f100 0308 	add.w	r3, r0, #8
 8007554:	461c      	mov	r4, r3
 8007556:	685b      	ldr	r3, [r3, #4]
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	42aa      	cmp	r2, r5
 800755c:	d9fa      	bls.n	8007554 <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800755e:	6863      	ldr	r3, [r4, #4]
 8007560:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007562:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007564:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8007566:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007568:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800756a:	6803      	ldr	r3, [r0, #0]
 800756c:	3301      	adds	r3, #1
 800756e:	6003      	str	r3, [r0, #0]
}
 8007570:	bc30      	pop	{r4, r5}
 8007572:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 8007574:	6904      	ldr	r4, [r0, #16]
 8007576:	e7f2      	b.n	800755e <vListInsert+0x18>

08007578 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007578:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800757a:	6841      	ldr	r1, [r0, #4]
 800757c:	6882      	ldr	r2, [r0, #8]
 800757e:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007580:	6841      	ldr	r1, [r0, #4]
 8007582:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007584:	685a      	ldr	r2, [r3, #4]
 8007586:	4282      	cmp	r2, r0
 8007588:	d006      	beq.n	8007598 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800758a:	2200      	movs	r2, #0
 800758c:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	3a01      	subs	r2, #1
 8007592:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007594:	6818      	ldr	r0, [r3, #0]
}
 8007596:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007598:	6882      	ldr	r2, [r0, #8]
 800759a:	605a      	str	r2, [r3, #4]
 800759c:	e7f5      	b.n	800758a <uxListRemove+0x12>

0800759e <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800759e:	b510      	push	{r4, lr}
 80075a0:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80075a2:	f001 feaf 	bl	8009304 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80075a6:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80075a8:	f001 fed2 	bl	8009350 <vPortExitCritical>

	return xReturn;
}
 80075ac:	fab4 f084 	clz	r0, r4
 80075b0:	0940      	lsrs	r0, r0, #5
 80075b2:	bd10      	pop	{r4, pc}

080075b4 <prvCopyDataToQueue>:
{
 80075b4:	b570      	push	{r4, r5, r6, lr}
 80075b6:	4604      	mov	r4, r0
 80075b8:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80075ba:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80075bc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80075be:	b95a      	cbnz	r2, 80075d8 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80075c0:	6803      	ldr	r3, [r0, #0]
 80075c2:	b11b      	cbz	r3, 80075cc <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 80075c4:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80075c6:	3601      	adds	r6, #1
 80075c8:	63a6      	str	r6, [r4, #56]	; 0x38
}
 80075ca:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80075cc:	6880      	ldr	r0, [r0, #8]
 80075ce:	f001 fb59 	bl	8008c84 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80075d2:	2300      	movs	r3, #0
 80075d4:	60a3      	str	r3, [r4, #8]
 80075d6:	e7f6      	b.n	80075c6 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 80075d8:	b96d      	cbnz	r5, 80075f6 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80075da:	6840      	ldr	r0, [r0, #4]
 80075dc:	f00b f847 	bl	801266e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80075e0:	6863      	ldr	r3, [r4, #4]
 80075e2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80075e4:	4413      	add	r3, r2
 80075e6:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80075e8:	68a2      	ldr	r2, [r4, #8]
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d319      	bcc.n	8007622 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80075ee:	6823      	ldr	r3, [r4, #0]
 80075f0:	6063      	str	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 80075f2:	4628      	mov	r0, r5
 80075f4:	e7e7      	b.n	80075c6 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80075f6:	68c0      	ldr	r0, [r0, #12]
 80075f8:	f00b f839 	bl	801266e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80075fc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80075fe:	4251      	negs	r1, r2
 8007600:	68e3      	ldr	r3, [r4, #12]
 8007602:	1a9b      	subs	r3, r3, r2
 8007604:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007606:	6822      	ldr	r2, [r4, #0]
 8007608:	4293      	cmp	r3, r2
 800760a:	d202      	bcs.n	8007612 <prvCopyDataToQueue+0x5e>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800760c:	68a3      	ldr	r3, [r4, #8]
 800760e:	440b      	add	r3, r1
 8007610:	60e3      	str	r3, [r4, #12]
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007612:	b10e      	cbz	r6, 8007618 <prvCopyDataToQueue+0x64>
 8007614:	2d02      	cmp	r5, #2
 8007616:	d001      	beq.n	800761c <prvCopyDataToQueue+0x68>
BaseType_t xReturn = pdFALSE;
 8007618:	2000      	movs	r0, #0
 800761a:	e7d4      	b.n	80075c6 <prvCopyDataToQueue+0x12>
				--uxMessagesWaiting;
 800761c:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
 800761e:	2000      	movs	r0, #0
 8007620:	e7d1      	b.n	80075c6 <prvCopyDataToQueue+0x12>
 8007622:	4628      	mov	r0, r5
 8007624:	e7cf      	b.n	80075c6 <prvCopyDataToQueue+0x12>

08007626 <prvCopyDataFromQueue>:
{
 8007626:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007628:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800762a:	b16a      	cbz	r2, 8007648 <prvCopyDataFromQueue+0x22>
{
 800762c:	b510      	push	{r4, lr}
 800762e:	4608      	mov	r0, r1
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007630:	68d9      	ldr	r1, [r3, #12]
 8007632:	4411      	add	r1, r2
 8007634:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007636:	689c      	ldr	r4, [r3, #8]
 8007638:	42a1      	cmp	r1, r4
 800763a:	d301      	bcc.n	8007640 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800763c:	6819      	ldr	r1, [r3, #0]
 800763e:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007640:	68d9      	ldr	r1, [r3, #12]
 8007642:	f00b f814 	bl	801266e <memcpy>
}
 8007646:	bd10      	pop	{r4, pc}
 8007648:	4770      	bx	lr

0800764a <prvUnlockQueue>:
{
 800764a:	b570      	push	{r4, r5, r6, lr}
 800764c:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 800764e:	f001 fe59 	bl	8009304 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8007652:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 8007656:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007658:	2c00      	cmp	r4, #0
 800765a:	dd0f      	ble.n	800767c <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800765c:	f105 0624 	add.w	r6, r5, #36	; 0x24
 8007660:	e004      	b.n	800766c <prvUnlockQueue+0x22>
						vTaskMissedYield();
 8007662:	f001 faa9 	bl	8008bb8 <vTaskMissedYield>
			--cTxLock;
 8007666:	3c01      	subs	r4, #1
 8007668:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800766a:	b13c      	cbz	r4, 800767c <prvUnlockQueue+0x32>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800766c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800766e:	b12b      	cbz	r3, 800767c <prvUnlockQueue+0x32>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007670:	4630      	mov	r0, r6
 8007672:	f001 fa07 	bl	8008a84 <xTaskRemoveFromEventList>
 8007676:	2800      	cmp	r0, #0
 8007678:	d0f5      	beq.n	8007666 <prvUnlockQueue+0x1c>
 800767a:	e7f2      	b.n	8007662 <prvUnlockQueue+0x18>
		pxQueue->cTxLock = queueUNLOCKED;
 800767c:	23ff      	movs	r3, #255	; 0xff
 800767e:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 8007682:	f001 fe65 	bl	8009350 <vPortExitCritical>
	taskENTER_CRITICAL();
 8007686:	f001 fe3d 	bl	8009304 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800768a:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 800768e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007690:	2c00      	cmp	r4, #0
 8007692:	dd0f      	ble.n	80076b4 <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007694:	f105 0610 	add.w	r6, r5, #16
 8007698:	e004      	b.n	80076a4 <prvUnlockQueue+0x5a>
					vTaskMissedYield();
 800769a:	f001 fa8d 	bl	8008bb8 <vTaskMissedYield>
				--cRxLock;
 800769e:	3c01      	subs	r4, #1
 80076a0:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80076a2:	b13c      	cbz	r4, 80076b4 <prvUnlockQueue+0x6a>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076a4:	692b      	ldr	r3, [r5, #16]
 80076a6:	b12b      	cbz	r3, 80076b4 <prvUnlockQueue+0x6a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80076a8:	4630      	mov	r0, r6
 80076aa:	f001 f9eb 	bl	8008a84 <xTaskRemoveFromEventList>
 80076ae:	2800      	cmp	r0, #0
 80076b0:	d0f5      	beq.n	800769e <prvUnlockQueue+0x54>
 80076b2:	e7f2      	b.n	800769a <prvUnlockQueue+0x50>
		pxQueue->cRxLock = queueUNLOCKED;
 80076b4:	23ff      	movs	r3, #255	; 0xff
 80076b6:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 80076ba:	f001 fe49 	bl	8009350 <vPortExitCritical>
}
 80076be:	bd70      	pop	{r4, r5, r6, pc}

080076c0 <xQueueGenericReset>:
{
 80076c0:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 80076c2:	b1e0      	cbz	r0, 80076fe <xQueueGenericReset+0x3e>
 80076c4:	460d      	mov	r5, r1
 80076c6:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80076c8:	f001 fe1c 	bl	8009304 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80076cc:	6822      	ldr	r2, [r4, #0]
 80076ce:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80076d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80076d2:	fb03 f301 	mul.w	r3, r3, r1
 80076d6:	18d0      	adds	r0, r2, r3
 80076d8:	60a0      	str	r0, [r4, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80076da:	2000      	movs	r0, #0
 80076dc:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80076de:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80076e0:	1a5b      	subs	r3, r3, r1
 80076e2:	4413      	add	r3, r2
 80076e4:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80076e6:	23ff      	movs	r3, #255	; 0xff
 80076e8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80076ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 80076f0:	b9fd      	cbnz	r5, 8007732 <xQueueGenericReset+0x72>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80076f2:	6923      	ldr	r3, [r4, #16]
 80076f4:	b973      	cbnz	r3, 8007714 <xQueueGenericReset+0x54>
	taskEXIT_CRITICAL();
 80076f6:	f001 fe2b 	bl	8009350 <vPortExitCritical>
}
 80076fa:	2001      	movs	r0, #1
 80076fc:	bd38      	pop	{r3, r4, r5, pc}

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80076fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007702:	b672      	cpsid	i
 8007704:	f383 8811 	msr	BASEPRI, r3
 8007708:	f3bf 8f6f 	isb	sy
 800770c:	f3bf 8f4f 	dsb	sy
 8007710:	b662      	cpsie	i
	configASSERT( pxQueue );
 8007712:	e7fe      	b.n	8007712 <xQueueGenericReset+0x52>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007714:	f104 0010 	add.w	r0, r4, #16
 8007718:	f001 f9b4 	bl	8008a84 <xTaskRemoveFromEventList>
 800771c:	2800      	cmp	r0, #0
 800771e:	d0ea      	beq.n	80076f6 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
 8007720:	4b08      	ldr	r3, [pc, #32]	; (8007744 <xQueueGenericReset+0x84>)
 8007722:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007726:	601a      	str	r2, [r3, #0]
 8007728:	f3bf 8f4f 	dsb	sy
 800772c:	f3bf 8f6f 	isb	sy
 8007730:	e7e1      	b.n	80076f6 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007732:	f104 0010 	add.w	r0, r4, #16
 8007736:	f7ff feed 	bl	8007514 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800773a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800773e:	f7ff fee9 	bl	8007514 <vListInitialise>
 8007742:	e7d8      	b.n	80076f6 <xQueueGenericReset+0x36>
 8007744:	e000ed04 	.word	0xe000ed04

08007748 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007748:	b950      	cbnz	r0, 8007760 <xQueueGenericCreateStatic+0x18>
 800774a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800774e:	b672      	cpsid	i
 8007750:	f383 8811 	msr	BASEPRI, r3
 8007754:	f3bf 8f6f 	isb	sy
 8007758:	f3bf 8f4f 	dsb	sy
 800775c:	b662      	cpsie	i
 800775e:	e7fe      	b.n	800775e <xQueueGenericCreateStatic+0x16>
	{
 8007760:	b510      	push	{r4, lr}
 8007762:	b082      	sub	sp, #8
 8007764:	461c      	mov	r4, r3
 8007766:	4603      	mov	r3, r0
		configASSERT( pxStaticQueue != NULL );
 8007768:	b164      	cbz	r4, 8007784 <xQueueGenericCreateStatic+0x3c>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800776a:	b1b2      	cbz	r2, 800779a <xQueueGenericCreateStatic+0x52>
 800776c:	b9a9      	cbnz	r1, 800779a <xQueueGenericCreateStatic+0x52>
 800776e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007772:	b672      	cpsid	i
 8007774:	f383 8811 	msr	BASEPRI, r3
 8007778:	f3bf 8f6f 	isb	sy
 800777c:	f3bf 8f4f 	dsb	sy
 8007780:	b662      	cpsie	i
 8007782:	e7fe      	b.n	8007782 <xQueueGenericCreateStatic+0x3a>
 8007784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007788:	b672      	cpsid	i
 800778a:	f383 8811 	msr	BASEPRI, r3
 800778e:	f3bf 8f6f 	isb	sy
 8007792:	f3bf 8f4f 	dsb	sy
 8007796:	b662      	cpsie	i
		configASSERT( pxStaticQueue != NULL );
 8007798:	e7fe      	b.n	8007798 <xQueueGenericCreateStatic+0x50>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800779a:	b95a      	cbnz	r2, 80077b4 <xQueueGenericCreateStatic+0x6c>
 800779c:	b151      	cbz	r1, 80077b4 <xQueueGenericCreateStatic+0x6c>
 800779e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077a2:	b672      	cpsid	i
 80077a4:	f383 8811 	msr	BASEPRI, r3
 80077a8:	f3bf 8f6f 	isb	sy
 80077ac:	f3bf 8f4f 	dsb	sy
 80077b0:	b662      	cpsie	i
 80077b2:	e7fe      	b.n	80077b2 <xQueueGenericCreateStatic+0x6a>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80077b4:	2050      	movs	r0, #80	; 0x50
 80077b6:	9001      	str	r0, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80077b8:	9801      	ldr	r0, [sp, #4]
 80077ba:	2850      	cmp	r0, #80	; 0x50
 80077bc:	d00a      	beq.n	80077d4 <xQueueGenericCreateStatic+0x8c>
 80077be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077c2:	b672      	cpsid	i
 80077c4:	f383 8811 	msr	BASEPRI, r3
 80077c8:	f3bf 8f6f 	isb	sy
 80077cc:	f3bf 8f4f 	dsb	sy
 80077d0:	b662      	cpsie	i
 80077d2:	e7fe      	b.n	80077d2 <xQueueGenericCreateStatic+0x8a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80077d4:	9801      	ldr	r0, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80077d6:	2001      	movs	r0, #1
 80077d8:	f884 0046 	strb.w	r0, [r4, #70]	; 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80077dc:	2900      	cmp	r1, #0
 80077de:	bf08      	it	eq
 80077e0:	4622      	moveq	r2, r4
 80077e2:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80077e4:	63e3      	str	r3, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80077e6:	6421      	str	r1, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80077e8:	4601      	mov	r1, r0
 80077ea:	4620      	mov	r0, r4
 80077ec:	f7ff ff68 	bl	80076c0 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 80077f0:	f89d 3010 	ldrb.w	r3, [sp, #16]
 80077f4:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
	}
 80077f8:	4620      	mov	r0, r4
 80077fa:	b002      	add	sp, #8
 80077fc:	bd10      	pop	{r4, pc}

080077fe <xQueueGenericCreate>:
	{
 80077fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007800:	b950      	cbnz	r0, 8007818 <xQueueGenericCreate+0x1a>
 8007802:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007806:	b672      	cpsid	i
 8007808:	f383 8811 	msr	BASEPRI, r3
 800780c:	f3bf 8f6f 	isb	sy
 8007810:	f3bf 8f4f 	dsb	sy
 8007814:	b662      	cpsie	i
 8007816:	e7fe      	b.n	8007816 <xQueueGenericCreate+0x18>
 8007818:	460d      	mov	r5, r1
 800781a:	4616      	mov	r6, r2
 800781c:	4607      	mov	r7, r0
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800781e:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007822:	3050      	adds	r0, #80	; 0x50
 8007824:	f001 feda 	bl	80095dc <pvPortMalloc>
		if( pxNewQueue != NULL )
 8007828:	4604      	mov	r4, r0
 800782a:	b180      	cbz	r0, 800784e <xQueueGenericCreate+0x50>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800782c:	2300      	movs	r3, #0
 800782e:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 8007832:	b115      	cbz	r5, 800783a <xQueueGenericCreate+0x3c>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007834:	f100 0350 	add.w	r3, r0, #80	; 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007838:	e000      	b.n	800783c <xQueueGenericCreate+0x3e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800783a:	4603      	mov	r3, r0
 800783c:	6023      	str	r3, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 800783e:	63e7      	str	r7, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007840:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007842:	2101      	movs	r1, #1
 8007844:	4620      	mov	r0, r4
 8007846:	f7ff ff3b 	bl	80076c0 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 800784a:	f884 604c 	strb.w	r6, [r4, #76]	; 0x4c
	}
 800784e:	4620      	mov	r0, r4
 8007850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007852 <xQueueCreateCountingSemaphoreStatic>:
	{
 8007852:	b530      	push	{r4, r5, lr}
 8007854:	b083      	sub	sp, #12
		configASSERT( uxMaxCount != 0 );
 8007856:	b950      	cbnz	r0, 800786e <xQueueCreateCountingSemaphoreStatic+0x1c>
 8007858:	f04f 0350 	mov.w	r3, #80	; 0x50
 800785c:	b672      	cpsid	i
 800785e:	f383 8811 	msr	BASEPRI, r3
 8007862:	f3bf 8f6f 	isb	sy
 8007866:	f3bf 8f4f 	dsb	sy
 800786a:	b662      	cpsie	i
 800786c:	e7fe      	b.n	800786c <xQueueCreateCountingSemaphoreStatic+0x1a>
 800786e:	460c      	mov	r4, r1
 8007870:	4613      	mov	r3, r2
		configASSERT( uxInitialCount <= uxMaxCount );
 8007872:	4288      	cmp	r0, r1
 8007874:	d20a      	bcs.n	800788c <xQueueCreateCountingSemaphoreStatic+0x3a>
 8007876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800787a:	b672      	cpsid	i
 800787c:	f383 8811 	msr	BASEPRI, r3
 8007880:	f3bf 8f6f 	isb	sy
 8007884:	f3bf 8f4f 	dsb	sy
 8007888:	b662      	cpsie	i
 800788a:	e7fe      	b.n	800788a <xQueueCreateCountingSemaphoreStatic+0x38>
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800788c:	2202      	movs	r2, #2
 800788e:	9200      	str	r2, [sp, #0]
 8007890:	2200      	movs	r2, #0
 8007892:	4611      	mov	r1, r2
 8007894:	f7ff ff58 	bl	8007748 <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 8007898:	4603      	mov	r3, r0
 800789a:	b100      	cbz	r0, 800789e <xQueueCreateCountingSemaphoreStatic+0x4c>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800789c:	6384      	str	r4, [r0, #56]	; 0x38
	}
 800789e:	4618      	mov	r0, r3
 80078a0:	b003      	add	sp, #12
 80078a2:	bd30      	pop	{r4, r5, pc}

080078a4 <xQueueCreateCountingSemaphore>:
		configASSERT( uxMaxCount != 0 );
 80078a4:	b950      	cbnz	r0, 80078bc <xQueueCreateCountingSemaphore+0x18>
 80078a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078aa:	b672      	cpsid	i
 80078ac:	f383 8811 	msr	BASEPRI, r3
 80078b0:	f3bf 8f6f 	isb	sy
 80078b4:	f3bf 8f4f 	dsb	sy
 80078b8:	b662      	cpsie	i
 80078ba:	e7fe      	b.n	80078ba <xQueueCreateCountingSemaphore+0x16>
	{
 80078bc:	b510      	push	{r4, lr}
 80078be:	460c      	mov	r4, r1
		configASSERT( uxInitialCount <= uxMaxCount );
 80078c0:	4288      	cmp	r0, r1
 80078c2:	d20a      	bcs.n	80078da <xQueueCreateCountingSemaphore+0x36>
 80078c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c8:	b672      	cpsid	i
 80078ca:	f383 8811 	msr	BASEPRI, r3
 80078ce:	f3bf 8f6f 	isb	sy
 80078d2:	f3bf 8f4f 	dsb	sy
 80078d6:	b662      	cpsie	i
 80078d8:	e7fe      	b.n	80078d8 <xQueueCreateCountingSemaphore+0x34>
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80078da:	2202      	movs	r2, #2
 80078dc:	2100      	movs	r1, #0
 80078de:	f7ff ff8e 	bl	80077fe <xQueueGenericCreate>
		if( xHandle != NULL )
 80078e2:	4603      	mov	r3, r0
 80078e4:	b100      	cbz	r0, 80078e8 <xQueueCreateCountingSemaphore+0x44>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80078e6:	6384      	str	r4, [r0, #56]	; 0x38
	}
 80078e8:	4618      	mov	r0, r3
 80078ea:	bd10      	pop	{r4, pc}

080078ec <xQueueGenericSend>:
{
 80078ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078f0:	b084      	sub	sp, #16
 80078f2:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 80078f4:	b198      	cbz	r0, 800791e <xQueueGenericSend+0x32>
 80078f6:	460e      	mov	r6, r1
 80078f8:	461d      	mov	r5, r3
 80078fa:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80078fc:	b1d1      	cbz	r1, 8007934 <xQueueGenericSend+0x48>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80078fe:	2d02      	cmp	r5, #2
 8007900:	d126      	bne.n	8007950 <xQueueGenericSend+0x64>
 8007902:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007904:	2b01      	cmp	r3, #1
 8007906:	d023      	beq.n	8007950 <xQueueGenericSend+0x64>
 8007908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800790c:	b672      	cpsid	i
 800790e:	f383 8811 	msr	BASEPRI, r3
 8007912:	f3bf 8f6f 	isb	sy
 8007916:	f3bf 8f4f 	dsb	sy
 800791a:	b662      	cpsie	i
 800791c:	e7fe      	b.n	800791c <xQueueGenericSend+0x30>
 800791e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007922:	b672      	cpsid	i
 8007924:	f383 8811 	msr	BASEPRI, r3
 8007928:	f3bf 8f6f 	isb	sy
 800792c:	f3bf 8f4f 	dsb	sy
 8007930:	b662      	cpsie	i
	configASSERT( pxQueue );
 8007932:	e7fe      	b.n	8007932 <xQueueGenericSend+0x46>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007934:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007936:	2b00      	cmp	r3, #0
 8007938:	d0e1      	beq.n	80078fe <xQueueGenericSend+0x12>
 800793a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800793e:	b672      	cpsid	i
 8007940:	f383 8811 	msr	BASEPRI, r3
 8007944:	f3bf 8f6f 	isb	sy
 8007948:	f3bf 8f4f 	dsb	sy
 800794c:	b662      	cpsie	i
 800794e:	e7fe      	b.n	800794e <xQueueGenericSend+0x62>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007950:	f001 f93e 	bl	8008bd0 <xTaskGetSchedulerState>
 8007954:	b960      	cbnz	r0, 8007970 <xQueueGenericSend+0x84>
 8007956:	9b01      	ldr	r3, [sp, #4]
 8007958:	b183      	cbz	r3, 800797c <xQueueGenericSend+0x90>
 800795a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800795e:	b672      	cpsid	i
 8007960:	f383 8811 	msr	BASEPRI, r3
 8007964:	f3bf 8f6f 	isb	sy
 8007968:	f3bf 8f4f 	dsb	sy
 800796c:	b662      	cpsie	i
 800796e:	e7fe      	b.n	800796e <xQueueGenericSend+0x82>
 8007970:	2700      	movs	r7, #0
		prvLockQueue( pxQueue );
 8007972:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8007976:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8007a88 <xQueueGenericSend+0x19c>
 800797a:	e03a      	b.n	80079f2 <xQueueGenericSend+0x106>
 800797c:	2700      	movs	r7, #0
 800797e:	e7f8      	b.n	8007972 <xQueueGenericSend+0x86>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007980:	462a      	mov	r2, r5
 8007982:	4631      	mov	r1, r6
 8007984:	4620      	mov	r0, r4
 8007986:	f7ff fe15 	bl	80075b4 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800798a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800798c:	b972      	cbnz	r2, 80079ac <xQueueGenericSend+0xc0>
					else if( xYieldRequired != pdFALSE )
 800798e:	b138      	cbz	r0, 80079a0 <xQueueGenericSend+0xb4>
						queueYIELD_IF_USING_PREEMPTION();
 8007990:	4b3d      	ldr	r3, [pc, #244]	; (8007a88 <xQueueGenericSend+0x19c>)
 8007992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007996:	601a      	str	r2, [r3, #0]
 8007998:	f3bf 8f4f 	dsb	sy
 800799c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80079a0:	f001 fcd6 	bl	8009350 <vPortExitCritical>
				return pdPASS;
 80079a4:	2001      	movs	r0, #1
}
 80079a6:	b004      	add	sp, #16
 80079a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079ac:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80079b0:	f001 f868 	bl	8008a84 <xTaskRemoveFromEventList>
 80079b4:	2800      	cmp	r0, #0
 80079b6:	d0f3      	beq.n	80079a0 <xQueueGenericSend+0xb4>
							queueYIELD_IF_USING_PREEMPTION();
 80079b8:	4b33      	ldr	r3, [pc, #204]	; (8007a88 <xQueueGenericSend+0x19c>)
 80079ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079be:	601a      	str	r2, [r3, #0]
 80079c0:	f3bf 8f4f 	dsb	sy
 80079c4:	f3bf 8f6f 	isb	sy
 80079c8:	e7ea      	b.n	80079a0 <xQueueGenericSend+0xb4>
					taskEXIT_CRITICAL();
 80079ca:	f001 fcc1 	bl	8009350 <vPortExitCritical>
					return errQUEUE_FULL;
 80079ce:	2000      	movs	r0, #0
 80079d0:	e7e9      	b.n	80079a6 <xQueueGenericSend+0xba>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80079d2:	a802      	add	r0, sp, #8
 80079d4:	f001 f89e 	bl	8008b14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80079d8:	e018      	b.n	8007a0c <xQueueGenericSend+0x120>
		prvLockQueue( pxQueue );
 80079da:	f884 8044 	strb.w	r8, [r4, #68]	; 0x44
 80079de:	e021      	b.n	8007a24 <xQueueGenericSend+0x138>
 80079e0:	f884 8045 	strb.w	r8, [r4, #69]	; 0x45
 80079e4:	e024      	b.n	8007a30 <xQueueGenericSend+0x144>
				prvUnlockQueue( pxQueue );
 80079e6:	4620      	mov	r0, r4
 80079e8:	f7ff fe2f 	bl	800764a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80079ec:	f000 ff0c 	bl	8008808 <xTaskResumeAll>
 80079f0:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 80079f2:	f001 fc87 	bl	8009304 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80079f6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80079f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d3c0      	bcc.n	8007980 <xQueueGenericSend+0x94>
 80079fe:	2d02      	cmp	r5, #2
 8007a00:	d0be      	beq.n	8007980 <xQueueGenericSend+0x94>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a02:	9b01      	ldr	r3, [sp, #4]
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d0e0      	beq.n	80079ca <xQueueGenericSend+0xde>
				else if( xEntryTimeSet == pdFALSE )
 8007a08:	2f00      	cmp	r7, #0
 8007a0a:	d0e2      	beq.n	80079d2 <xQueueGenericSend+0xe6>
		taskEXIT_CRITICAL();
 8007a0c:	f001 fca0 	bl	8009350 <vPortExitCritical>
		vTaskSuspendAll();
 8007a10:	f000 fe4a 	bl	80086a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a14:	f001 fc76 	bl	8009304 <vPortEnterCritical>
 8007a18:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007a1c:	b25b      	sxtb	r3, r3
 8007a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a22:	d0da      	beq.n	80079da <xQueueGenericSend+0xee>
 8007a24:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007a28:	b25b      	sxtb	r3, r3
 8007a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a2e:	d0d7      	beq.n	80079e0 <xQueueGenericSend+0xf4>
 8007a30:	f001 fc8e 	bl	8009350 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a34:	a901      	add	r1, sp, #4
 8007a36:	a802      	add	r0, sp, #8
 8007a38:	f001 f878 	bl	8008b2c <xTaskCheckForTimeOut>
 8007a3c:	b9e8      	cbnz	r0, 8007a7a <xQueueGenericSend+0x18e>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a3e:	f001 fc61 	bl	8009304 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a42:	f8d4 a038 	ldr.w	sl, [r4, #56]	; 0x38
 8007a46:	6be7      	ldr	r7, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8007a48:	f001 fc82 	bl	8009350 <vPortExitCritical>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007a4c:	45ba      	cmp	sl, r7
 8007a4e:	d1ca      	bne.n	80079e6 <xQueueGenericSend+0xfa>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007a50:	9901      	ldr	r1, [sp, #4]
 8007a52:	f104 0010 	add.w	r0, r4, #16
 8007a56:	f000 ffdb 	bl	8008a10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	f7ff fdf5 	bl	800764a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007a60:	f000 fed2 	bl	8008808 <xTaskResumeAll>
 8007a64:	2800      	cmp	r0, #0
 8007a66:	d1c3      	bne.n	80079f0 <xQueueGenericSend+0x104>
					portYIELD_WITHIN_API();
 8007a68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007a6c:	f8c9 3000 	str.w	r3, [r9]
 8007a70:	f3bf 8f4f 	dsb	sy
 8007a74:	f3bf 8f6f 	isb	sy
 8007a78:	e7ba      	b.n	80079f0 <xQueueGenericSend+0x104>
			prvUnlockQueue( pxQueue );
 8007a7a:	4620      	mov	r0, r4
 8007a7c:	f7ff fde5 	bl	800764a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007a80:	f000 fec2 	bl	8008808 <xTaskResumeAll>
			return errQUEUE_FULL;
 8007a84:	2000      	movs	r0, #0
 8007a86:	e78e      	b.n	80079a6 <xQueueGenericSend+0xba>
 8007a88:	e000ed04 	.word	0xe000ed04

08007a8c <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 8007a8c:	b148      	cbz	r0, 8007aa2 <prvInitialiseMutex+0x16>
	{
 8007a8e:	b510      	push	{r4, lr}
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007a90:	2100      	movs	r1, #0
 8007a92:	6081      	str	r1, [r0, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007a94:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007a96:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007a98:	460b      	mov	r3, r1
 8007a9a:	460a      	mov	r2, r1
 8007a9c:	f7ff ff26 	bl	80078ec <xQueueGenericSend>
	}
 8007aa0:	bd10      	pop	{r4, pc}
 8007aa2:	4770      	bx	lr

08007aa4 <xQueueCreateMutex>:
	{
 8007aa4:	b510      	push	{r4, lr}
 8007aa6:	4602      	mov	r2, r0
		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007aa8:	2100      	movs	r1, #0
 8007aaa:	2001      	movs	r0, #1
 8007aac:	f7ff fea7 	bl	80077fe <xQueueGenericCreate>
 8007ab0:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007ab2:	f7ff ffeb 	bl	8007a8c <prvInitialiseMutex>
	}
 8007ab6:	4620      	mov	r0, r4
 8007ab8:	bd10      	pop	{r4, pc}

08007aba <xQueueCreateMutexStatic>:
	{
 8007aba:	b510      	push	{r4, lr}
 8007abc:	b082      	sub	sp, #8
 8007abe:	460b      	mov	r3, r1
		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007ac0:	9000      	str	r0, [sp, #0]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	4611      	mov	r1, r2
 8007ac6:	2001      	movs	r0, #1
 8007ac8:	f7ff fe3e 	bl	8007748 <xQueueGenericCreateStatic>
 8007acc:	4604      	mov	r4, r0
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007ace:	f7ff ffdd 	bl	8007a8c <prvInitialiseMutex>
	}
 8007ad2:	4620      	mov	r0, r4
 8007ad4:	b002      	add	sp, #8
 8007ad6:	bd10      	pop	{r4, pc}

08007ad8 <xQueueGiveMutexRecursive>:
	{
 8007ad8:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 8007ada:	b138      	cbz	r0, 8007aec <xQueueGiveMutexRecursive+0x14>
 8007adc:	4604      	mov	r4, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007ade:	6885      	ldr	r5, [r0, #8]
 8007ae0:	f001 f870 	bl	8008bc4 <xTaskGetCurrentTaskHandle>
 8007ae4:	4285      	cmp	r5, r0
 8007ae6:	d00c      	beq.n	8007b02 <xQueueGiveMutexRecursive+0x2a>
			xReturn = pdFAIL;
 8007ae8:	2000      	movs	r0, #0
	}
 8007aea:	bd38      	pop	{r3, r4, r5, pc}
 8007aec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007af0:	b672      	cpsid	i
 8007af2:	f383 8811 	msr	BASEPRI, r3
 8007af6:	f3bf 8f6f 	isb	sy
 8007afa:	f3bf 8f4f 	dsb	sy
 8007afe:	b662      	cpsie	i
		configASSERT( pxMutex );
 8007b00:	e7fe      	b.n	8007b00 <xQueueGiveMutexRecursive+0x28>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007b02:	68e3      	ldr	r3, [r4, #12]
 8007b04:	3b01      	subs	r3, #1
 8007b06:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8007b08:	b10b      	cbz	r3, 8007b0e <xQueueGiveMutexRecursive+0x36>
			xReturn = pdPASS;
 8007b0a:	2001      	movs	r0, #1
		return xReturn;
 8007b0c:	e7ed      	b.n	8007aea <xQueueGiveMutexRecursive+0x12>
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007b0e:	461a      	mov	r2, r3
 8007b10:	4619      	mov	r1, r3
 8007b12:	4620      	mov	r0, r4
 8007b14:	f7ff feea 	bl	80078ec <xQueueGenericSend>
			xReturn = pdPASS;
 8007b18:	2001      	movs	r0, #1
 8007b1a:	e7e6      	b.n	8007aea <xQueueGiveMutexRecursive+0x12>

08007b1c <xQueueGenericSendFromISR>:
{
 8007b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8007b20:	b1a0      	cbz	r0, 8007b4c <xQueueGenericSendFromISR+0x30>
 8007b22:	4689      	mov	r9, r1
 8007b24:	4690      	mov	r8, r2
 8007b26:	461f      	mov	r7, r3
 8007b28:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b2a:	b1d1      	cbz	r1, 8007b62 <xQueueGenericSendFromISR+0x46>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b2c:	2f02      	cmp	r7, #2
 8007b2e:	d126      	bne.n	8007b7e <xQueueGenericSendFromISR+0x62>
 8007b30:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d023      	beq.n	8007b7e <xQueueGenericSendFromISR+0x62>
 8007b36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b3a:	b672      	cpsid	i
 8007b3c:	f383 8811 	msr	BASEPRI, r3
 8007b40:	f3bf 8f6f 	isb	sy
 8007b44:	f3bf 8f4f 	dsb	sy
 8007b48:	b662      	cpsie	i
 8007b4a:	e7fe      	b.n	8007b4a <xQueueGenericSendFromISR+0x2e>
 8007b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b50:	b672      	cpsid	i
 8007b52:	f383 8811 	msr	BASEPRI, r3
 8007b56:	f3bf 8f6f 	isb	sy
 8007b5a:	f3bf 8f4f 	dsb	sy
 8007b5e:	b662      	cpsie	i
	configASSERT( pxQueue );
 8007b60:	e7fe      	b.n	8007b60 <xQueueGenericSendFromISR+0x44>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b62:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d0e1      	beq.n	8007b2c <xQueueGenericSendFromISR+0x10>
 8007b68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b6c:	b672      	cpsid	i
 8007b6e:	f383 8811 	msr	BASEPRI, r3
 8007b72:	f3bf 8f6f 	isb	sy
 8007b76:	f3bf 8f4f 	dsb	sy
 8007b7a:	b662      	cpsie	i
 8007b7c:	e7fe      	b.n	8007b7c <xQueueGenericSendFromISR+0x60>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b7e:	f001 fccf 	bl	8009520 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007b82:	f3ef 8611 	mrs	r6, BASEPRI
 8007b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b8a:	b672      	cpsid	i
 8007b8c:	f383 8811 	msr	BASEPRI, r3
 8007b90:	f3bf 8f6f 	isb	sy
 8007b94:	f3bf 8f4f 	dsb	sy
 8007b98:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b9a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007b9c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007b9e:	429a      	cmp	r2, r3
 8007ba0:	d306      	bcc.n	8007bb0 <xQueueGenericSendFromISR+0x94>
 8007ba2:	2f02      	cmp	r7, #2
 8007ba4:	d004      	beq.n	8007bb0 <xQueueGenericSendFromISR+0x94>
			xReturn = errQUEUE_FULL;
 8007ba6:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007ba8:	f386 8811 	msr	BASEPRI, r6
}
 8007bac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
 8007bb0:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8007bb4:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007bb6:	463a      	mov	r2, r7
 8007bb8:	4649      	mov	r1, r9
 8007bba:	4620      	mov	r0, r4
 8007bbc:	f7ff fcfa 	bl	80075b4 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8007bc0:	f1b5 3fff 	cmp.w	r5, #4294967295
 8007bc4:	d005      	beq.n	8007bd2 <xQueueGenericSendFromISR+0xb6>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007bc6:	1c6b      	adds	r3, r5, #1
 8007bc8:	b25b      	sxtb	r3, r3
 8007bca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 8007bce:	2001      	movs	r0, #1
 8007bd0:	e7ea      	b.n	8007ba8 <xQueueGenericSendFromISR+0x8c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007bd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bd4:	b90b      	cbnz	r3, 8007bda <xQueueGenericSendFromISR+0xbe>
			xReturn = pdPASS;
 8007bd6:	2001      	movs	r0, #1
 8007bd8:	e7e6      	b.n	8007ba8 <xQueueGenericSendFromISR+0x8c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bda:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007bde:	f000 ff51 	bl	8008a84 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8007be2:	f1b8 0f00 	cmp.w	r8, #0
 8007be6:	d004      	beq.n	8007bf2 <xQueueGenericSendFromISR+0xd6>
 8007be8:	b118      	cbz	r0, 8007bf2 <xQueueGenericSendFromISR+0xd6>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007bea:	2001      	movs	r0, #1
 8007bec:	f8c8 0000 	str.w	r0, [r8]
 8007bf0:	e7da      	b.n	8007ba8 <xQueueGenericSendFromISR+0x8c>
			xReturn = pdPASS;
 8007bf2:	2001      	movs	r0, #1
 8007bf4:	e7d8      	b.n	8007ba8 <xQueueGenericSendFromISR+0x8c>

08007bf6 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8007bf6:	b178      	cbz	r0, 8007c18 <xQueueGiveFromISR+0x22>
{
 8007bf8:	b570      	push	{r4, r5, r6, lr}
 8007bfa:	460e      	mov	r6, r1
 8007bfc:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8007bfe:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007c00:	b1ab      	cbz	r3, 8007c2e <xQueueGiveFromISR+0x38>
	__asm volatile
 8007c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c06:	b672      	cpsid	i
 8007c08:	f383 8811 	msr	BASEPRI, r3
 8007c0c:	f3bf 8f6f 	isb	sy
 8007c10:	f3bf 8f4f 	dsb	sy
 8007c14:	b662      	cpsie	i
 8007c16:	e7fe      	b.n	8007c16 <xQueueGiveFromISR+0x20>
 8007c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c1c:	b672      	cpsid	i
 8007c1e:	f383 8811 	msr	BASEPRI, r3
 8007c22:	f3bf 8f6f 	isb	sy
 8007c26:	f3bf 8f4f 	dsb	sy
 8007c2a:	b662      	cpsie	i
	configASSERT( pxQueue );
 8007c2c:	e7fe      	b.n	8007c2c <xQueueGiveFromISR+0x36>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007c2e:	6803      	ldr	r3, [r0, #0]
 8007c30:	b1fb      	cbz	r3, 8007c72 <xQueueGiveFromISR+0x7c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007c32:	f001 fc75 	bl	8009520 <vPortValidateInterruptPriority>
	__asm volatile
 8007c36:	f3ef 8511 	mrs	r5, BASEPRI
 8007c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c3e:	b672      	cpsid	i
 8007c40:	f383 8811 	msr	BASEPRI, r3
 8007c44:	f3bf 8f6f 	isb	sy
 8007c48:	f3bf 8f4f 	dsb	sy
 8007c4c:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c4e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007c50:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d928      	bls.n	8007ca8 <xQueueGiveFromISR+0xb2>
			const int8_t cTxLock = pxQueue->cTxLock;
 8007c56:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007c5a:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007c5c:	3201      	adds	r2, #1
 8007c5e:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8007c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c64:	d013      	beq.n	8007c8e <xQueueGiveFromISR+0x98>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007c66:	3301      	adds	r3, #1
 8007c68:	b25b      	sxtb	r3, r3
 8007c6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 8007c6e:	2001      	movs	r0, #1
 8007c70:	e01b      	b.n	8007caa <xQueueGiveFromISR+0xb4>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007c72:	6883      	ldr	r3, [r0, #8]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d0dc      	beq.n	8007c32 <xQueueGiveFromISR+0x3c>
	__asm volatile
 8007c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c7c:	b672      	cpsid	i
 8007c7e:	f383 8811 	msr	BASEPRI, r3
 8007c82:	f3bf 8f6f 	isb	sy
 8007c86:	f3bf 8f4f 	dsb	sy
 8007c8a:	b662      	cpsie	i
 8007c8c:	e7fe      	b.n	8007c8c <xQueueGiveFromISR+0x96>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c90:	b90b      	cbnz	r3, 8007c96 <xQueueGiveFromISR+0xa0>
			xReturn = pdPASS;
 8007c92:	2001      	movs	r0, #1
 8007c94:	e009      	b.n	8007caa <xQueueGiveFromISR+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c96:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007c9a:	f000 fef3 	bl	8008a84 <xTaskRemoveFromEventList>
							if( pxHigherPriorityTaskWoken != NULL )
 8007c9e:	b13e      	cbz	r6, 8007cb0 <xQueueGiveFromISR+0xba>
 8007ca0:	b130      	cbz	r0, 8007cb0 <xQueueGiveFromISR+0xba>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007ca2:	2001      	movs	r0, #1
 8007ca4:	6030      	str	r0, [r6, #0]
 8007ca6:	e000      	b.n	8007caa <xQueueGiveFromISR+0xb4>
			xReturn = errQUEUE_FULL;
 8007ca8:	2000      	movs	r0, #0
	__asm volatile
 8007caa:	f385 8811 	msr	BASEPRI, r5
}
 8007cae:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdPASS;
 8007cb0:	2001      	movs	r0, #1
 8007cb2:	e7fa      	b.n	8007caa <xQueueGiveFromISR+0xb4>

08007cb4 <xQueueReceive>:
{
 8007cb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007cb8:	b085      	sub	sp, #20
 8007cba:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8007cbc:	b190      	cbz	r0, 8007ce4 <xQueueReceive+0x30>
 8007cbe:	460e      	mov	r6, r1
 8007cc0:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cc2:	b1d1      	cbz	r1, 8007cfa <xQueueReceive+0x46>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007cc4:	f000 ff84 	bl	8008bd0 <xTaskGetSchedulerState>
 8007cc8:	bb28      	cbnz	r0, 8007d16 <xQueueReceive+0x62>
 8007cca:	9b01      	ldr	r3, [sp, #4]
 8007ccc:	b34b      	cbz	r3, 8007d22 <xQueueReceive+0x6e>
	__asm volatile
 8007cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd2:	b672      	cpsid	i
 8007cd4:	f383 8811 	msr	BASEPRI, r3
 8007cd8:	f3bf 8f6f 	isb	sy
 8007cdc:	f3bf 8f4f 	dsb	sy
 8007ce0:	b662      	cpsie	i
 8007ce2:	e7fe      	b.n	8007ce2 <xQueueReceive+0x2e>
 8007ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ce8:	b672      	cpsid	i
 8007cea:	f383 8811 	msr	BASEPRI, r3
 8007cee:	f3bf 8f6f 	isb	sy
 8007cf2:	f3bf 8f4f 	dsb	sy
 8007cf6:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 8007cf8:	e7fe      	b.n	8007cf8 <xQueueReceive+0x44>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007cfa:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d0e1      	beq.n	8007cc4 <xQueueReceive+0x10>
 8007d00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d04:	b672      	cpsid	i
 8007d06:	f383 8811 	msr	BASEPRI, r3
 8007d0a:	f3bf 8f6f 	isb	sy
 8007d0e:	f3bf 8f4f 	dsb	sy
 8007d12:	b662      	cpsie	i
 8007d14:	e7fe      	b.n	8007d14 <xQueueReceive+0x60>
 8007d16:	2700      	movs	r7, #0
		prvLockQueue( pxQueue );
 8007d18:	f04f 0800 	mov.w	r8, #0
					portYIELD_WITHIN_API();
 8007d1c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8007e20 <xQueueReceive+0x16c>
 8007d20:	e03d      	b.n	8007d9e <xQueueReceive+0xea>
 8007d22:	2700      	movs	r7, #0
 8007d24:	e7f8      	b.n	8007d18 <xQueueReceive+0x64>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007d26:	4631      	mov	r1, r6
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f7ff fc7c 	bl	8007626 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007d2e:	3d01      	subs	r5, #1
 8007d30:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d32:	6923      	ldr	r3, [r4, #16]
 8007d34:	b92b      	cbnz	r3, 8007d42 <xQueueReceive+0x8e>
				taskEXIT_CRITICAL();
 8007d36:	f001 fb0b 	bl	8009350 <vPortExitCritical>
				return pdPASS;
 8007d3a:	2001      	movs	r0, #1
}
 8007d3c:	b005      	add	sp, #20
 8007d3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d42:	f104 0010 	add.w	r0, r4, #16
 8007d46:	f000 fe9d 	bl	8008a84 <xTaskRemoveFromEventList>
 8007d4a:	2800      	cmp	r0, #0
 8007d4c:	d0f3      	beq.n	8007d36 <xQueueReceive+0x82>
						queueYIELD_IF_USING_PREEMPTION();
 8007d4e:	4b34      	ldr	r3, [pc, #208]	; (8007e20 <xQueueReceive+0x16c>)
 8007d50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d54:	601a      	str	r2, [r3, #0]
 8007d56:	f3bf 8f4f 	dsb	sy
 8007d5a:	f3bf 8f6f 	isb	sy
 8007d5e:	e7ea      	b.n	8007d36 <xQueueReceive+0x82>
					taskEXIT_CRITICAL();
 8007d60:	f001 faf6 	bl	8009350 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8007d64:	2000      	movs	r0, #0
 8007d66:	e7e9      	b.n	8007d3c <xQueueReceive+0x88>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d68:	a802      	add	r0, sp, #8
 8007d6a:	f000 fed3 	bl	8008b14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d6e:	e020      	b.n	8007db2 <xQueueReceive+0xfe>
		prvLockQueue( pxQueue );
 8007d70:	f884 8044 	strb.w	r8, [r4, #68]	; 0x44
 8007d74:	e029      	b.n	8007dca <xQueueReceive+0x116>
 8007d76:	f884 8045 	strb.w	r8, [r4, #69]	; 0x45
 8007d7a:	e02c      	b.n	8007dd6 <xQueueReceive+0x122>
				prvUnlockQueue( pxQueue );
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	f7ff fc64 	bl	800764a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007d82:	f000 fd41 	bl	8008808 <xTaskResumeAll>
 8007d86:	e009      	b.n	8007d9c <xQueueReceive+0xe8>
			prvUnlockQueue( pxQueue );
 8007d88:	4620      	mov	r0, r4
 8007d8a:	f7ff fc5e 	bl	800764a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007d8e:	f000 fd3b 	bl	8008808 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007d92:	4620      	mov	r0, r4
 8007d94:	f7ff fc03 	bl	800759e <prvIsQueueEmpty>
 8007d98:	2800      	cmp	r0, #0
 8007d9a:	d13e      	bne.n	8007e1a <xQueueReceive+0x166>
 8007d9c:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
 8007d9e:	f001 fab1 	bl	8009304 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007da2:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007da4:	2d00      	cmp	r5, #0
 8007da6:	d1be      	bne.n	8007d26 <xQueueReceive+0x72>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007da8:	9b01      	ldr	r3, [sp, #4]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d0d8      	beq.n	8007d60 <xQueueReceive+0xac>
				else if( xEntryTimeSet == pdFALSE )
 8007dae:	2f00      	cmp	r7, #0
 8007db0:	d0da      	beq.n	8007d68 <xQueueReceive+0xb4>
		taskEXIT_CRITICAL();
 8007db2:	f001 facd 	bl	8009350 <vPortExitCritical>
		vTaskSuspendAll();
 8007db6:	f000 fc77 	bl	80086a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007dba:	f001 faa3 	bl	8009304 <vPortEnterCritical>
 8007dbe:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007dc2:	b25b      	sxtb	r3, r3
 8007dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc8:	d0d2      	beq.n	8007d70 <xQueueReceive+0xbc>
 8007dca:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007dce:	b25b      	sxtb	r3, r3
 8007dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dd4:	d0cf      	beq.n	8007d76 <xQueueReceive+0xc2>
 8007dd6:	f001 fabb 	bl	8009350 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007dda:	a901      	add	r1, sp, #4
 8007ddc:	a802      	add	r0, sp, #8
 8007dde:	f000 fea5 	bl	8008b2c <xTaskCheckForTimeOut>
 8007de2:	2800      	cmp	r0, #0
 8007de4:	d1d0      	bne.n	8007d88 <xQueueReceive+0xd4>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007de6:	4620      	mov	r0, r4
 8007de8:	f7ff fbd9 	bl	800759e <prvIsQueueEmpty>
 8007dec:	2800      	cmp	r0, #0
 8007dee:	d0c5      	beq.n	8007d7c <xQueueReceive+0xc8>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007df0:	9901      	ldr	r1, [sp, #4]
 8007df2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007df6:	f000 fe0b 	bl	8008a10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007dfa:	4620      	mov	r0, r4
 8007dfc:	f7ff fc25 	bl	800764a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007e00:	f000 fd02 	bl	8008808 <xTaskResumeAll>
 8007e04:	2800      	cmp	r0, #0
 8007e06:	d1c9      	bne.n	8007d9c <xQueueReceive+0xe8>
					portYIELD_WITHIN_API();
 8007e08:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007e0c:	f8c9 3000 	str.w	r3, [r9]
 8007e10:	f3bf 8f4f 	dsb	sy
 8007e14:	f3bf 8f6f 	isb	sy
 8007e18:	e7c0      	b.n	8007d9c <xQueueReceive+0xe8>
				return errQUEUE_EMPTY;
 8007e1a:	2000      	movs	r0, #0
 8007e1c:	e78e      	b.n	8007d3c <xQueueReceive+0x88>
 8007e1e:	bf00      	nop
 8007e20:	e000ed04 	.word	0xe000ed04

08007e24 <xQueueSemaphoreTake>:
{
 8007e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e28:	b084      	sub	sp, #16
 8007e2a:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8007e2c:	b168      	cbz	r0, 8007e4a <xQueueSemaphoreTake+0x26>
 8007e2e:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 8007e30:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007e32:	b1ab      	cbz	r3, 8007e60 <xQueueSemaphoreTake+0x3c>
 8007e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e38:	b672      	cpsid	i
 8007e3a:	f383 8811 	msr	BASEPRI, r3
 8007e3e:	f3bf 8f6f 	isb	sy
 8007e42:	f3bf 8f4f 	dsb	sy
 8007e46:	b662      	cpsie	i
 8007e48:	e7fe      	b.n	8007e48 <xQueueSemaphoreTake+0x24>
 8007e4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e4e:	b672      	cpsid	i
 8007e50:	f383 8811 	msr	BASEPRI, r3
 8007e54:	f3bf 8f6f 	isb	sy
 8007e58:	f3bf 8f4f 	dsb	sy
 8007e5c:	b662      	cpsie	i
	configASSERT( ( pxQueue ) );
 8007e5e:	e7fe      	b.n	8007e5e <xQueueSemaphoreTake+0x3a>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007e60:	f000 feb6 	bl	8008bd0 <xTaskGetSchedulerState>
 8007e64:	b960      	cbnz	r0, 8007e80 <xQueueSemaphoreTake+0x5c>
 8007e66:	9b01      	ldr	r3, [sp, #4]
 8007e68:	b183      	cbz	r3, 8007e8c <xQueueSemaphoreTake+0x68>
 8007e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e6e:	b672      	cpsid	i
 8007e70:	f383 8811 	msr	BASEPRI, r3
 8007e74:	f3bf 8f6f 	isb	sy
 8007e78:	f3bf 8f4f 	dsb	sy
 8007e7c:	b662      	cpsie	i
 8007e7e:	e7fe      	b.n	8007e7e <xQueueSemaphoreTake+0x5a>
 8007e80:	2500      	movs	r5, #0
 8007e82:	462e      	mov	r6, r5
		prvLockQueue( pxQueue );
 8007e84:	2700      	movs	r7, #0
					portYIELD_WITHIN_API();
 8007e86:	f8df 8158 	ldr.w	r8, [pc, #344]	; 8007fe0 <xQueueSemaphoreTake+0x1bc>
 8007e8a:	e055      	b.n	8007f38 <xQueueSemaphoreTake+0x114>
 8007e8c:	2500      	movs	r5, #0
 8007e8e:	462e      	mov	r6, r5
 8007e90:	e7f8      	b.n	8007e84 <xQueueSemaphoreTake+0x60>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007e92:	3b01      	subs	r3, #1
 8007e94:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	b143      	cbz	r3, 8007eac <xQueueSemaphoreTake+0x88>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007e9a:	6923      	ldr	r3, [r4, #16]
 8007e9c:	b953      	cbnz	r3, 8007eb4 <xQueueSemaphoreTake+0x90>
				taskEXIT_CRITICAL();
 8007e9e:	f001 fa57 	bl	8009350 <vPortExitCritical>
				return pdPASS;
 8007ea2:	2501      	movs	r5, #1
}
 8007ea4:	4628      	mov	r0, r5
 8007ea6:	b004      	add	sp, #16
 8007ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007eac:	f000 ff8a 	bl	8008dc4 <pvTaskIncrementMutexHeldCount>
 8007eb0:	60a0      	str	r0, [r4, #8]
 8007eb2:	e7f2      	b.n	8007e9a <xQueueSemaphoreTake+0x76>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007eb4:	f104 0010 	add.w	r0, r4, #16
 8007eb8:	f000 fde4 	bl	8008a84 <xTaskRemoveFromEventList>
 8007ebc:	2800      	cmp	r0, #0
 8007ebe:	d0ee      	beq.n	8007e9e <xQueueSemaphoreTake+0x7a>
						queueYIELD_IF_USING_PREEMPTION();
 8007ec0:	4b47      	ldr	r3, [pc, #284]	; (8007fe0 <xQueueSemaphoreTake+0x1bc>)
 8007ec2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ec6:	601a      	str	r2, [r3, #0]
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	f3bf 8f6f 	isb	sy
 8007ed0:	e7e5      	b.n	8007e9e <xQueueSemaphoreTake+0x7a>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007ed2:	b155      	cbz	r5, 8007eea <xQueueSemaphoreTake+0xc6>
 8007ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed8:	b672      	cpsid	i
 8007eda:	f383 8811 	msr	BASEPRI, r3
 8007ede:	f3bf 8f6f 	isb	sy
 8007ee2:	f3bf 8f4f 	dsb	sy
 8007ee6:	b662      	cpsie	i
 8007ee8:	e7fe      	b.n	8007ee8 <xQueueSemaphoreTake+0xc4>
					taskEXIT_CRITICAL();
 8007eea:	f001 fa31 	bl	8009350 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8007eee:	e7d9      	b.n	8007ea4 <xQueueSemaphoreTake+0x80>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007ef0:	a802      	add	r0, sp, #8
 8007ef2:	f000 fe0f 	bl	8008b14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ef6:	e029      	b.n	8007f4c <xQueueSemaphoreTake+0x128>
		prvLockQueue( pxQueue );
 8007ef8:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
 8007efc:	e032      	b.n	8007f64 <xQueueSemaphoreTake+0x140>
 8007efe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f02:	e035      	b.n	8007f70 <xQueueSemaphoreTake+0x14c>
						taskENTER_CRITICAL();
 8007f04:	f001 f9fe 	bl	8009304 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007f08:	68a0      	ldr	r0, [r4, #8]
 8007f0a:	f000 fe71 	bl	8008bf0 <xTaskPriorityInherit>
 8007f0e:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 8007f10:	f001 fa1e 	bl	8009350 <vPortExitCritical>
 8007f14:	e03c      	b.n	8007f90 <xQueueSemaphoreTake+0x16c>
				prvUnlockQueue( pxQueue );
 8007f16:	4620      	mov	r0, r4
 8007f18:	f7ff fb97 	bl	800764a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f1c:	f000 fc74 	bl	8008808 <xTaskResumeAll>
 8007f20:	e009      	b.n	8007f36 <xQueueSemaphoreTake+0x112>
			prvUnlockQueue( pxQueue );
 8007f22:	4620      	mov	r0, r4
 8007f24:	f7ff fb91 	bl	800764a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007f28:	f000 fc6e 	bl	8008808 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	f7ff fb36 	bl	800759e <prvIsQueueEmpty>
 8007f32:	2800      	cmp	r0, #0
 8007f34:	d141      	bne.n	8007fba <xQueueSemaphoreTake+0x196>
 8007f36:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8007f38:	f001 f9e4 	bl	8009304 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007f3c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d1a7      	bne.n	8007e92 <xQueueSemaphoreTake+0x6e>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f42:	9b01      	ldr	r3, [sp, #4]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d0c4      	beq.n	8007ed2 <xQueueSemaphoreTake+0xae>
				else if( xEntryTimeSet == pdFALSE )
 8007f48:	2e00      	cmp	r6, #0
 8007f4a:	d0d1      	beq.n	8007ef0 <xQueueSemaphoreTake+0xcc>
		taskEXIT_CRITICAL();
 8007f4c:	f001 fa00 	bl	8009350 <vPortExitCritical>
		vTaskSuspendAll();
 8007f50:	f000 fbaa 	bl	80086a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007f54:	f001 f9d6 	bl	8009304 <vPortEnterCritical>
 8007f58:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007f5c:	b25b      	sxtb	r3, r3
 8007f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f62:	d0c9      	beq.n	8007ef8 <xQueueSemaphoreTake+0xd4>
 8007f64:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007f68:	b25b      	sxtb	r3, r3
 8007f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f6e:	d0c6      	beq.n	8007efe <xQueueSemaphoreTake+0xda>
 8007f70:	f001 f9ee 	bl	8009350 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007f74:	a901      	add	r1, sp, #4
 8007f76:	a802      	add	r0, sp, #8
 8007f78:	f000 fdd8 	bl	8008b2c <xTaskCheckForTimeOut>
 8007f7c:	2800      	cmp	r0, #0
 8007f7e:	d1d0      	bne.n	8007f22 <xQueueSemaphoreTake+0xfe>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007f80:	4620      	mov	r0, r4
 8007f82:	f7ff fb0c 	bl	800759e <prvIsQueueEmpty>
 8007f86:	2800      	cmp	r0, #0
 8007f88:	d0c5      	beq.n	8007f16 <xQueueSemaphoreTake+0xf2>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007f8a:	6823      	ldr	r3, [r4, #0]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d0b9      	beq.n	8007f04 <xQueueSemaphoreTake+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007f90:	9901      	ldr	r1, [sp, #4]
 8007f92:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007f96:	f000 fd3b 	bl	8008a10 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	f7ff fb55 	bl	800764a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007fa0:	f000 fc32 	bl	8008808 <xTaskResumeAll>
 8007fa4:	2800      	cmp	r0, #0
 8007fa6:	d1c6      	bne.n	8007f36 <xQueueSemaphoreTake+0x112>
					portYIELD_WITHIN_API();
 8007fa8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007fac:	f8c8 3000 	str.w	r3, [r8]
 8007fb0:	f3bf 8f4f 	dsb	sy
 8007fb4:	f3bf 8f6f 	isb	sy
 8007fb8:	e7bd      	b.n	8007f36 <xQueueSemaphoreTake+0x112>
					if( xInheritanceOccurred != pdFALSE )
 8007fba:	2d00      	cmp	r5, #0
 8007fbc:	f43f af72 	beq.w	8007ea4 <xQueueSemaphoreTake+0x80>
						taskENTER_CRITICAL();
 8007fc0:	f001 f9a0 	bl	8009304 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007fc4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007fc6:	b119      	cbz	r1, 8007fd0 <xQueueSemaphoreTake+0x1ac>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007fc8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007fca:	6819      	ldr	r1, [r3, #0]
 8007fcc:	f1c1 0138 	rsb	r1, r1, #56	; 0x38
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007fd0:	68a0      	ldr	r0, [r4, #8]
 8007fd2:	f000 fea1 	bl	8008d18 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8007fd6:	f001 f9bb 	bl	8009350 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8007fda:	2500      	movs	r5, #0
 8007fdc:	e762      	b.n	8007ea4 <xQueueSemaphoreTake+0x80>
 8007fde:	bf00      	nop
 8007fe0:	e000ed04 	.word	0xe000ed04

08007fe4 <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 8007fe4:	b188      	cbz	r0, 800800a <xQueueTakeMutexRecursive+0x26>
	{
 8007fe6:	b570      	push	{r4, r5, r6, lr}
 8007fe8:	460d      	mov	r5, r1
 8007fea:	4604      	mov	r4, r0
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007fec:	6886      	ldr	r6, [r0, #8]
 8007fee:	f000 fde9 	bl	8008bc4 <xTaskGetCurrentTaskHandle>
 8007ff2:	4286      	cmp	r6, r0
 8007ff4:	d014      	beq.n	8008020 <xQueueTakeMutexRecursive+0x3c>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007ff6:	4629      	mov	r1, r5
 8007ff8:	4620      	mov	r0, r4
 8007ffa:	f7ff ff13 	bl	8007e24 <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 8007ffe:	4602      	mov	r2, r0
 8008000:	b190      	cbz	r0, 8008028 <xQueueTakeMutexRecursive+0x44>
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008002:	68e3      	ldr	r3, [r4, #12]
 8008004:	3301      	adds	r3, #1
 8008006:	60e3      	str	r3, [r4, #12]
		return xReturn;
 8008008:	e00e      	b.n	8008028 <xQueueTakeMutexRecursive+0x44>
 800800a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800800e:	b672      	cpsid	i
 8008010:	f383 8811 	msr	BASEPRI, r3
 8008014:	f3bf 8f6f 	isb	sy
 8008018:	f3bf 8f4f 	dsb	sy
 800801c:	b662      	cpsie	i
		configASSERT( pxMutex );
 800801e:	e7fe      	b.n	800801e <xQueueTakeMutexRecursive+0x3a>
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008020:	68e3      	ldr	r3, [r4, #12]
 8008022:	3301      	adds	r3, #1
 8008024:	60e3      	str	r3, [r4, #12]
			xReturn = pdPASS;
 8008026:	2201      	movs	r2, #1
	}
 8008028:	4610      	mov	r0, r2
 800802a:	bd70      	pop	{r4, r5, r6, pc}

0800802c <xQueueReceiveFromISR>:
{
 800802c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8008030:	b1d8      	cbz	r0, 800806a <xQueueReceiveFromISR+0x3e>
 8008032:	4689      	mov	r9, r1
 8008034:	4617      	mov	r7, r2
 8008036:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008038:	b311      	cbz	r1, 8008080 <xQueueReceiveFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800803a:	f001 fa71 	bl	8009520 <vPortValidateInterruptPriority>
	__asm volatile
 800803e:	f3ef 8611 	mrs	r6, BASEPRI
 8008042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008046:	b672      	cpsid	i
 8008048:	f383 8811 	msr	BASEPRI, r3
 800804c:	f3bf 8f6f 	isb	sy
 8008050:	f3bf 8f4f 	dsb	sy
 8008054:	b662      	cpsie	i
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008056:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800805a:	f1b8 0f00 	cmp.w	r8, #0
 800805e:	d11d      	bne.n	800809c <xQueueReceiveFromISR+0x70>
			xReturn = pdFAIL;
 8008060:	2000      	movs	r0, #0
	__asm volatile
 8008062:	f386 8811 	msr	BASEPRI, r6
}
 8008066:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
 800806a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800806e:	b672      	cpsid	i
 8008070:	f383 8811 	msr	BASEPRI, r3
 8008074:	f3bf 8f6f 	isb	sy
 8008078:	f3bf 8f4f 	dsb	sy
 800807c:	b662      	cpsie	i
	configASSERT( pxQueue );
 800807e:	e7fe      	b.n	800807e <xQueueReceiveFromISR+0x52>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008080:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008082:	2b00      	cmp	r3, #0
 8008084:	d0d9      	beq.n	800803a <xQueueReceiveFromISR+0xe>
 8008086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800808a:	b672      	cpsid	i
 800808c:	f383 8811 	msr	BASEPRI, r3
 8008090:	f3bf 8f6f 	isb	sy
 8008094:	f3bf 8f4f 	dsb	sy
 8008098:	b662      	cpsie	i
 800809a:	e7fe      	b.n	800809a <xQueueReceiveFromISR+0x6e>
			const int8_t cRxLock = pxQueue->cRxLock;
 800809c:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 80080a0:	b26d      	sxtb	r5, r5
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80080a2:	4649      	mov	r1, r9
 80080a4:	4620      	mov	r0, r4
 80080a6:	f7ff fabe 	bl	8007626 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80080aa:	f108 33ff 	add.w	r3, r8, #4294967295
 80080ae:	63a3      	str	r3, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 80080b0:	f1b5 3fff 	cmp.w	r5, #4294967295
 80080b4:	d005      	beq.n	80080c2 <xQueueReceiveFromISR+0x96>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80080b6:	1c6b      	adds	r3, r5, #1
 80080b8:	b25b      	sxtb	r3, r3
 80080ba:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
			xReturn = pdPASS;
 80080be:	2001      	movs	r0, #1
 80080c0:	e7cf      	b.n	8008062 <xQueueReceiveFromISR+0x36>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80080c2:	6923      	ldr	r3, [r4, #16]
 80080c4:	b90b      	cbnz	r3, 80080ca <xQueueReceiveFromISR+0x9e>
			xReturn = pdPASS;
 80080c6:	2001      	movs	r0, #1
 80080c8:	e7cb      	b.n	8008062 <xQueueReceiveFromISR+0x36>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80080ca:	f104 0010 	add.w	r0, r4, #16
 80080ce:	f000 fcd9 	bl	8008a84 <xTaskRemoveFromEventList>
						if( pxHigherPriorityTaskWoken != NULL )
 80080d2:	b11f      	cbz	r7, 80080dc <xQueueReceiveFromISR+0xb0>
 80080d4:	b110      	cbz	r0, 80080dc <xQueueReceiveFromISR+0xb0>
							*pxHigherPriorityTaskWoken = pdTRUE;
 80080d6:	2001      	movs	r0, #1
 80080d8:	6038      	str	r0, [r7, #0]
 80080da:	e7c2      	b.n	8008062 <xQueueReceiveFromISR+0x36>
			xReturn = pdPASS;
 80080dc:	2001      	movs	r0, #1
 80080de:	e7c0      	b.n	8008062 <xQueueReceiveFromISR+0x36>

080080e0 <uxQueueMessagesWaiting>:
	configASSERT( xQueue );
 80080e0:	b140      	cbz	r0, 80080f4 <uxQueueMessagesWaiting+0x14>
{
 80080e2:	b510      	push	{r4, lr}
 80080e4:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80080e6:	f001 f90d 	bl	8009304 <vPortEnterCritical>
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80080ea:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
 80080ec:	f001 f930 	bl	8009350 <vPortExitCritical>
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80080f0:	4620      	mov	r0, r4
 80080f2:	bd10      	pop	{r4, pc}
 80080f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080f8:	b672      	cpsid	i
 80080fa:	f383 8811 	msr	BASEPRI, r3
 80080fe:	f3bf 8f6f 	isb	sy
 8008102:	f3bf 8f4f 	dsb	sy
 8008106:	b662      	cpsie	i
	configASSERT( xQueue );
 8008108:	e7fe      	b.n	8008108 <uxQueueMessagesWaiting+0x28>

0800810a <uxQueueMessagesWaitingFromISR>:
	configASSERT( pxQueue );
 800810a:	b108      	cbz	r0, 8008110 <uxQueueMessagesWaitingFromISR+0x6>
	uxReturn = pxQueue->uxMessagesWaiting;
 800810c:	6b80      	ldr	r0, [r0, #56]	; 0x38
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800810e:	4770      	bx	lr
 8008110:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008114:	b672      	cpsid	i
 8008116:	f383 8811 	msr	BASEPRI, r3
 800811a:	f3bf 8f6f 	isb	sy
 800811e:	f3bf 8f4f 	dsb	sy
 8008122:	b662      	cpsie	i
	configASSERT( pxQueue );
 8008124:	e7fe      	b.n	8008124 <uxQueueMessagesWaitingFromISR+0x1a>
	...

08008128 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008128:	b410      	push	{r4}
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800812a:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800812c:	4c08      	ldr	r4, [pc, #32]	; (8008150 <vQueueAddToRegistry+0x28>)
 800812e:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
 8008132:	b12a      	cbz	r2, 8008140 <vQueueAddToRegistry+0x18>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008134:	3301      	adds	r3, #1
 8008136:	2b08      	cmp	r3, #8
 8008138:	d1f9      	bne.n	800812e <vQueueAddToRegistry+0x6>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800813a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800813e:	4770      	bx	lr
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008140:	4a03      	ldr	r2, [pc, #12]	; (8008150 <vQueueAddToRegistry+0x28>)
 8008142:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008146:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800814a:	6058      	str	r0, [r3, #4]
				break;
 800814c:	e7f5      	b.n	800813a <vQueueAddToRegistry+0x12>
 800814e:	bf00      	nop
 8008150:	20012a78 	.word	0x20012a78

08008154 <vQueueUnregisterQueue>:
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008154:	2300      	movs	r3, #0
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008156:	4908      	ldr	r1, [pc, #32]	; (8008178 <vQueueUnregisterQueue+0x24>)
 8008158:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 800815c:	4282      	cmp	r2, r0
 800815e:	d003      	beq.n	8008168 <vQueueUnregisterQueue+0x14>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008160:	3301      	adds	r3, #1
 8008162:	2b08      	cmp	r3, #8
 8008164:	d1f8      	bne.n	8008158 <vQueueUnregisterQueue+0x4>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008166:	4770      	bx	lr
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008168:	4a04      	ldr	r2, [pc, #16]	; (800817c <vQueueUnregisterQueue+0x28>)
 800816a:	2100      	movs	r1, #0
 800816c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008170:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008174:	6059      	str	r1, [r3, #4]
				break;
 8008176:	4770      	bx	lr
 8008178:	20012a7c 	.word	0x20012a7c
 800817c:	20012a78 	.word	0x20012a78

08008180 <vQueueDelete>:
	configASSERT( pxQueue );
 8008180:	b138      	cbz	r0, 8008192 <vQueueDelete+0x12>
{
 8008182:	b510      	push	{r4, lr}
 8008184:	4604      	mov	r4, r0
		vQueueUnregisterQueue( pxQueue );
 8008186:	f7ff ffe5 	bl	8008154 <vQueueUnregisterQueue>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800818a:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800818e:	b15b      	cbz	r3, 80081a8 <vQueueDelete+0x28>
}
 8008190:	bd10      	pop	{r4, pc}
 8008192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008196:	b672      	cpsid	i
 8008198:	f383 8811 	msr	BASEPRI, r3
 800819c:	f3bf 8f6f 	isb	sy
 80081a0:	f3bf 8f4f 	dsb	sy
 80081a4:	b662      	cpsie	i
	configASSERT( pxQueue );
 80081a6:	e7fe      	b.n	80081a6 <vQueueDelete+0x26>
			vPortFree( pxQueue );
 80081a8:	4620      	mov	r0, r4
 80081aa:	f001 fab1 	bl	8009710 <vPortFree>
}
 80081ae:	e7ef      	b.n	8008190 <vQueueDelete+0x10>

080081b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80081b0:	b570      	push	{r4, r5, r6, lr}
 80081b2:	4604      	mov	r4, r0
 80081b4:	460d      	mov	r5, r1
 80081b6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80081b8:	f001 f8a4 	bl	8009304 <vPortEnterCritical>
 80081bc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80081c0:	b25b      	sxtb	r3, r3
 80081c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c6:	d00d      	beq.n	80081e4 <vQueueWaitForMessageRestricted+0x34>
 80081c8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80081cc:	b25b      	sxtb	r3, r3
 80081ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081d2:	d00b      	beq.n	80081ec <vQueueWaitForMessageRestricted+0x3c>
 80081d4:	f001 f8bc 	bl	8009350 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80081d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80081da:	b15b      	cbz	r3, 80081f4 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80081dc:	4620      	mov	r0, r4
 80081de:	f7ff fa34 	bl	800764a <prvUnlockQueue>
	}
 80081e2:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 80081e4:	2300      	movs	r3, #0
 80081e6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80081ea:	e7ed      	b.n	80081c8 <vQueueWaitForMessageRestricted+0x18>
 80081ec:	2300      	movs	r3, #0
 80081ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80081f2:	e7ef      	b.n	80081d4 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80081f4:	4632      	mov	r2, r6
 80081f6:	4629      	mov	r1, r5
 80081f8:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80081fc:	f000 fc22 	bl	8008a44 <vTaskPlaceOnEventListRestricted>
 8008200:	e7ec      	b.n	80081dc <vQueueWaitForMessageRestricted+0x2c>
	...

08008204 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008204:	4b08      	ldr	r3, [pc, #32]	; (8008228 <prvResetNextTaskUnblockTime+0x24>)
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	b923      	cbnz	r3, 8008216 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800820c:	4b07      	ldr	r3, [pc, #28]	; (800822c <prvResetNextTaskUnblockTime+0x28>)
 800820e:	f04f 32ff 	mov.w	r2, #4294967295
 8008212:	601a      	str	r2, [r3, #0]
 8008214:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008216:	4b04      	ldr	r3, [pc, #16]	; (8008228 <prvResetNextTaskUnblockTime+0x24>)
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800821c:	68db      	ldr	r3, [r3, #12]
 800821e:	685a      	ldr	r2, [r3, #4]
 8008220:	4b02      	ldr	r3, [pc, #8]	; (800822c <prvResetNextTaskUnblockTime+0x28>)
 8008222:	601a      	str	r2, [r3, #0]
	}
}
 8008224:	4770      	bx	lr
 8008226:	bf00      	nop
 8008228:	20009e2c 	.word	0x20009e2c
 800822c:	2000a2d4 	.word	0x2000a2d4

08008230 <prvInitialiseNewTask>:
{
 8008230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008234:	4607      	mov	r7, r0
 8008236:	468a      	mov	sl, r1
 8008238:	4698      	mov	r8, r3
 800823a:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800823e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008240:	0096      	lsls	r6, r2, #2
 8008242:	4632      	mov	r2, r6
 8008244:	21a5      	movs	r1, #165	; 0xa5
 8008246:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8008248:	f00a fa1f 	bl	801268a <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800824c:	3e04      	subs	r6, #4
 800824e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008250:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008252:	f026 0607 	bic.w	r6, r6, #7
	if( pcName != NULL )
 8008256:	f1ba 0f00 	cmp.w	sl, #0
 800825a:	d042      	beq.n	80082e2 <prvInitialiseNewTask+0xb2>
 800825c:	f10a 32ff 	add.w	r2, sl, #4294967295
 8008260:	f104 0533 	add.w	r5, r4, #51	; 0x33
 8008264:	f10a 030f 	add.w	r3, sl, #15
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008268:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800826c:	f805 1f01 	strb.w	r1, [r5, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8008270:	b109      	cbz	r1, 8008276 <prvInitialiseNewTask+0x46>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008272:	429a      	cmp	r2, r3
 8008274:	d1f8      	bne.n	8008268 <prvInitialiseNewTask+0x38>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008276:	2300      	movs	r3, #0
 8008278:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800827c:	9d08      	ldr	r5, [sp, #32]
 800827e:	2d37      	cmp	r5, #55	; 0x37
 8008280:	bf28      	it	cs
 8008282:	2537      	movcs	r5, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 8008284:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8008286:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008288:	f04f 0a00 	mov.w	sl, #0
 800828c:	f8c4 a050 	str.w	sl, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008290:	1d20      	adds	r0, r4, #4
 8008292:	f7ff f94a 	bl	800752a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008296:	f104 0018 	add.w	r0, r4, #24
 800829a:	f7ff f946 	bl	800752a <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800829e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082a0:	f1c5 0538 	rsb	r5, r5, #56	; 0x38
 80082a4:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80082a6:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 80082a8:	f8c4 a0b4 	str.w	sl, [r4, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80082ac:	f884 a0b8 	strb.w	sl, [r4, #184]	; 0xb8
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80082b0:	2260      	movs	r2, #96	; 0x60
 80082b2:	4651      	mov	r1, sl
 80082b4:	f104 0054 	add.w	r0, r4, #84	; 0x54
 80082b8:	f00a f9e7 	bl	801268a <memset>
 80082bc:	4b0b      	ldr	r3, [pc, #44]	; (80082ec <prvInitialiseNewTask+0xbc>)
 80082be:	65a3      	str	r3, [r4, #88]	; 0x58
 80082c0:	4b0b      	ldr	r3, [pc, #44]	; (80082f0 <prvInitialiseNewTask+0xc0>)
 80082c2:	65e3      	str	r3, [r4, #92]	; 0x5c
 80082c4:	4b0b      	ldr	r3, [pc, #44]	; (80082f4 <prvInitialiseNewTask+0xc4>)
 80082c6:	6623      	str	r3, [r4, #96]	; 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80082c8:	4642      	mov	r2, r8
 80082ca:	4639      	mov	r1, r7
 80082cc:	4630      	mov	r0, r6
 80082ce:	f000 ffed 	bl	80092ac <pxPortInitialiseStack>
 80082d2:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80082d4:	f1b9 0f00 	cmp.w	r9, #0
 80082d8:	d001      	beq.n	80082de <prvInitialiseNewTask+0xae>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80082da:	f8c9 4000 	str.w	r4, [r9]
}
 80082de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80082e2:	2300      	movs	r3, #0
 80082e4:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80082e8:	e7c8      	b.n	800827c <prvInitialiseNewTask+0x4c>
 80082ea:	bf00      	nop
 80082ec:	080163d8 	.word	0x080163d8
 80082f0:	080163f8 	.word	0x080163f8
 80082f4:	080163b8 	.word	0x080163b8

080082f8 <prvAddNewTaskToReadyList>:
{
 80082f8:	b570      	push	{r4, r5, r6, lr}
 80082fa:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80082fc:	f001 f802 	bl	8009304 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8008300:	4a2f      	ldr	r2, [pc, #188]	; (80083c0 <prvAddNewTaskToReadyList+0xc8>)
 8008302:	6813      	ldr	r3, [r2, #0]
 8008304:	3301      	adds	r3, #1
 8008306:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008308:	4b2e      	ldr	r3, [pc, #184]	; (80083c4 <prvAddNewTaskToReadyList+0xcc>)
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	b15b      	cbz	r3, 8008326 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 800830e:	4b2e      	ldr	r3, [pc, #184]	; (80083c8 <prvAddNewTaskToReadyList+0xd0>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	b96b      	cbnz	r3, 8008330 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008314:	4b2b      	ldr	r3, [pc, #172]	; (80083c4 <prvAddNewTaskToReadyList+0xcc>)
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800831a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800831c:	429a      	cmp	r2, r3
 800831e:	d807      	bhi.n	8008330 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 8008320:	4b28      	ldr	r3, [pc, #160]	; (80083c4 <prvAddNewTaskToReadyList+0xcc>)
 8008322:	601c      	str	r4, [r3, #0]
 8008324:	e004      	b.n	8008330 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 8008326:	4b27      	ldr	r3, [pc, #156]	; (80083c4 <prvAddNewTaskToReadyList+0xcc>)
 8008328:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800832a:	6813      	ldr	r3, [r2, #0]
 800832c:	2b01      	cmp	r3, #1
 800832e:	d027      	beq.n	8008380 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
 8008330:	4a26      	ldr	r2, [pc, #152]	; (80083cc <prvAddNewTaskToReadyList+0xd4>)
 8008332:	6813      	ldr	r3, [r2, #0]
 8008334:	3301      	adds	r3, #1
 8008336:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008338:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 800833a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800833c:	4b24      	ldr	r3, [pc, #144]	; (80083d0 <prvAddNewTaskToReadyList+0xd8>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4298      	cmp	r0, r3
 8008342:	d901      	bls.n	8008348 <prvAddNewTaskToReadyList+0x50>
 8008344:	4b22      	ldr	r3, [pc, #136]	; (80083d0 <prvAddNewTaskToReadyList+0xd8>)
 8008346:	6018      	str	r0, [r3, #0]
 8008348:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800834c:	1d21      	adds	r1, r4, #4
 800834e:	4b21      	ldr	r3, [pc, #132]	; (80083d4 <prvAddNewTaskToReadyList+0xdc>)
 8008350:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008354:	f7ff f8ec 	bl	8007530 <vListInsertEnd>
	taskEXIT_CRITICAL();
 8008358:	f000 fffa 	bl	8009350 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 800835c:	4b1a      	ldr	r3, [pc, #104]	; (80083c8 <prvAddNewTaskToReadyList+0xd0>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	b16b      	cbz	r3, 800837e <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008362:	4b18      	ldr	r3, [pc, #96]	; (80083c4 <prvAddNewTaskToReadyList+0xcc>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008368:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800836a:	429a      	cmp	r2, r3
 800836c:	d207      	bcs.n	800837e <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
 800836e:	4b1a      	ldr	r3, [pc, #104]	; (80083d8 <prvAddNewTaskToReadyList+0xe0>)
 8008370:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008374:	601a      	str	r2, [r3, #0]
 8008376:	f3bf 8f4f 	dsb	sy
 800837a:	f3bf 8f6f 	isb	sy
}
 800837e:	bd70      	pop	{r4, r5, r6, pc}
 8008380:	4d14      	ldr	r5, [pc, #80]	; (80083d4 <prvAddNewTaskToReadyList+0xdc>)
 8008382:	f505 668c 	add.w	r6, r5, #1120	; 0x460
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008386:	4628      	mov	r0, r5
 8008388:	f7ff f8c4 	bl	8007514 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800838c:	3514      	adds	r5, #20
 800838e:	42b5      	cmp	r5, r6
 8008390:	d1f9      	bne.n	8008386 <prvAddNewTaskToReadyList+0x8e>
	vListInitialise( &xDelayedTaskList1 );
 8008392:	4e12      	ldr	r6, [pc, #72]	; (80083dc <prvAddNewTaskToReadyList+0xe4>)
 8008394:	4630      	mov	r0, r6
 8008396:	f7ff f8bd 	bl	8007514 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800839a:	4d11      	ldr	r5, [pc, #68]	; (80083e0 <prvAddNewTaskToReadyList+0xe8>)
 800839c:	4628      	mov	r0, r5
 800839e:	f7ff f8b9 	bl	8007514 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80083a2:	4810      	ldr	r0, [pc, #64]	; (80083e4 <prvAddNewTaskToReadyList+0xec>)
 80083a4:	f7ff f8b6 	bl	8007514 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 80083a8:	480f      	ldr	r0, [pc, #60]	; (80083e8 <prvAddNewTaskToReadyList+0xf0>)
 80083aa:	f7ff f8b3 	bl	8007514 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 80083ae:	480f      	ldr	r0, [pc, #60]	; (80083ec <prvAddNewTaskToReadyList+0xf4>)
 80083b0:	f7ff f8b0 	bl	8007514 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 80083b4:	4b0e      	ldr	r3, [pc, #56]	; (80083f0 <prvAddNewTaskToReadyList+0xf8>)
 80083b6:	601e      	str	r6, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80083b8:	4b0e      	ldr	r3, [pc, #56]	; (80083f4 <prvAddNewTaskToReadyList+0xfc>)
 80083ba:	601d      	str	r5, [r3, #0]
}
 80083bc:	e7b8      	b.n	8008330 <prvAddNewTaskToReadyList+0x38>
 80083be:	bf00      	nop
 80083c0:	2000a294 	.word	0x2000a294
 80083c4:	20009e28 	.word	0x20009e28
 80083c8:	2000a2f0 	.word	0x2000a2f0
 80083cc:	2000a2a4 	.word	0x2000a2a4
 80083d0:	2000a2a8 	.word	0x2000a2a8
 80083d4:	20009e34 	.word	0x20009e34
 80083d8:	e000ed04 	.word	0xe000ed04
 80083dc:	2000a2ac 	.word	0x2000a2ac
 80083e0:	2000a2c0 	.word	0x2000a2c0
 80083e4:	2000a2dc 	.word	0x2000a2dc
 80083e8:	2000a308 	.word	0x2000a308
 80083ec:	2000a2f4 	.word	0x2000a2f4
 80083f0:	20009e2c 	.word	0x20009e2c
 80083f4:	20009e30 	.word	0x20009e30

080083f8 <prvDeleteTCB>:
	{
 80083f8:	b510      	push	{r4, lr}
 80083fa:	4604      	mov	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80083fc:	3054      	adds	r0, #84	; 0x54
 80083fe:	f00a fa0d 	bl	801281c <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008402:	f894 30b9 	ldrb.w	r3, [r4, #185]	; 0xb9
 8008406:	b173      	cbz	r3, 8008426 <prvDeleteTCB+0x2e>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008408:	2b01      	cmp	r3, #1
 800840a:	d013      	beq.n	8008434 <prvDeleteTCB+0x3c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800840c:	2b02      	cmp	r3, #2
 800840e:	d010      	beq.n	8008432 <prvDeleteTCB+0x3a>
 8008410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008414:	b672      	cpsid	i
 8008416:	f383 8811 	msr	BASEPRI, r3
 800841a:	f3bf 8f6f 	isb	sy
 800841e:	f3bf 8f4f 	dsb	sy
 8008422:	b662      	cpsie	i
 8008424:	e7fe      	b.n	8008424 <prvDeleteTCB+0x2c>
				vPortFree( pxTCB->pxStack );
 8008426:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8008428:	f001 f972 	bl	8009710 <vPortFree>
				vPortFree( pxTCB );
 800842c:	4620      	mov	r0, r4
 800842e:	f001 f96f 	bl	8009710 <vPortFree>
	}
 8008432:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8008434:	4620      	mov	r0, r4
 8008436:	f001 f96b 	bl	8009710 <vPortFree>
 800843a:	e7fa      	b.n	8008432 <prvDeleteTCB+0x3a>

0800843c <prvIdleTask>:
{
 800843c:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800843e:	4c14      	ldr	r4, [pc, #80]	; (8008490 <prvIdleTask+0x54>)
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008440:	4f14      	ldr	r7, [pc, #80]	; (8008494 <prvIdleTask+0x58>)
				--uxCurrentNumberOfTasks;
 8008442:	4e15      	ldr	r6, [pc, #84]	; (8008498 <prvIdleTask+0x5c>)
				taskYIELD();
 8008444:	f8df 8058 	ldr.w	r8, [pc, #88]	; 80084a0 <prvIdleTask+0x64>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008448:	6823      	ldr	r3, [r4, #0]
 800844a:	b1a3      	cbz	r3, 8008476 <prvIdleTask+0x3a>
			taskENTER_CRITICAL();
 800844c:	f000 ff5a 	bl	8009304 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008454:	1d28      	adds	r0, r5, #4
 8008456:	f7ff f88f 	bl	8007578 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800845a:	6833      	ldr	r3, [r6, #0]
 800845c:	3b01      	subs	r3, #1
 800845e:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008460:	6823      	ldr	r3, [r4, #0]
 8008462:	3b01      	subs	r3, #1
 8008464:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8008466:	f000 ff73 	bl	8009350 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800846a:	4628      	mov	r0, r5
 800846c:	f7ff ffc4 	bl	80083f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008470:	6823      	ldr	r3, [r4, #0]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d1ea      	bne.n	800844c <prvIdleTask+0x10>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008476:	4b09      	ldr	r3, [pc, #36]	; (800849c <prvIdleTask+0x60>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	2b01      	cmp	r3, #1
 800847c:	d9e4      	bls.n	8008448 <prvIdleTask+0xc>
				taskYIELD();
 800847e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008482:	f8c8 3000 	str.w	r3, [r8]
 8008486:	f3bf 8f4f 	dsb	sy
 800848a:	f3bf 8f6f 	isb	sy
 800848e:	e7db      	b.n	8008448 <prvIdleTask+0xc>
 8008490:	2000a298 	.word	0x2000a298
 8008494:	2000a308 	.word	0x2000a308
 8008498:	2000a294 	.word	0x2000a294
 800849c:	20009e34 	.word	0x20009e34
 80084a0:	e000ed04 	.word	0xe000ed04

080084a4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80084a4:	b570      	push	{r4, r5, r6, lr}
 80084a6:	4604      	mov	r4, r0
 80084a8:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80084aa:	4b17      	ldr	r3, [pc, #92]	; (8008508 <prvAddCurrentTaskToDelayedList+0x64>)
 80084ac:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084ae:	4b17      	ldr	r3, [pc, #92]	; (800850c <prvAddCurrentTaskToDelayedList+0x68>)
 80084b0:	6818      	ldr	r0, [r3, #0]
 80084b2:	3004      	adds	r0, #4
 80084b4:	f7ff f860 	bl	8007578 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80084b8:	f1b4 3fff 	cmp.w	r4, #4294967295
 80084bc:	d100      	bne.n	80084c0 <prvAddCurrentTaskToDelayedList+0x1c>
 80084be:	b96d      	cbnz	r5, 80084dc <prvAddCurrentTaskToDelayedList+0x38>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80084c0:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80084c2:	4b12      	ldr	r3, [pc, #72]	; (800850c <prvAddCurrentTaskToDelayedList+0x68>)
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 80084c8:	42a6      	cmp	r6, r4
 80084ca:	d90e      	bls.n	80084ea <prvAddCurrentTaskToDelayedList+0x46>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084cc:	4b10      	ldr	r3, [pc, #64]	; (8008510 <prvAddCurrentTaskToDelayedList+0x6c>)
 80084ce:	6818      	ldr	r0, [r3, #0]
 80084d0:	4b0e      	ldr	r3, [pc, #56]	; (800850c <prvAddCurrentTaskToDelayedList+0x68>)
 80084d2:	6819      	ldr	r1, [r3, #0]
 80084d4:	3104      	adds	r1, #4
 80084d6:	f7ff f836 	bl	8007546 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80084da:	bd70      	pop	{r4, r5, r6, pc}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084dc:	4b0b      	ldr	r3, [pc, #44]	; (800850c <prvAddCurrentTaskToDelayedList+0x68>)
 80084de:	6819      	ldr	r1, [r3, #0]
 80084e0:	3104      	adds	r1, #4
 80084e2:	480c      	ldr	r0, [pc, #48]	; (8008514 <prvAddCurrentTaskToDelayedList+0x70>)
 80084e4:	f7ff f824 	bl	8007530 <vListInsertEnd>
 80084e8:	e7f7      	b.n	80084da <prvAddCurrentTaskToDelayedList+0x36>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084ea:	4b0b      	ldr	r3, [pc, #44]	; (8008518 <prvAddCurrentTaskToDelayedList+0x74>)
 80084ec:	6818      	ldr	r0, [r3, #0]
 80084ee:	4b07      	ldr	r3, [pc, #28]	; (800850c <prvAddCurrentTaskToDelayedList+0x68>)
 80084f0:	6819      	ldr	r1, [r3, #0]
 80084f2:	3104      	adds	r1, #4
 80084f4:	f7ff f827 	bl	8007546 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80084f8:	4b08      	ldr	r3, [pc, #32]	; (800851c <prvAddCurrentTaskToDelayedList+0x78>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	42a3      	cmp	r3, r4
 80084fe:	d9ec      	bls.n	80084da <prvAddCurrentTaskToDelayedList+0x36>
					xNextTaskUnblockTime = xTimeToWake;
 8008500:	4b06      	ldr	r3, [pc, #24]	; (800851c <prvAddCurrentTaskToDelayedList+0x78>)
 8008502:	601c      	str	r4, [r3, #0]
}
 8008504:	e7e9      	b.n	80084da <prvAddCurrentTaskToDelayedList+0x36>
 8008506:	bf00      	nop
 8008508:	2000a31c 	.word	0x2000a31c
 800850c:	20009e28 	.word	0x20009e28
 8008510:	20009e30 	.word	0x20009e30
 8008514:	2000a2f4 	.word	0x2000a2f4
 8008518:	20009e2c 	.word	0x20009e2c
 800851c:	2000a2d4 	.word	0x2000a2d4

08008520 <xTaskCreateStatic>:
	{
 8008520:	b570      	push	{r4, r5, r6, lr}
 8008522:	b086      	sub	sp, #24
 8008524:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8008526:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8008528:	b185      	cbz	r5, 800854c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800852a:	b1d4      	cbz	r4, 8008562 <xTaskCreateStatic+0x42>
			volatile size_t xSize = sizeof( StaticTask_t );
 800852c:	26bc      	movs	r6, #188	; 0xbc
 800852e:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008530:	9e04      	ldr	r6, [sp, #16]
 8008532:	2ebc      	cmp	r6, #188	; 0xbc
 8008534:	d020      	beq.n	8008578 <xTaskCreateStatic+0x58>
 8008536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800853a:	b672      	cpsid	i
 800853c:	f383 8811 	msr	BASEPRI, r3
 8008540:	f3bf 8f6f 	isb	sy
 8008544:	f3bf 8f4f 	dsb	sy
 8008548:	b662      	cpsie	i
 800854a:	e7fe      	b.n	800854a <xTaskCreateStatic+0x2a>
 800854c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008550:	b672      	cpsid	i
 8008552:	f383 8811 	msr	BASEPRI, r3
 8008556:	f3bf 8f6f 	isb	sy
 800855a:	f3bf 8f4f 	dsb	sy
 800855e:	b662      	cpsie	i
		configASSERT( puxStackBuffer != NULL );
 8008560:	e7fe      	b.n	8008560 <xTaskCreateStatic+0x40>
 8008562:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008566:	b672      	cpsid	i
 8008568:	f383 8811 	msr	BASEPRI, r3
 800856c:	f3bf 8f6f 	isb	sy
 8008570:	f3bf 8f4f 	dsb	sy
 8008574:	b662      	cpsie	i
		configASSERT( pxTaskBuffer != NULL );
 8008576:	e7fe      	b.n	8008576 <xTaskCreateStatic+0x56>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008578:	9e04      	ldr	r6, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800857a:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800857c:	2502      	movs	r5, #2
 800857e:	f884 50b9 	strb.w	r5, [r4, #185]	; 0xb9
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008582:	2500      	movs	r5, #0
 8008584:	9503      	str	r5, [sp, #12]
 8008586:	9402      	str	r4, [sp, #8]
 8008588:	ad05      	add	r5, sp, #20
 800858a:	9501      	str	r5, [sp, #4]
 800858c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800858e:	9500      	str	r5, [sp, #0]
 8008590:	f7ff fe4e 	bl	8008230 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008594:	4620      	mov	r0, r4
 8008596:	f7ff feaf 	bl	80082f8 <prvAddNewTaskToReadyList>
	}
 800859a:	9805      	ldr	r0, [sp, #20]
 800859c:	b006      	add	sp, #24
 800859e:	bd70      	pop	{r4, r5, r6, pc}

080085a0 <xTaskCreate>:
	{
 80085a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80085a4:	b085      	sub	sp, #20
 80085a6:	4607      	mov	r7, r0
 80085a8:	4688      	mov	r8, r1
 80085aa:	4614      	mov	r4, r2
 80085ac:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80085ae:	0090      	lsls	r0, r2, #2
 80085b0:	f001 f814 	bl	80095dc <pvPortMalloc>
			if( pxStack != NULL )
 80085b4:	b308      	cbz	r0, 80085fa <xTaskCreate+0x5a>
 80085b6:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80085b8:	20bc      	movs	r0, #188	; 0xbc
 80085ba:	f001 f80f 	bl	80095dc <pvPortMalloc>
				if( pxNewTCB != NULL )
 80085be:	4605      	mov	r5, r0
 80085c0:	b1a8      	cbz	r0, 80085ee <xTaskCreate+0x4e>
					pxNewTCB->pxStack = pxStack;
 80085c2:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80085c6:	2300      	movs	r3, #0
 80085c8:	f880 30b9 	strb.w	r3, [r0, #185]	; 0xb9
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80085cc:	9303      	str	r3, [sp, #12]
 80085ce:	9002      	str	r0, [sp, #8]
 80085d0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80085d2:	9301      	str	r3, [sp, #4]
 80085d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085d6:	9300      	str	r3, [sp, #0]
 80085d8:	4633      	mov	r3, r6
 80085da:	4622      	mov	r2, r4
 80085dc:	4641      	mov	r1, r8
 80085de:	4638      	mov	r0, r7
 80085e0:	f7ff fe26 	bl	8008230 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80085e4:	4628      	mov	r0, r5
 80085e6:	f7ff fe87 	bl	80082f8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80085ea:	2001      	movs	r0, #1
 80085ec:	e007      	b.n	80085fe <xTaskCreate+0x5e>
					vPortFree( pxStack );
 80085ee:	4648      	mov	r0, r9
 80085f0:	f001 f88e 	bl	8009710 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80085f4:	f04f 30ff 	mov.w	r0, #4294967295
 80085f8:	e001      	b.n	80085fe <xTaskCreate+0x5e>
 80085fa:	f04f 30ff 	mov.w	r0, #4294967295
	}
 80085fe:	b005      	add	sp, #20
 8008600:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08008604 <vTaskStartScheduler>:
{
 8008604:	b510      	push	{r4, lr}
 8008606:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008608:	2400      	movs	r4, #0
 800860a:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800860c:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800860e:	aa07      	add	r2, sp, #28
 8008610:	a906      	add	r1, sp, #24
 8008612:	a805      	add	r0, sp, #20
 8008614:	f7fe ff66 	bl	80074e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008618:	9b05      	ldr	r3, [sp, #20]
 800861a:	9302      	str	r3, [sp, #8]
 800861c:	9b06      	ldr	r3, [sp, #24]
 800861e:	9301      	str	r3, [sp, #4]
 8008620:	9400      	str	r4, [sp, #0]
 8008622:	4623      	mov	r3, r4
 8008624:	9a07      	ldr	r2, [sp, #28]
 8008626:	4919      	ldr	r1, [pc, #100]	; (800868c <vTaskStartScheduler+0x88>)
 8008628:	4819      	ldr	r0, [pc, #100]	; (8008690 <vTaskStartScheduler+0x8c>)
 800862a:	f7ff ff79 	bl	8008520 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800862e:	b358      	cbz	r0, 8008688 <vTaskStartScheduler+0x84>
			xReturn = xTimerCreateTimerTask();
 8008630:	f000 fc32 	bl	8008e98 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8008634:	2801      	cmp	r0, #1
 8008636:	d00d      	beq.n	8008654 <vTaskStartScheduler+0x50>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008638:	f1b0 3fff 	cmp.w	r0, #4294967295
 800863c:	d124      	bne.n	8008688 <vTaskStartScheduler+0x84>
 800863e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008642:	b672      	cpsid	i
 8008644:	f383 8811 	msr	BASEPRI, r3
 8008648:	f3bf 8f6f 	isb	sy
 800864c:	f3bf 8f4f 	dsb	sy
 8008650:	b662      	cpsie	i
 8008652:	e7fe      	b.n	8008652 <vTaskStartScheduler+0x4e>
 8008654:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008658:	b672      	cpsid	i
 800865a:	f383 8811 	msr	BASEPRI, r3
 800865e:	f3bf 8f6f 	isb	sy
 8008662:	f3bf 8f4f 	dsb	sy
 8008666:	b662      	cpsie	i
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008668:	4b0a      	ldr	r3, [pc, #40]	; (8008694 <vTaskStartScheduler+0x90>)
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	3354      	adds	r3, #84	; 0x54
 800866e:	4a0a      	ldr	r2, [pc, #40]	; (8008698 <vTaskStartScheduler+0x94>)
 8008670:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 8008672:	4b0a      	ldr	r3, [pc, #40]	; (800869c <vTaskStartScheduler+0x98>)
 8008674:	f04f 32ff 	mov.w	r2, #4294967295
 8008678:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800867a:	4b09      	ldr	r3, [pc, #36]	; (80086a0 <vTaskStartScheduler+0x9c>)
 800867c:	2201      	movs	r2, #1
 800867e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008680:	4b08      	ldr	r3, [pc, #32]	; (80086a4 <vTaskStartScheduler+0xa0>)
 8008682:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 8008684:	f000 fee2 	bl	800944c <xPortStartScheduler>
}
 8008688:	b008      	add	sp, #32
 800868a:	bd10      	pop	{r4, pc}
 800868c:	08013b54 	.word	0x08013b54
 8008690:	0800843d 	.word	0x0800843d
 8008694:	20009e28 	.word	0x20009e28
 8008698:	20000020 	.word	0x20000020
 800869c:	2000a2d4 	.word	0x2000a2d4
 80086a0:	2000a2f0 	.word	0x2000a2f0
 80086a4:	2000a31c 	.word	0x2000a31c

080086a8 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80086a8:	4a02      	ldr	r2, [pc, #8]	; (80086b4 <vTaskSuspendAll+0xc>)
 80086aa:	6813      	ldr	r3, [r2, #0]
 80086ac:	3301      	adds	r3, #1
 80086ae:	6013      	str	r3, [r2, #0]
}
 80086b0:	4770      	bx	lr
 80086b2:	bf00      	nop
 80086b4:	2000a2a0 	.word	0x2000a2a0

080086b8 <xTaskGetTickCount>:
		xTicks = xTickCount;
 80086b8:	4b01      	ldr	r3, [pc, #4]	; (80086c0 <xTaskGetTickCount+0x8>)
 80086ba:	6818      	ldr	r0, [r3, #0]
}
 80086bc:	4770      	bx	lr
 80086be:	bf00      	nop
 80086c0:	2000a31c 	.word	0x2000a31c

080086c4 <xTaskGetTickCountFromISR>:
{
 80086c4:	b508      	push	{r3, lr}
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80086c6:	f000 ff2b 	bl	8009520 <vPortValidateInterruptPriority>
		xReturn = xTickCount;
 80086ca:	4b01      	ldr	r3, [pc, #4]	; (80086d0 <xTaskGetTickCountFromISR+0xc>)
 80086cc:	6818      	ldr	r0, [r3, #0]
}
 80086ce:	bd08      	pop	{r3, pc}
 80086d0:	2000a31c 	.word	0x2000a31c

080086d4 <xTaskIncrementTick>:
{
 80086d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086d8:	4b40      	ldr	r3, [pc, #256]	; (80087dc <xTaskIncrementTick+0x108>)
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d16f      	bne.n	80087c0 <xTaskIncrementTick+0xec>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80086e0:	4b3f      	ldr	r3, [pc, #252]	; (80087e0 <xTaskIncrementTick+0x10c>)
 80086e2:	681d      	ldr	r5, [r3, #0]
 80086e4:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 80086e6:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80086e8:	b9d5      	cbnz	r5, 8008720 <xTaskIncrementTick+0x4c>
			taskSWITCH_DELAYED_LISTS();
 80086ea:	4b3e      	ldr	r3, [pc, #248]	; (80087e4 <xTaskIncrementTick+0x110>)
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	b153      	cbz	r3, 8008708 <xTaskIncrementTick+0x34>
 80086f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f6:	b672      	cpsid	i
 80086f8:	f383 8811 	msr	BASEPRI, r3
 80086fc:	f3bf 8f6f 	isb	sy
 8008700:	f3bf 8f4f 	dsb	sy
 8008704:	b662      	cpsie	i
 8008706:	e7fe      	b.n	8008706 <xTaskIncrementTick+0x32>
 8008708:	4a36      	ldr	r2, [pc, #216]	; (80087e4 <xTaskIncrementTick+0x110>)
 800870a:	6811      	ldr	r1, [r2, #0]
 800870c:	4b36      	ldr	r3, [pc, #216]	; (80087e8 <xTaskIncrementTick+0x114>)
 800870e:	6818      	ldr	r0, [r3, #0]
 8008710:	6010      	str	r0, [r2, #0]
 8008712:	6019      	str	r1, [r3, #0]
 8008714:	4a35      	ldr	r2, [pc, #212]	; (80087ec <xTaskIncrementTick+0x118>)
 8008716:	6813      	ldr	r3, [r2, #0]
 8008718:	3301      	adds	r3, #1
 800871a:	6013      	str	r3, [r2, #0]
 800871c:	f7ff fd72 	bl	8008204 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008720:	4b33      	ldr	r3, [pc, #204]	; (80087f0 <xTaskIncrementTick+0x11c>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	42ab      	cmp	r3, r5
 8008726:	d83e      	bhi.n	80087a6 <xTaskIncrementTick+0xd2>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008728:	4b2e      	ldr	r3, [pc, #184]	; (80087e4 <xTaskIncrementTick+0x110>)
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	b133      	cbz	r3, 800873e <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
 8008730:	2400      	movs	r4, #0
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008732:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 80087e4 <xTaskIncrementTick+0x110>
					prvAddTaskToReadyList( pxTCB );
 8008736:	4f2f      	ldr	r7, [pc, #188]	; (80087f4 <xTaskIncrementTick+0x120>)
 8008738:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 80087fc <xTaskIncrementTick+0x128>
 800873c:	e01b      	b.n	8008776 <xTaskIncrementTick+0xa2>
BaseType_t xSwitchRequired = pdFALSE;
 800873e:	2400      	movs	r4, #0
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008740:	4b2b      	ldr	r3, [pc, #172]	; (80087f0 <xTaskIncrementTick+0x11c>)
 8008742:	f04f 32ff 	mov.w	r2, #4294967295
 8008746:	601a      	str	r2, [r3, #0]
					break;
 8008748:	e02e      	b.n	80087a8 <xTaskIncrementTick+0xd4>
						xNextTaskUnblockTime = xItemValue;
 800874a:	4a29      	ldr	r2, [pc, #164]	; (80087f0 <xTaskIncrementTick+0x11c>)
 800874c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800874e:	e02b      	b.n	80087a8 <xTaskIncrementTick+0xd4>
					prvAddTaskToReadyList( pxTCB );
 8008750:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008754:	4649      	mov	r1, r9
 8008756:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
 800875a:	f7fe fee9 	bl	8007530 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800875e:	4b26      	ldr	r3, [pc, #152]	; (80087f8 <xTaskIncrementTick+0x124>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8008764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
 8008766:	429a      	cmp	r2, r3
 8008768:	bf28      	it	cs
 800876a:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800876c:	f8d8 3000 	ldr.w	r3, [r8]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d0e4      	beq.n	8008740 <xTaskIncrementTick+0x6c>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008776:	f8d8 3000 	ldr.w	r3, [r8]
 800877a:	68db      	ldr	r3, [r3, #12]
 800877c:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800877e:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 8008780:	429d      	cmp	r5, r3
 8008782:	d3e2      	bcc.n	800874a <xTaskIncrementTick+0x76>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008784:	f106 0904 	add.w	r9, r6, #4
 8008788:	4648      	mov	r0, r9
 800878a:	f7fe fef5 	bl	8007578 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800878e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8008790:	b11b      	cbz	r3, 800879a <xTaskIncrementTick+0xc6>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008792:	f106 0018 	add.w	r0, r6, #24
 8008796:	f7fe feef 	bl	8007578 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800879a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	4298      	cmp	r0, r3
 80087a0:	d9d6      	bls.n	8008750 <xTaskIncrementTick+0x7c>
 80087a2:	6038      	str	r0, [r7, #0]
 80087a4:	e7d4      	b.n	8008750 <xTaskIncrementTick+0x7c>
BaseType_t xSwitchRequired = pdFALSE;
 80087a6:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80087a8:	4b13      	ldr	r3, [pc, #76]	; (80087f8 <xTaskIncrementTick+0x124>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	4a11      	ldr	r2, [pc, #68]	; (80087fc <xTaskIncrementTick+0x128>)
 80087b6:	58d3      	ldr	r3, [r2, r3]
				xSwitchRequired = pdTRUE;
 80087b8:	2b02      	cmp	r3, #2
 80087ba:	bf28      	it	cs
 80087bc:	2401      	movcs	r4, #1
 80087be:	e004      	b.n	80087ca <xTaskIncrementTick+0xf6>
		++uxPendedTicks;
 80087c0:	4a0f      	ldr	r2, [pc, #60]	; (8008800 <xTaskIncrementTick+0x12c>)
 80087c2:	6813      	ldr	r3, [r2, #0]
 80087c4:	3301      	adds	r3, #1
 80087c6:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80087c8:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
 80087ca:	4b0e      	ldr	r3, [pc, #56]	; (8008804 <xTaskIncrementTick+0x130>)
 80087cc:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
 80087ce:	2b00      	cmp	r3, #0
}
 80087d0:	bf0c      	ite	eq
 80087d2:	4620      	moveq	r0, r4
 80087d4:	2001      	movne	r0, #1
 80087d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087da:	bf00      	nop
 80087dc:	2000a2a0 	.word	0x2000a2a0
 80087e0:	2000a31c 	.word	0x2000a31c
 80087e4:	20009e2c 	.word	0x20009e2c
 80087e8:	20009e30 	.word	0x20009e30
 80087ec:	2000a2d8 	.word	0x2000a2d8
 80087f0:	2000a2d4 	.word	0x2000a2d4
 80087f4:	2000a2a8 	.word	0x2000a2a8
 80087f8:	20009e28 	.word	0x20009e28
 80087fc:	20009e34 	.word	0x20009e34
 8008800:	2000a29c 	.word	0x2000a29c
 8008804:	2000a320 	.word	0x2000a320

08008808 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8008808:	4b38      	ldr	r3, [pc, #224]	; (80088ec <xTaskResumeAll+0xe4>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	b953      	cbnz	r3, 8008824 <xTaskResumeAll+0x1c>
 800880e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008812:	b672      	cpsid	i
 8008814:	f383 8811 	msr	BASEPRI, r3
 8008818:	f3bf 8f6f 	isb	sy
 800881c:	f3bf 8f4f 	dsb	sy
 8008820:	b662      	cpsie	i
 8008822:	e7fe      	b.n	8008822 <xTaskResumeAll+0x1a>
{
 8008824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	taskENTER_CRITICAL();
 8008828:	f000 fd6c 	bl	8009304 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800882c:	4b2f      	ldr	r3, [pc, #188]	; (80088ec <xTaskResumeAll+0xe4>)
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	3a01      	subs	r2, #1
 8008832:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d147      	bne.n	80088ca <xTaskResumeAll+0xc2>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800883a:	4b2d      	ldr	r3, [pc, #180]	; (80088f0 <xTaskResumeAll+0xe8>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d049      	beq.n	80088d6 <xTaskResumeAll+0xce>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008842:	4b2c      	ldr	r3, [pc, #176]	; (80088f4 <xTaskResumeAll+0xec>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d049      	beq.n	80088de <xTaskResumeAll+0xd6>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800884a:	4e2a      	ldr	r6, [pc, #168]	; (80088f4 <xTaskResumeAll+0xec>)
					prvAddTaskToReadyList( pxTCB );
 800884c:	4d2a      	ldr	r5, [pc, #168]	; (80088f8 <xTaskResumeAll+0xf0>)
 800884e:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 800890c <xTaskResumeAll+0x104>
 8008852:	e002      	b.n	800885a <xTaskResumeAll+0x52>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008854:	6833      	ldr	r3, [r6, #0]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d03f      	beq.n	80088da <xTaskResumeAll+0xd2>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800885a:	68f3      	ldr	r3, [r6, #12]
 800885c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800885e:	f104 0018 	add.w	r0, r4, #24
 8008862:	f7fe fe89 	bl	8007578 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008866:	1d27      	adds	r7, r4, #4
 8008868:	4638      	mov	r0, r7
 800886a:	f7fe fe85 	bl	8007578 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800886e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8008870:	682b      	ldr	r3, [r5, #0]
 8008872:	4298      	cmp	r0, r3
 8008874:	d900      	bls.n	8008878 <xTaskResumeAll+0x70>
 8008876:	6028      	str	r0, [r5, #0]
 8008878:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800887c:	4639      	mov	r1, r7
 800887e:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8008882:	f7fe fe55 	bl	8007530 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008886:	4b1d      	ldr	r3, [pc, #116]	; (80088fc <xTaskResumeAll+0xf4>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800888c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800888e:	429a      	cmp	r2, r3
 8008890:	d3e0      	bcc.n	8008854 <xTaskResumeAll+0x4c>
						xYieldPending = pdTRUE;
 8008892:	4b1b      	ldr	r3, [pc, #108]	; (8008900 <xTaskResumeAll+0xf8>)
 8008894:	2201      	movs	r2, #1
 8008896:	601a      	str	r2, [r3, #0]
 8008898:	e7dc      	b.n	8008854 <xTaskResumeAll+0x4c>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800889a:	3c01      	subs	r4, #1
 800889c:	d005      	beq.n	80088aa <xTaskResumeAll+0xa2>
							if( xTaskIncrementTick() != pdFALSE )
 800889e:	f7ff ff19 	bl	80086d4 <xTaskIncrementTick>
 80088a2:	2800      	cmp	r0, #0
 80088a4:	d0f9      	beq.n	800889a <xTaskResumeAll+0x92>
								xYieldPending = pdTRUE;
 80088a6:	6035      	str	r5, [r6, #0]
 80088a8:	e7f7      	b.n	800889a <xTaskResumeAll+0x92>
						uxPendedTicks = 0;
 80088aa:	4b16      	ldr	r3, [pc, #88]	; (8008904 <xTaskResumeAll+0xfc>)
 80088ac:	2200      	movs	r2, #0
 80088ae:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
 80088b0:	4b13      	ldr	r3, [pc, #76]	; (8008900 <xTaskResumeAll+0xf8>)
 80088b2:	681c      	ldr	r4, [r3, #0]
 80088b4:	b154      	cbz	r4, 80088cc <xTaskResumeAll+0xc4>
					taskYIELD_IF_USING_PREEMPTION();
 80088b6:	4b14      	ldr	r3, [pc, #80]	; (8008908 <xTaskResumeAll+0x100>)
 80088b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80088bc:	601a      	str	r2, [r3, #0]
 80088be:	f3bf 8f4f 	dsb	sy
 80088c2:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80088c6:	2401      	movs	r4, #1
 80088c8:	e000      	b.n	80088cc <xTaskResumeAll+0xc4>
BaseType_t xAlreadyYielded = pdFALSE;
 80088ca:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80088cc:	f000 fd40 	bl	8009350 <vPortExitCritical>
}
 80088d0:	4620      	mov	r0, r4
 80088d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
BaseType_t xAlreadyYielded = pdFALSE;
 80088d6:	2400      	movs	r4, #0
 80088d8:	e7f8      	b.n	80088cc <xTaskResumeAll+0xc4>
					prvResetNextTaskUnblockTime();
 80088da:	f7ff fc93 	bl	8008204 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80088de:	4b09      	ldr	r3, [pc, #36]	; (8008904 <xTaskResumeAll+0xfc>)
 80088e0:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80088e2:	2c00      	cmp	r4, #0
 80088e4:	d0e4      	beq.n	80088b0 <xTaskResumeAll+0xa8>
								xYieldPending = pdTRUE;
 80088e6:	4e06      	ldr	r6, [pc, #24]	; (8008900 <xTaskResumeAll+0xf8>)
 80088e8:	2501      	movs	r5, #1
 80088ea:	e7d8      	b.n	800889e <xTaskResumeAll+0x96>
 80088ec:	2000a2a0 	.word	0x2000a2a0
 80088f0:	2000a294 	.word	0x2000a294
 80088f4:	2000a2dc 	.word	0x2000a2dc
 80088f8:	2000a2a8 	.word	0x2000a2a8
 80088fc:	20009e28 	.word	0x20009e28
 8008900:	2000a320 	.word	0x2000a320
 8008904:	2000a29c 	.word	0x2000a29c
 8008908:	e000ed04 	.word	0xe000ed04
 800890c:	20009e34 	.word	0x20009e34

08008910 <vTaskDelay>:
	{
 8008910:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008912:	b1b8      	cbz	r0, 8008944 <vTaskDelay+0x34>
 8008914:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 8008916:	4b10      	ldr	r3, [pc, #64]	; (8008958 <vTaskDelay+0x48>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	b153      	cbz	r3, 8008932 <vTaskDelay+0x22>
 800891c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008920:	b672      	cpsid	i
 8008922:	f383 8811 	msr	BASEPRI, r3
 8008926:	f3bf 8f6f 	isb	sy
 800892a:	f3bf 8f4f 	dsb	sy
 800892e:	b662      	cpsie	i
 8008930:	e7fe      	b.n	8008930 <vTaskDelay+0x20>
			vTaskSuspendAll();
 8008932:	f7ff feb9 	bl	80086a8 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008936:	2100      	movs	r1, #0
 8008938:	4620      	mov	r0, r4
 800893a:	f7ff fdb3 	bl	80084a4 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800893e:	f7ff ff63 	bl	8008808 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8008942:	b938      	cbnz	r0, 8008954 <vTaskDelay+0x44>
			portYIELD_WITHIN_API();
 8008944:	4b05      	ldr	r3, [pc, #20]	; (800895c <vTaskDelay+0x4c>)
 8008946:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800894a:	601a      	str	r2, [r3, #0]
 800894c:	f3bf 8f4f 	dsb	sy
 8008950:	f3bf 8f6f 	isb	sy
	}
 8008954:	bd10      	pop	{r4, pc}
 8008956:	bf00      	nop
 8008958:	2000a2a0 	.word	0x2000a2a0
 800895c:	e000ed04 	.word	0xe000ed04

08008960 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008960:	4b25      	ldr	r3, [pc, #148]	; (80089f8 <vTaskSwitchContext+0x98>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	b11b      	cbz	r3, 800896e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8008966:	4b25      	ldr	r3, [pc, #148]	; (80089fc <vTaskSwitchContext+0x9c>)
 8008968:	2201      	movs	r2, #1
 800896a:	601a      	str	r2, [r3, #0]
 800896c:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800896e:	4b23      	ldr	r3, [pc, #140]	; (80089fc <vTaskSwitchContext+0x9c>)
 8008970:	2200      	movs	r2, #0
 8008972:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008974:	4b22      	ldr	r3, [pc, #136]	; (8008a00 <vTaskSwitchContext+0xa0>)
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800897c:	0092      	lsls	r2, r2, #2
 800897e:	4921      	ldr	r1, [pc, #132]	; (8008a04 <vTaskSwitchContext+0xa4>)
 8008980:	588a      	ldr	r2, [r1, r2]
 8008982:	b9a2      	cbnz	r2, 80089ae <vTaskSwitchContext+0x4e>
 8008984:	b143      	cbz	r3, 8008998 <vTaskSwitchContext+0x38>
 8008986:	460a      	mov	r2, r1
 8008988:	3b01      	subs	r3, #1
 800898a:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800898e:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8008992:	b961      	cbnz	r1, 80089ae <vTaskSwitchContext+0x4e>
 8008994:	2b00      	cmp	r3, #0
 8008996:	d1f7      	bne.n	8008988 <vTaskSwitchContext+0x28>
 8008998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800899c:	b672      	cpsid	i
 800899e:	f383 8811 	msr	BASEPRI, r3
 80089a2:	f3bf 8f6f 	isb	sy
 80089a6:	f3bf 8f4f 	dsb	sy
 80089aa:	b662      	cpsie	i
 80089ac:	e7fe      	b.n	80089ac <vTaskSwitchContext+0x4c>
 80089ae:	4a15      	ldr	r2, [pc, #84]	; (8008a04 <vTaskSwitchContext+0xa4>)
 80089b0:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80089b4:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 80089b8:	6848      	ldr	r0, [r1, #4]
 80089ba:	6840      	ldr	r0, [r0, #4]
 80089bc:	6048      	str	r0, [r1, #4]
 80089be:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80089c2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80089c6:	3208      	adds	r2, #8
 80089c8:	4290      	cmp	r0, r2
 80089ca:	d00f      	beq.n	80089ec <vTaskSwitchContext+0x8c>
 80089cc:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80089d0:	4a0c      	ldr	r2, [pc, #48]	; (8008a04 <vTaskSwitchContext+0xa4>)
 80089d2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80089d6:	6852      	ldr	r2, [r2, #4]
 80089d8:	68d1      	ldr	r1, [r2, #12]
 80089da:	4a0b      	ldr	r2, [pc, #44]	; (8008a08 <vTaskSwitchContext+0xa8>)
 80089dc:	6011      	str	r1, [r2, #0]
 80089de:	4908      	ldr	r1, [pc, #32]	; (8008a00 <vTaskSwitchContext+0xa0>)
 80089e0:	600b      	str	r3, [r1, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80089e2:	6813      	ldr	r3, [r2, #0]
 80089e4:	3354      	adds	r3, #84	; 0x54
 80089e6:	4a09      	ldr	r2, [pc, #36]	; (8008a0c <vTaskSwitchContext+0xac>)
 80089e8:	6013      	str	r3, [r2, #0]
}
 80089ea:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80089ec:	6840      	ldr	r0, [r0, #4]
 80089ee:	4a05      	ldr	r2, [pc, #20]	; (8008a04 <vTaskSwitchContext+0xa4>)
 80089f0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80089f4:	6050      	str	r0, [r2, #4]
 80089f6:	e7e9      	b.n	80089cc <vTaskSwitchContext+0x6c>
 80089f8:	2000a2a0 	.word	0x2000a2a0
 80089fc:	2000a320 	.word	0x2000a320
 8008a00:	2000a2a8 	.word	0x2000a2a8
 8008a04:	20009e34 	.word	0x20009e34
 8008a08:	20009e28 	.word	0x20009e28
 8008a0c:	20000020 	.word	0x20000020

08008a10 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8008a10:	b158      	cbz	r0, 8008a2a <vTaskPlaceOnEventList+0x1a>
{
 8008a12:	b510      	push	{r4, lr}
 8008a14:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008a16:	4b0a      	ldr	r3, [pc, #40]	; (8008a40 <vTaskPlaceOnEventList+0x30>)
 8008a18:	6819      	ldr	r1, [r3, #0]
 8008a1a:	3118      	adds	r1, #24
 8008a1c:	f7fe fd93 	bl	8007546 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008a20:	2101      	movs	r1, #1
 8008a22:	4620      	mov	r0, r4
 8008a24:	f7ff fd3e 	bl	80084a4 <prvAddCurrentTaskToDelayedList>
}
 8008a28:	bd10      	pop	{r4, pc}
 8008a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a2e:	b672      	cpsid	i
 8008a30:	f383 8811 	msr	BASEPRI, r3
 8008a34:	f3bf 8f6f 	isb	sy
 8008a38:	f3bf 8f4f 	dsb	sy
 8008a3c:	b662      	cpsie	i
	configASSERT( pxEventList );
 8008a3e:	e7fe      	b.n	8008a3e <vTaskPlaceOnEventList+0x2e>
 8008a40:	20009e28 	.word	0x20009e28

08008a44 <vTaskPlaceOnEventListRestricted>:
	{
 8008a44:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 8008a46:	b178      	cbz	r0, 8008a68 <vTaskPlaceOnEventListRestricted+0x24>
 8008a48:	460d      	mov	r5, r1
 8008a4a:	4614      	mov	r4, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008a4c:	4b0c      	ldr	r3, [pc, #48]	; (8008a80 <vTaskPlaceOnEventListRestricted+0x3c>)
 8008a4e:	6819      	ldr	r1, [r3, #0]
 8008a50:	3118      	adds	r1, #24
 8008a52:	f7fe fd6d 	bl	8007530 <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8008a56:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008a58:	4621      	mov	r1, r4
 8008a5a:	bf0c      	ite	eq
 8008a5c:	4628      	moveq	r0, r5
 8008a5e:	f04f 30ff 	movne.w	r0, #4294967295
 8008a62:	f7ff fd1f 	bl	80084a4 <prvAddCurrentTaskToDelayedList>
	}
 8008a66:	bd38      	pop	{r3, r4, r5, pc}
 8008a68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a6c:	b672      	cpsid	i
 8008a6e:	f383 8811 	msr	BASEPRI, r3
 8008a72:	f3bf 8f6f 	isb	sy
 8008a76:	f3bf 8f4f 	dsb	sy
 8008a7a:	b662      	cpsie	i
		configASSERT( pxEventList );
 8008a7c:	e7fe      	b.n	8008a7c <vTaskPlaceOnEventListRestricted+0x38>
 8008a7e:	bf00      	nop
 8008a80:	20009e28 	.word	0x20009e28

08008a84 <xTaskRemoveFromEventList>:
{
 8008a84:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a86:	68c3      	ldr	r3, [r0, #12]
 8008a88:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8008a8a:	b324      	cbz	r4, 8008ad6 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008a8c:	f104 0518 	add.w	r5, r4, #24
 8008a90:	4628      	mov	r0, r5
 8008a92:	f7fe fd71 	bl	8007578 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008a96:	4b19      	ldr	r3, [pc, #100]	; (8008afc <xTaskRemoveFromEventList+0x78>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	bb3b      	cbnz	r3, 8008aec <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008a9c:	1d25      	adds	r5, r4, #4
 8008a9e:	4628      	mov	r0, r5
 8008aa0:	f7fe fd6a 	bl	8007578 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008aa4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8008aa6:	4b16      	ldr	r3, [pc, #88]	; (8008b00 <xTaskRemoveFromEventList+0x7c>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4298      	cmp	r0, r3
 8008aac:	d901      	bls.n	8008ab2 <xTaskRemoveFromEventList+0x2e>
 8008aae:	4b14      	ldr	r3, [pc, #80]	; (8008b00 <xTaskRemoveFromEventList+0x7c>)
 8008ab0:	6018      	str	r0, [r3, #0]
 8008ab2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008ab6:	4629      	mov	r1, r5
 8008ab8:	4b12      	ldr	r3, [pc, #72]	; (8008b04 <xTaskRemoveFromEventList+0x80>)
 8008aba:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008abe:	f7fe fd37 	bl	8007530 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008ac2:	4b11      	ldr	r3, [pc, #68]	; (8008b08 <xTaskRemoveFromEventList+0x84>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d913      	bls.n	8008af6 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
 8008ace:	2001      	movs	r0, #1
 8008ad0:	4b0e      	ldr	r3, [pc, #56]	; (8008b0c <xTaskRemoveFromEventList+0x88>)
 8008ad2:	6018      	str	r0, [r3, #0]
 8008ad4:	e010      	b.n	8008af8 <xTaskRemoveFromEventList+0x74>
 8008ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ada:	b672      	cpsid	i
 8008adc:	f383 8811 	msr	BASEPRI, r3
 8008ae0:	f3bf 8f6f 	isb	sy
 8008ae4:	f3bf 8f4f 	dsb	sy
 8008ae8:	b662      	cpsie	i
	configASSERT( pxUnblockedTCB );
 8008aea:	e7fe      	b.n	8008aea <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008aec:	4629      	mov	r1, r5
 8008aee:	4808      	ldr	r0, [pc, #32]	; (8008b10 <xTaskRemoveFromEventList+0x8c>)
 8008af0:	f7fe fd1e 	bl	8007530 <vListInsertEnd>
 8008af4:	e7e5      	b.n	8008ac2 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
 8008af6:	2000      	movs	r0, #0
}
 8008af8:	bd38      	pop	{r3, r4, r5, pc}
 8008afa:	bf00      	nop
 8008afc:	2000a2a0 	.word	0x2000a2a0
 8008b00:	2000a2a8 	.word	0x2000a2a8
 8008b04:	20009e34 	.word	0x20009e34
 8008b08:	20009e28 	.word	0x20009e28
 8008b0c:	2000a320 	.word	0x2000a320
 8008b10:	2000a2dc 	.word	0x2000a2dc

08008b14 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008b14:	4b03      	ldr	r3, [pc, #12]	; (8008b24 <vTaskInternalSetTimeOutState+0x10>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008b1a:	4b03      	ldr	r3, [pc, #12]	; (8008b28 <vTaskInternalSetTimeOutState+0x14>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	6043      	str	r3, [r0, #4]
}
 8008b20:	4770      	bx	lr
 8008b22:	bf00      	nop
 8008b24:	2000a2d8 	.word	0x2000a2d8
 8008b28:	2000a31c 	.word	0x2000a31c

08008b2c <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
 8008b2c:	b1d0      	cbz	r0, 8008b64 <xTaskCheckForTimeOut+0x38>
{
 8008b2e:	b570      	push	{r4, r5, r6, lr}
 8008b30:	460c      	mov	r4, r1
 8008b32:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 8008b34:	b309      	cbz	r1, 8008b7a <xTaskCheckForTimeOut+0x4e>
	taskENTER_CRITICAL();
 8008b36:	f000 fbe5 	bl	8009304 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8008b3a:	4b1d      	ldr	r3, [pc, #116]	; (8008bb0 <xTaskCheckForTimeOut+0x84>)
 8008b3c:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8008b3e:	6823      	ldr	r3, [r4, #0]
 8008b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b44:	d02c      	beq.n	8008ba0 <xTaskCheckForTimeOut+0x74>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008b46:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008b48:	481a      	ldr	r0, [pc, #104]	; (8008bb4 <xTaskCheckForTimeOut+0x88>)
 8008b4a:	6800      	ldr	r0, [r0, #0]
 8008b4c:	682e      	ldr	r6, [r5, #0]
 8008b4e:	4286      	cmp	r6, r0
 8008b50:	d001      	beq.n	8008b56 <xTaskCheckForTimeOut+0x2a>
 8008b52:	428a      	cmp	r2, r1
 8008b54:	d929      	bls.n	8008baa <xTaskCheckForTimeOut+0x7e>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008b56:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008b58:	4283      	cmp	r3, r0
 8008b5a:	d819      	bhi.n	8008b90 <xTaskCheckForTimeOut+0x64>
			*pxTicksToWait = 0;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8008b60:	2401      	movs	r4, #1
 8008b62:	e01e      	b.n	8008ba2 <xTaskCheckForTimeOut+0x76>
 8008b64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b68:	b672      	cpsid	i
 8008b6a:	f383 8811 	msr	BASEPRI, r3
 8008b6e:	f3bf 8f6f 	isb	sy
 8008b72:	f3bf 8f4f 	dsb	sy
 8008b76:	b662      	cpsie	i
	configASSERT( pxTimeOut );
 8008b78:	e7fe      	b.n	8008b78 <xTaskCheckForTimeOut+0x4c>
 8008b7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b7e:	b672      	cpsid	i
 8008b80:	f383 8811 	msr	BASEPRI, r3
 8008b84:	f3bf 8f6f 	isb	sy
 8008b88:	f3bf 8f4f 	dsb	sy
 8008b8c:	b662      	cpsie	i
	configASSERT( pxTicksToWait );
 8008b8e:	e7fe      	b.n	8008b8e <xTaskCheckForTimeOut+0x62>
			*pxTicksToWait -= xElapsedTime;
 8008b90:	1a5b      	subs	r3, r3, r1
 8008b92:	4413      	add	r3, r2
 8008b94:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008b96:	4628      	mov	r0, r5
 8008b98:	f7ff ffbc 	bl	8008b14 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008b9c:	2400      	movs	r4, #0
 8008b9e:	e000      	b.n	8008ba2 <xTaskCheckForTimeOut+0x76>
				xReturn = pdFALSE;
 8008ba0:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8008ba2:	f000 fbd5 	bl	8009350 <vPortExitCritical>
}
 8008ba6:	4620      	mov	r0, r4
 8008ba8:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = pdTRUE;
 8008baa:	2401      	movs	r4, #1
 8008bac:	e7f9      	b.n	8008ba2 <xTaskCheckForTimeOut+0x76>
 8008bae:	bf00      	nop
 8008bb0:	2000a31c 	.word	0x2000a31c
 8008bb4:	2000a2d8 	.word	0x2000a2d8

08008bb8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8008bb8:	4b01      	ldr	r3, [pc, #4]	; (8008bc0 <vTaskMissedYield+0x8>)
 8008bba:	2201      	movs	r2, #1
 8008bbc:	601a      	str	r2, [r3, #0]
}
 8008bbe:	4770      	bx	lr
 8008bc0:	2000a320 	.word	0x2000a320

08008bc4 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8008bc4:	4b01      	ldr	r3, [pc, #4]	; (8008bcc <xTaskGetCurrentTaskHandle+0x8>)
 8008bc6:	6818      	ldr	r0, [r3, #0]
	}
 8008bc8:	4770      	bx	lr
 8008bca:	bf00      	nop
 8008bcc:	20009e28 	.word	0x20009e28

08008bd0 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8008bd0:	4b05      	ldr	r3, [pc, #20]	; (8008be8 <xTaskGetSchedulerState+0x18>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	b133      	cbz	r3, 8008be4 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008bd6:	4b05      	ldr	r3, [pc, #20]	; (8008bec <xTaskGetSchedulerState+0x1c>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	bf0c      	ite	eq
 8008bde:	2002      	moveq	r0, #2
 8008be0:	2000      	movne	r0, #0
 8008be2:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008be4:	2001      	movs	r0, #1
	}
 8008be6:	4770      	bx	lr
 8008be8:	2000a2f0 	.word	0x2000a2f0
 8008bec:	2000a2a0 	.word	0x2000a2a0

08008bf0 <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	d03f      	beq.n	8008c74 <xTaskPriorityInherit+0x84>
	{
 8008bf4:	b538      	push	{r3, r4, r5, lr}
 8008bf6:	4604      	mov	r4, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008bf8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8008bfa:	4a1f      	ldr	r2, [pc, #124]	; (8008c78 <xTaskPriorityInherit+0x88>)
 8008bfc:	6812      	ldr	r2, [r2, #0]
 8008bfe:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d22e      	bcs.n	8008c62 <xTaskPriorityInherit+0x72>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008c04:	6982      	ldr	r2, [r0, #24]
 8008c06:	2a00      	cmp	r2, #0
 8008c08:	db05      	blt.n	8008c16 <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c0a:	4a1b      	ldr	r2, [pc, #108]	; (8008c78 <xTaskPriorityInherit+0x88>)
 8008c0c:	6812      	ldr	r2, [r2, #0]
 8008c0e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8008c10:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8008c14:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008c16:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008c1a:	4a18      	ldr	r2, [pc, #96]	; (8008c7c <xTaskPriorityInherit+0x8c>)
 8008c1c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008c20:	6962      	ldr	r2, [r4, #20]
 8008c22:	429a      	cmp	r2, r3
 8008c24:	d005      	beq.n	8008c32 <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008c26:	4b14      	ldr	r3, [pc, #80]	; (8008c78 <xTaskPriorityInherit+0x88>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c2c:	62e3      	str	r3, [r4, #44]	; 0x2c
				xReturn = pdTRUE;
 8008c2e:	2001      	movs	r0, #1
 8008c30:	e01f      	b.n	8008c72 <xTaskPriorityInherit+0x82>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c32:	1d25      	adds	r5, r4, #4
 8008c34:	4628      	mov	r0, r5
 8008c36:	f7fe fc9f 	bl	8007578 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008c3a:	4b0f      	ldr	r3, [pc, #60]	; (8008c78 <xTaskPriorityInherit+0x88>)
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8008c40:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008c42:	4b0f      	ldr	r3, [pc, #60]	; (8008c80 <xTaskPriorityInherit+0x90>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4298      	cmp	r0, r3
 8008c48:	d901      	bls.n	8008c4e <xTaskPriorityInherit+0x5e>
 8008c4a:	4b0d      	ldr	r3, [pc, #52]	; (8008c80 <xTaskPriorityInherit+0x90>)
 8008c4c:	6018      	str	r0, [r3, #0]
 8008c4e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008c52:	4629      	mov	r1, r5
 8008c54:	4b09      	ldr	r3, [pc, #36]	; (8008c7c <xTaskPriorityInherit+0x8c>)
 8008c56:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008c5a:	f7fe fc69 	bl	8007530 <vListInsertEnd>
				xReturn = pdTRUE;
 8008c5e:	2001      	movs	r0, #1
 8008c60:	e007      	b.n	8008c72 <xTaskPriorityInherit+0x82>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008c62:	4b05      	ldr	r3, [pc, #20]	; (8008c78 <xTaskPriorityInherit+0x88>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8008c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c6a:	4298      	cmp	r0, r3
 8008c6c:	bf2c      	ite	cs
 8008c6e:	2000      	movcs	r0, #0
 8008c70:	2001      	movcc	r0, #1
	}
 8008c72:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 8008c74:	2000      	movs	r0, #0
	}
 8008c76:	4770      	bx	lr
 8008c78:	20009e28 	.word	0x20009e28
 8008c7c:	20009e34 	.word	0x20009e34
 8008c80:	2000a2a8 	.word	0x2000a2a8

08008c84 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8008c84:	2800      	cmp	r0, #0
 8008c86:	d03f      	beq.n	8008d08 <xTaskPriorityDisinherit+0x84>
	{
 8008c88:	b538      	push	{r3, r4, r5, lr}
 8008c8a:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 8008c8c:	4b1f      	ldr	r3, [pc, #124]	; (8008d0c <xTaskPriorityDisinherit+0x88>)
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4283      	cmp	r3, r0
 8008c92:	d00a      	beq.n	8008caa <xTaskPriorityDisinherit+0x26>
 8008c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c98:	b672      	cpsid	i
 8008c9a:	f383 8811 	msr	BASEPRI, r3
 8008c9e:	f3bf 8f6f 	isb	sy
 8008ca2:	f3bf 8f4f 	dsb	sy
 8008ca6:	b662      	cpsie	i
 8008ca8:	e7fe      	b.n	8008ca8 <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 8008caa:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8008cac:	b953      	cbnz	r3, 8008cc4 <xTaskPriorityDisinherit+0x40>
 8008cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cb2:	b672      	cpsid	i
 8008cb4:	f383 8811 	msr	BASEPRI, r3
 8008cb8:	f3bf 8f6f 	isb	sy
 8008cbc:	f3bf 8f4f 	dsb	sy
 8008cc0:	b662      	cpsie	i
 8008cc2:	e7fe      	b.n	8008cc2 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
 8008cc4:	3b01      	subs	r3, #1
 8008cc6:	6503      	str	r3, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008cc8:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8008cca:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008ccc:	4291      	cmp	r1, r2
 8008cce:	d000      	beq.n	8008cd2 <xTaskPriorityDisinherit+0x4e>
 8008cd0:	b10b      	cbz	r3, 8008cd6 <xTaskPriorityDisinherit+0x52>
	BaseType_t xReturn = pdFALSE;
 8008cd2:	2000      	movs	r0, #0
	}
 8008cd4:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008cd6:	1d05      	adds	r5, r0, #4
 8008cd8:	4628      	mov	r0, r5
 8008cda:	f7fe fc4d 	bl	8007578 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008cde:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008ce0:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ce2:	f1c0 0338 	rsb	r3, r0, #56	; 0x38
 8008ce6:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8008ce8:	4b09      	ldr	r3, [pc, #36]	; (8008d10 <xTaskPriorityDisinherit+0x8c>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4298      	cmp	r0, r3
 8008cee:	d901      	bls.n	8008cf4 <xTaskPriorityDisinherit+0x70>
 8008cf0:	4b07      	ldr	r3, [pc, #28]	; (8008d10 <xTaskPriorityDisinherit+0x8c>)
 8008cf2:	6018      	str	r0, [r3, #0]
 8008cf4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008cf8:	4629      	mov	r1, r5
 8008cfa:	4b06      	ldr	r3, [pc, #24]	; (8008d14 <xTaskPriorityDisinherit+0x90>)
 8008cfc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008d00:	f7fe fc16 	bl	8007530 <vListInsertEnd>
					xReturn = pdTRUE;
 8008d04:	2001      	movs	r0, #1
 8008d06:	e7e5      	b.n	8008cd4 <xTaskPriorityDisinherit+0x50>
	BaseType_t xReturn = pdFALSE;
 8008d08:	2000      	movs	r0, #0
	}
 8008d0a:	4770      	bx	lr
 8008d0c:	20009e28 	.word	0x20009e28
 8008d10:	2000a2a8 	.word	0x2000a2a8
 8008d14:	20009e34 	.word	0x20009e34

08008d18 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 8008d18:	2800      	cmp	r0, #0
 8008d1a:	d04b      	beq.n	8008db4 <vTaskPriorityDisinheritAfterTimeout+0x9c>
	{
 8008d1c:	b538      	push	{r3, r4, r5, lr}
 8008d1e:	460b      	mov	r3, r1
 8008d20:	4604      	mov	r4, r0
			configASSERT( pxTCB->uxMutexesHeld );
 8008d22:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8008d24:	b951      	cbnz	r1, 8008d3c <vTaskPriorityDisinheritAfterTimeout+0x24>
 8008d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d2a:	b672      	cpsid	i
 8008d2c:	f383 8811 	msr	BASEPRI, r3
 8008d30:	f3bf 8f6f 	isb	sy
 8008d34:	f3bf 8f4f 	dsb	sy
 8008d38:	b662      	cpsie	i
 8008d3a:	e7fe      	b.n	8008d3a <vTaskPriorityDisinheritAfterTimeout+0x22>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008d3c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	bf38      	it	cc
 8008d42:	4613      	movcc	r3, r2
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008d44:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008d46:	2901      	cmp	r1, #1
 8008d48:	d101      	bne.n	8008d4e <vTaskPriorityDisinheritAfterTimeout+0x36>
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d100      	bne.n	8008d50 <vTaskPriorityDisinheritAfterTimeout+0x38>
	}
 8008d4e:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
 8008d50:	4919      	ldr	r1, [pc, #100]	; (8008db8 <vTaskPriorityDisinheritAfterTimeout+0xa0>)
 8008d52:	6809      	ldr	r1, [r1, #0]
 8008d54:	4281      	cmp	r1, r0
 8008d56:	d022      	beq.n	8008d9e <vTaskPriorityDisinheritAfterTimeout+0x86>
					pxTCB->uxPriority = uxPriorityToUse;
 8008d58:	62c3      	str	r3, [r0, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008d5a:	6981      	ldr	r1, [r0, #24]
 8008d5c:	2900      	cmp	r1, #0
 8008d5e:	db02      	blt.n	8008d66 <vTaskPriorityDisinheritAfterTimeout+0x4e>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d60:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8008d64:	6183      	str	r3, [r0, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008d66:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008d6a:	4b14      	ldr	r3, [pc, #80]	; (8008dbc <vTaskPriorityDisinheritAfterTimeout+0xa4>)
 8008d6c:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8008d70:	6963      	ldr	r3, [r4, #20]
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d1eb      	bne.n	8008d4e <vTaskPriorityDisinheritAfterTimeout+0x36>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d76:	1d25      	adds	r5, r4, #4
 8008d78:	4628      	mov	r0, r5
 8008d7a:	f7fe fbfd 	bl	8007578 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 8008d7e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8008d80:	4b0f      	ldr	r3, [pc, #60]	; (8008dc0 <vTaskPriorityDisinheritAfterTimeout+0xa8>)
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4298      	cmp	r0, r3
 8008d86:	d901      	bls.n	8008d8c <vTaskPriorityDisinheritAfterTimeout+0x74>
 8008d88:	4b0d      	ldr	r3, [pc, #52]	; (8008dc0 <vTaskPriorityDisinheritAfterTimeout+0xa8>)
 8008d8a:	6018      	str	r0, [r3, #0]
 8008d8c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008d90:	4629      	mov	r1, r5
 8008d92:	4b0a      	ldr	r3, [pc, #40]	; (8008dbc <vTaskPriorityDisinheritAfterTimeout+0xa4>)
 8008d94:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008d98:	f7fe fbca 	bl	8007530 <vListInsertEnd>
	}
 8008d9c:	e7d7      	b.n	8008d4e <vTaskPriorityDisinheritAfterTimeout+0x36>
 8008d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008da2:	b672      	cpsid	i
 8008da4:	f383 8811 	msr	BASEPRI, r3
 8008da8:	f3bf 8f6f 	isb	sy
 8008dac:	f3bf 8f4f 	dsb	sy
 8008db0:	b662      	cpsie	i
					configASSERT( pxTCB != pxCurrentTCB );
 8008db2:	e7fe      	b.n	8008db2 <vTaskPriorityDisinheritAfterTimeout+0x9a>
 8008db4:	4770      	bx	lr
 8008db6:	bf00      	nop
 8008db8:	20009e28 	.word	0x20009e28
 8008dbc:	20009e34 	.word	0x20009e34
 8008dc0:	2000a2a8 	.word	0x2000a2a8

08008dc4 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8008dc4:	4b05      	ldr	r3, [pc, #20]	; (8008ddc <pvTaskIncrementMutexHeldCount+0x18>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	b123      	cbz	r3, 8008dd4 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 8008dca:	4b04      	ldr	r3, [pc, #16]	; (8008ddc <pvTaskIncrementMutexHeldCount+0x18>)
 8008dcc:	681a      	ldr	r2, [r3, #0]
 8008dce:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8008dd0:	3301      	adds	r3, #1
 8008dd2:	6513      	str	r3, [r2, #80]	; 0x50
		return pxCurrentTCB;
 8008dd4:	4b01      	ldr	r3, [pc, #4]	; (8008ddc <pvTaskIncrementMutexHeldCount+0x18>)
 8008dd6:	6818      	ldr	r0, [r3, #0]
	}
 8008dd8:	4770      	bx	lr
 8008dda:	bf00      	nop
 8008ddc:	20009e28 	.word	0x20009e28

08008de0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008de0:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008de2:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008de4:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008de6:	4291      	cmp	r1, r2
 8008de8:	d80c      	bhi.n	8008e04 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008dea:	1ad2      	subs	r2, r2, r3
 8008dec:	6983      	ldr	r3, [r0, #24]
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d301      	bcc.n	8008df6 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008df2:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
 8008df4:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008df6:	1d01      	adds	r1, r0, #4
 8008df8:	4b09      	ldr	r3, [pc, #36]	; (8008e20 <prvInsertTimerInActiveList+0x40>)
 8008dfa:	6818      	ldr	r0, [r3, #0]
 8008dfc:	f7fe fba3 	bl	8007546 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8008e00:	2000      	movs	r0, #0
 8008e02:	e7f7      	b.n	8008df4 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008e04:	429a      	cmp	r2, r3
 8008e06:	d203      	bcs.n	8008e10 <prvInsertTimerInActiveList+0x30>
 8008e08:	4299      	cmp	r1, r3
 8008e0a:	d301      	bcc.n	8008e10 <prvInsertTimerInActiveList+0x30>
			xProcessTimerNow = pdTRUE;
 8008e0c:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8008e0e:	e7f1      	b.n	8008df4 <prvInsertTimerInActiveList+0x14>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008e10:	1d01      	adds	r1, r0, #4
 8008e12:	4b04      	ldr	r3, [pc, #16]	; (8008e24 <prvInsertTimerInActiveList+0x44>)
 8008e14:	6818      	ldr	r0, [r3, #0]
 8008e16:	f7fe fb96 	bl	8007546 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8008e1a:	2000      	movs	r0, #0
 8008e1c:	e7ea      	b.n	8008df4 <prvInsertTimerInActiveList+0x14>
 8008e1e:	bf00      	nop
 8008e20:	2000a328 	.word	0x2000a328
 8008e24:	2000a324 	.word	0x2000a324

08008e28 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008e28:	b530      	push	{r4, r5, lr}
 8008e2a:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008e2c:	f000 fa6a 	bl	8009304 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008e30:	4b11      	ldr	r3, [pc, #68]	; (8008e78 <prvCheckForValidListAndQueue+0x50>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	b11b      	cbz	r3, 8008e3e <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e36:	f000 fa8b 	bl	8009350 <vPortExitCritical>
}
 8008e3a:	b003      	add	sp, #12
 8008e3c:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 8008e3e:	4d0f      	ldr	r5, [pc, #60]	; (8008e7c <prvCheckForValidListAndQueue+0x54>)
 8008e40:	4628      	mov	r0, r5
 8008e42:	f7fe fb67 	bl	8007514 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008e46:	4c0e      	ldr	r4, [pc, #56]	; (8008e80 <prvCheckForValidListAndQueue+0x58>)
 8008e48:	4620      	mov	r0, r4
 8008e4a:	f7fe fb63 	bl	8007514 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008e4e:	4b0d      	ldr	r3, [pc, #52]	; (8008e84 <prvCheckForValidListAndQueue+0x5c>)
 8008e50:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008e52:	4b0d      	ldr	r3, [pc, #52]	; (8008e88 <prvCheckForValidListAndQueue+0x60>)
 8008e54:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008e56:	2300      	movs	r3, #0
 8008e58:	9300      	str	r3, [sp, #0]
 8008e5a:	4b0c      	ldr	r3, [pc, #48]	; (8008e8c <prvCheckForValidListAndQueue+0x64>)
 8008e5c:	4a0c      	ldr	r2, [pc, #48]	; (8008e90 <prvCheckForValidListAndQueue+0x68>)
 8008e5e:	2110      	movs	r1, #16
 8008e60:	200a      	movs	r0, #10
 8008e62:	f7fe fc71 	bl	8007748 <xQueueGenericCreateStatic>
 8008e66:	4b04      	ldr	r3, [pc, #16]	; (8008e78 <prvCheckForValidListAndQueue+0x50>)
 8008e68:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 8008e6a:	2800      	cmp	r0, #0
 8008e6c:	d0e3      	beq.n	8008e36 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008e6e:	4909      	ldr	r1, [pc, #36]	; (8008e94 <prvCheckForValidListAndQueue+0x6c>)
 8008e70:	f7ff f95a 	bl	8008128 <vQueueAddToRegistry>
 8008e74:	e7df      	b.n	8008e36 <prvCheckForValidListAndQueue+0xe>
 8008e76:	bf00      	nop
 8008e78:	2000a448 	.word	0x2000a448
 8008e7c:	2000a3cc 	.word	0x2000a3cc
 8008e80:	2000a3e0 	.word	0x2000a3e0
 8008e84:	2000a324 	.word	0x2000a324
 8008e88:	2000a328 	.word	0x2000a328
 8008e8c:	2000a3f8 	.word	0x2000a3f8
 8008e90:	2000a32c 	.word	0x2000a32c
 8008e94:	08013b5c 	.word	0x08013b5c

08008e98 <xTimerCreateTimerTask>:
{
 8008e98:	b510      	push	{r4, lr}
 8008e9a:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8008e9c:	f7ff ffc4 	bl	8008e28 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8008ea0:	4b13      	ldr	r3, [pc, #76]	; (8008ef0 <xTimerCreateTimerTask+0x58>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	b1cb      	cbz	r3, 8008eda <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008ea6:	2400      	movs	r4, #0
 8008ea8:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008eaa:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008eac:	aa07      	add	r2, sp, #28
 8008eae:	a906      	add	r1, sp, #24
 8008eb0:	a805      	add	r0, sp, #20
 8008eb2:	f7fe fb23 	bl	80074fc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008eb6:	9b05      	ldr	r3, [sp, #20]
 8008eb8:	9302      	str	r3, [sp, #8]
 8008eba:	9b06      	ldr	r3, [sp, #24]
 8008ebc:	9301      	str	r3, [sp, #4]
 8008ebe:	2302      	movs	r3, #2
 8008ec0:	9300      	str	r3, [sp, #0]
 8008ec2:	4623      	mov	r3, r4
 8008ec4:	9a07      	ldr	r2, [sp, #28]
 8008ec6:	490b      	ldr	r1, [pc, #44]	; (8008ef4 <xTimerCreateTimerTask+0x5c>)
 8008ec8:	480b      	ldr	r0, [pc, #44]	; (8008ef8 <xTimerCreateTimerTask+0x60>)
 8008eca:	f7ff fb29 	bl	8008520 <xTaskCreateStatic>
 8008ece:	4a0b      	ldr	r2, [pc, #44]	; (8008efc <xTimerCreateTimerTask+0x64>)
 8008ed0:	6010      	str	r0, [r2, #0]
			if( xTimerTaskHandle != NULL )
 8008ed2:	b110      	cbz	r0, 8008eda <xTimerCreateTimerTask+0x42>
}
 8008ed4:	2001      	movs	r0, #1
 8008ed6:	b008      	add	sp, #32
 8008ed8:	bd10      	pop	{r4, pc}
 8008eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ede:	b672      	cpsid	i
 8008ee0:	f383 8811 	msr	BASEPRI, r3
 8008ee4:	f3bf 8f6f 	isb	sy
 8008ee8:	f3bf 8f4f 	dsb	sy
 8008eec:	b662      	cpsie	i
	configASSERT( xReturn );
 8008eee:	e7fe      	b.n	8008eee <xTimerCreateTimerTask+0x56>
 8008ef0:	2000a448 	.word	0x2000a448
 8008ef4:	08013b64 	.word	0x08013b64
 8008ef8:	08009019 	.word	0x08009019
 8008efc:	2000a44c 	.word	0x2000a44c

08008f00 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8008f00:	b1d8      	cbz	r0, 8008f3a <xTimerGenericCommand+0x3a>
{
 8008f02:	b510      	push	{r4, lr}
 8008f04:	b084      	sub	sp, #16
 8008f06:	4614      	mov	r4, r2
 8008f08:	461a      	mov	r2, r3
 8008f0a:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
 8008f0c:	4814      	ldr	r0, [pc, #80]	; (8008f60 <xTimerGenericCommand+0x60>)
 8008f0e:	6800      	ldr	r0, [r0, #0]
 8008f10:	b318      	cbz	r0, 8008f5a <xTimerGenericCommand+0x5a>
		xMessage.xMessageID = xCommandID;
 8008f12:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008f14:	9401      	str	r4, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008f16:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008f18:	2905      	cmp	r1, #5
 8008f1a:	dc19      	bgt.n	8008f50 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008f1c:	f7ff fe58 	bl	8008bd0 <xTaskGetSchedulerState>
 8008f20:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008f22:	f04f 0300 	mov.w	r3, #0
 8008f26:	bf0c      	ite	eq
 8008f28:	9a06      	ldreq	r2, [sp, #24]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008f2a:	461a      	movne	r2, r3
 8008f2c:	4669      	mov	r1, sp
 8008f2e:	480c      	ldr	r0, [pc, #48]	; (8008f60 <xTimerGenericCommand+0x60>)
 8008f30:	6800      	ldr	r0, [r0, #0]
 8008f32:	f7fe fcdb 	bl	80078ec <xQueueGenericSend>
}
 8008f36:	b004      	add	sp, #16
 8008f38:	bd10      	pop	{r4, pc}
 8008f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f3e:	b672      	cpsid	i
 8008f40:	f383 8811 	msr	BASEPRI, r3
 8008f44:	f3bf 8f6f 	isb	sy
 8008f48:	f3bf 8f4f 	dsb	sy
 8008f4c:	b662      	cpsie	i
	configASSERT( xTimer );
 8008f4e:	e7fe      	b.n	8008f4e <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008f50:	2300      	movs	r3, #0
 8008f52:	4669      	mov	r1, sp
 8008f54:	f7fe fde2 	bl	8007b1c <xQueueGenericSendFromISR>
 8008f58:	e7ed      	b.n	8008f36 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
 8008f5a:	2000      	movs	r0, #0
	return xReturn;
 8008f5c:	e7eb      	b.n	8008f36 <xTimerGenericCommand+0x36>
 8008f5e:	bf00      	nop
 8008f60:	2000a448 	.word	0x2000a448

08008f64 <prvSampleTimeNow>:
{
 8008f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f68:	b082      	sub	sp, #8
 8008f6a:	4606      	mov	r6, r0
	xTimeNow = xTaskGetTickCount();
 8008f6c:	f7ff fba4 	bl	80086b8 <xTaskGetTickCount>
 8008f70:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 8008f72:	4b26      	ldr	r3, [pc, #152]	; (800900c <prvSampleTimeNow+0xa8>)
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	4283      	cmp	r3, r0
 8008f78:	d807      	bhi.n	8008f8a <prvSampleTimeNow+0x26>
		*pxTimerListsWereSwitched = pdFALSE;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	6033      	str	r3, [r6, #0]
	xLastTime = xTimeNow;
 8008f7e:	4b23      	ldr	r3, [pc, #140]	; (800900c <prvSampleTimeNow+0xa8>)
 8008f80:	601c      	str	r4, [r3, #0]
}
 8008f82:	4620      	mov	r0, r4
 8008f84:	b002      	add	sp, #8
 8008f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f8a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8009014 <prvSampleTimeNow+0xb0>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f8e:	f04f 0900 	mov.w	r9, #0
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008f92:	f8d8 3000 	ldr.w	r3, [r8]
 8008f96:	681a      	ldr	r2, [r3, #0]
 8008f98:	b382      	cbz	r2, 8008ffc <prvSampleTimeNow+0x98>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008f9a:	68db      	ldr	r3, [r3, #12]
 8008f9c:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fa0:	68dd      	ldr	r5, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008fa2:	1d2f      	adds	r7, r5, #4
 8008fa4:	4638      	mov	r0, r7
 8008fa6:	f7fe fae7 	bl	8007578 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008faa:	6a2b      	ldr	r3, [r5, #32]
 8008fac:	4628      	mov	r0, r5
 8008fae:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008fb0:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
 8008fb4:	f013 0f04 	tst.w	r3, #4
 8008fb8:	d0eb      	beq.n	8008f92 <prvSampleTimeNow+0x2e>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008fba:	69ab      	ldr	r3, [r5, #24]
 8008fbc:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
 8008fbe:	459a      	cmp	sl, r3
 8008fc0:	d207      	bcs.n	8008fd2 <prvSampleTimeNow+0x6e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008fc2:	606b      	str	r3, [r5, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008fc4:	612d      	str	r5, [r5, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008fc6:	4639      	mov	r1, r7
 8008fc8:	f8d8 0000 	ldr.w	r0, [r8]
 8008fcc:	f7fe fabb 	bl	8007546 <vListInsert>
 8008fd0:	e7df      	b.n	8008f92 <prvSampleTimeNow+0x2e>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008fd2:	f8cd 9000 	str.w	r9, [sp]
 8008fd6:	464b      	mov	r3, r9
 8008fd8:	4652      	mov	r2, sl
 8008fda:	4649      	mov	r1, r9
 8008fdc:	4628      	mov	r0, r5
 8008fde:	f7ff ff8f 	bl	8008f00 <xTimerGenericCommand>
				configASSERT( xResult );
 8008fe2:	2800      	cmp	r0, #0
 8008fe4:	d1d5      	bne.n	8008f92 <prvSampleTimeNow+0x2e>
 8008fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fea:	b672      	cpsid	i
 8008fec:	f383 8811 	msr	BASEPRI, r3
 8008ff0:	f3bf 8f6f 	isb	sy
 8008ff4:	f3bf 8f4f 	dsb	sy
 8008ff8:	b662      	cpsie	i
 8008ffa:	e7fe      	b.n	8008ffa <prvSampleTimeNow+0x96>
	pxCurrentTimerList = pxOverflowTimerList;
 8008ffc:	4a04      	ldr	r2, [pc, #16]	; (8009010 <prvSampleTimeNow+0xac>)
 8008ffe:	6810      	ldr	r0, [r2, #0]
 8009000:	4904      	ldr	r1, [pc, #16]	; (8009014 <prvSampleTimeNow+0xb0>)
 8009002:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 8009004:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 8009006:	2301      	movs	r3, #1
 8009008:	6033      	str	r3, [r6, #0]
 800900a:	e7b8      	b.n	8008f7e <prvSampleTimeNow+0x1a>
 800900c:	2000a3f4 	.word	0x2000a3f4
 8009010:	2000a328 	.word	0x2000a328
 8009014:	2000a324 	.word	0x2000a324

08009018 <prvTimerTask>:
{
 8009018:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800901c:	b089      	sub	sp, #36	; 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800901e:	4e7e      	ldr	r6, [pc, #504]	; (8009218 <prvTimerTask+0x200>)
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009020:	f8df 8200 	ldr.w	r8, [pc, #512]	; 8009224 <prvTimerTask+0x20c>
					portYIELD_WITHIN_API();
 8009024:	4f7d      	ldr	r7, [pc, #500]	; (800921c <prvTimerTask+0x204>)
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009026:	6833      	ldr	r3, [r6, #0]
 8009028:	681c      	ldr	r4, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800902a:	2c00      	cmp	r4, #0
 800902c:	f000 80e5 	beq.w	80091fa <prvTimerTask+0x1e2>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009030:	68db      	ldr	r3, [r3, #12]
 8009032:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
 8009034:	f7ff fb38 	bl	80086a8 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009038:	a804      	add	r0, sp, #16
 800903a:	f7ff ff93 	bl	8008f64 <prvSampleTimeNow>
 800903e:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8009040:	9a04      	ldr	r2, [sp, #16]
 8009042:	2a00      	cmp	r2, #0
 8009044:	f040 80e3 	bne.w	800920e <prvTimerTask+0x1f6>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009048:	42a0      	cmp	r0, r4
 800904a:	d211      	bcs.n	8009070 <prvTimerTask+0x58>
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800904c:	1b61      	subs	r1, r4, r5
 800904e:	4b74      	ldr	r3, [pc, #464]	; (8009220 <prvTimerTask+0x208>)
 8009050:	6818      	ldr	r0, [r3, #0]
 8009052:	f7ff f8ad 	bl	80081b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009056:	f7ff fbd7 	bl	8008808 <xTaskResumeAll>
 800905a:	2800      	cmp	r0, #0
 800905c:	f040 80d9 	bne.w	8009212 <prvTimerTask+0x1fa>
					portYIELD_WITHIN_API();
 8009060:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009064:	603b      	str	r3, [r7, #0]
 8009066:	f3bf 8f4f 	dsb	sy
 800906a:	f3bf 8f6f 	isb	sy
 800906e:	e0d0      	b.n	8009212 <prvTimerTask+0x1fa>
				( void ) xTaskResumeAll();
 8009070:	f7ff fbca 	bl	8008808 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009074:	6833      	ldr	r3, [r6, #0]
 8009076:	68db      	ldr	r3, [r3, #12]
 8009078:	f8d3 900c 	ldr.w	r9, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800907c:	f109 0004 	add.w	r0, r9, #4
 8009080:	f7fe fa7a 	bl	8007578 <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009084:	f899 3028 	ldrb.w	r3, [r9, #40]	; 0x28
 8009088:	f013 0f04 	tst.w	r3, #4
 800908c:	d108      	bne.n	80090a0 <prvTimerTask+0x88>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800908e:	f023 0301 	bic.w	r3, r3, #1
 8009092:	f889 3028 	strb.w	r3, [r9, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009096:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800909a:	4648      	mov	r0, r9
 800909c:	4798      	blx	r3
}
 800909e:	e0b8      	b.n	8009212 <prvTimerTask+0x1fa>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80090a0:	f8d9 1018 	ldr.w	r1, [r9, #24]
 80090a4:	4623      	mov	r3, r4
 80090a6:	462a      	mov	r2, r5
 80090a8:	4421      	add	r1, r4
 80090aa:	4648      	mov	r0, r9
 80090ac:	f7ff fe98 	bl	8008de0 <prvInsertTimerInActiveList>
 80090b0:	2800      	cmp	r0, #0
 80090b2:	d0f0      	beq.n	8009096 <prvTimerTask+0x7e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80090b4:	2100      	movs	r1, #0
 80090b6:	9100      	str	r1, [sp, #0]
 80090b8:	460b      	mov	r3, r1
 80090ba:	4622      	mov	r2, r4
 80090bc:	4648      	mov	r0, r9
 80090be:	f7ff ff1f 	bl	8008f00 <xTimerGenericCommand>
			configASSERT( xResult );
 80090c2:	2800      	cmp	r0, #0
 80090c4:	d1e7      	bne.n	8009096 <prvTimerTask+0x7e>
 80090c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ca:	b672      	cpsid	i
 80090cc:	f383 8811 	msr	BASEPRI, r3
 80090d0:	f3bf 8f6f 	isb	sy
 80090d4:	f3bf 8f4f 	dsb	sy
 80090d8:	b662      	cpsie	i
 80090da:	e7fe      	b.n	80090da <prvTimerTask+0xc2>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80090dc:	f8d8 3000 	ldr.w	r3, [r8]
 80090e0:	681a      	ldr	r2, [r3, #0]
 80090e2:	fab2 f282 	clz	r2, r2
 80090e6:	0952      	lsrs	r2, r2, #5
 80090e8:	e7b0      	b.n	800904c <prvTimerTask+0x34>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80090ea:	9907      	ldr	r1, [sp, #28]
 80090ec:	9806      	ldr	r0, [sp, #24]
 80090ee:	9b05      	ldr	r3, [sp, #20]
 80090f0:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80090f2:	9b04      	ldr	r3, [sp, #16]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	da09      	bge.n	800910c <prvTimerTask+0xf4>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80090f8:	4622      	mov	r2, r4
 80090fa:	a904      	add	r1, sp, #16
 80090fc:	6828      	ldr	r0, [r5, #0]
 80090fe:	f7fe fdd9 	bl	8007cb4 <xQueueReceive>
 8009102:	2800      	cmp	r0, #0
 8009104:	d08f      	beq.n	8009026 <prvTimerTask+0xe>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009106:	9b04      	ldr	r3, [sp, #16]
 8009108:	2b00      	cmp	r3, #0
 800910a:	dbee      	blt.n	80090ea <prvTimerTask+0xd2>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800910c:	f8dd 9018 	ldr.w	r9, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009110:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8009114:	b11b      	cbz	r3, 800911e <prvTimerTask+0x106>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009116:	f109 0004 	add.w	r0, r9, #4
 800911a:	f7fe fa2d 	bl	8007578 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800911e:	a803      	add	r0, sp, #12
 8009120:	f7ff ff20 	bl	8008f64 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8009124:	9b04      	ldr	r3, [sp, #16]
 8009126:	2b09      	cmp	r3, #9
 8009128:	d8e6      	bhi.n	80090f8 <prvTimerTask+0xe0>
 800912a:	e8df f003 	tbb	[pc, r3]
 800912e:	0505      	.short	0x0505
 8009130:	583c3505 	.word	0x583c3505
 8009134:	3c350505 	.word	0x3c350505
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009138:	f899 3028 	ldrb.w	r3, [r9, #40]	; 0x28
 800913c:	f043 0301 	orr.w	r3, r3, #1
 8009140:	f889 3028 	strb.w	r3, [r9, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009144:	9b05      	ldr	r3, [sp, #20]
 8009146:	f8d9 1018 	ldr.w	r1, [r9, #24]
 800914a:	4602      	mov	r2, r0
 800914c:	4419      	add	r1, r3
 800914e:	4648      	mov	r0, r9
 8009150:	f7ff fe46 	bl	8008de0 <prvInsertTimerInActiveList>
 8009154:	2800      	cmp	r0, #0
 8009156:	d0cf      	beq.n	80090f8 <prvTimerTask+0xe0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009158:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800915c:	4648      	mov	r0, r9
 800915e:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009160:	f899 3028 	ldrb.w	r3, [r9, #40]	; 0x28
 8009164:	f013 0f04 	tst.w	r3, #4
 8009168:	d0c6      	beq.n	80090f8 <prvTimerTask+0xe0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800916a:	f8d9 2018 	ldr.w	r2, [r9, #24]
 800916e:	9400      	str	r4, [sp, #0]
 8009170:	4623      	mov	r3, r4
 8009172:	9905      	ldr	r1, [sp, #20]
 8009174:	440a      	add	r2, r1
 8009176:	4621      	mov	r1, r4
 8009178:	4648      	mov	r0, r9
 800917a:	f7ff fec1 	bl	8008f00 <xTimerGenericCommand>
							configASSERT( xResult );
 800917e:	2800      	cmp	r0, #0
 8009180:	d1ba      	bne.n	80090f8 <prvTimerTask+0xe0>
 8009182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009186:	b672      	cpsid	i
 8009188:	f383 8811 	msr	BASEPRI, r3
 800918c:	f3bf 8f6f 	isb	sy
 8009190:	f3bf 8f4f 	dsb	sy
 8009194:	b662      	cpsie	i
 8009196:	e7fe      	b.n	8009196 <prvTimerTask+0x17e>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009198:	f899 3028 	ldrb.w	r3, [r9, #40]	; 0x28
 800919c:	f023 0301 	bic.w	r3, r3, #1
 80091a0:	f889 3028 	strb.w	r3, [r9, #40]	; 0x28
					break;
 80091a4:	e7a8      	b.n	80090f8 <prvTimerTask+0xe0>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80091a6:	f899 3028 	ldrb.w	r3, [r9, #40]	; 0x28
 80091aa:	f043 0301 	orr.w	r3, r3, #1
 80091ae:	f889 3028 	strb.w	r3, [r9, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80091b2:	9905      	ldr	r1, [sp, #20]
 80091b4:	f8c9 1018 	str.w	r1, [r9, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80091b8:	b131      	cbz	r1, 80091c8 <prvTimerTask+0x1b0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80091ba:	4603      	mov	r3, r0
 80091bc:	4602      	mov	r2, r0
 80091be:	4401      	add	r1, r0
 80091c0:	4648      	mov	r0, r9
 80091c2:	f7ff fe0d 	bl	8008de0 <prvInsertTimerInActiveList>
					break;
 80091c6:	e797      	b.n	80090f8 <prvTimerTask+0xe0>
 80091c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091cc:	b672      	cpsid	i
 80091ce:	f383 8811 	msr	BASEPRI, r3
 80091d2:	f3bf 8f6f 	isb	sy
 80091d6:	f3bf 8f4f 	dsb	sy
 80091da:	b662      	cpsie	i
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80091dc:	e7fe      	b.n	80091dc <prvTimerTask+0x1c4>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80091de:	f899 3028 	ldrb.w	r3, [r9, #40]	; 0x28
 80091e2:	f013 0f02 	tst.w	r3, #2
 80091e6:	d004      	beq.n	80091f2 <prvTimerTask+0x1da>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80091e8:	f023 0301 	bic.w	r3, r3, #1
 80091ec:	f889 3028 	strb.w	r3, [r9, #40]	; 0x28
 80091f0:	e782      	b.n	80090f8 <prvTimerTask+0xe0>
							vPortFree( pxTimer );
 80091f2:	4648      	mov	r0, r9
 80091f4:	f000 fa8c 	bl	8009710 <vPortFree>
 80091f8:	e77e      	b.n	80090f8 <prvTimerTask+0xe0>
	vTaskSuspendAll();
 80091fa:	f7ff fa55 	bl	80086a8 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80091fe:	a804      	add	r0, sp, #16
 8009200:	f7ff feb0 	bl	8008f64 <prvSampleTimeNow>
 8009204:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
 8009206:	9b04      	ldr	r3, [sp, #16]
 8009208:	2b00      	cmp	r3, #0
 800920a:	f43f af67 	beq.w	80090dc <prvTimerTask+0xc4>
			( void ) xTaskResumeAll();
 800920e:	f7ff fafb 	bl	8008808 <xTaskResumeAll>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009212:	4d03      	ldr	r5, [pc, #12]	; (8009220 <prvTimerTask+0x208>)
 8009214:	2400      	movs	r4, #0
}
 8009216:	e76f      	b.n	80090f8 <prvTimerTask+0xe0>
 8009218:	2000a324 	.word	0x2000a324
 800921c:	e000ed04 	.word	0xe000ed04
 8009220:	2000a448 	.word	0x2000a448
 8009224:	2000a328 	.word	0x2000a328

08009228 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009228:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800922a:	2300      	movs	r3, #0
 800922c:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800922e:	4b0f      	ldr	r3, [pc, #60]	; (800926c <prvTaskExitError+0x44>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009236:	d00a      	beq.n	800924e <prvTaskExitError+0x26>
 8009238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800923c:	b672      	cpsid	i
 800923e:	f383 8811 	msr	BASEPRI, r3
 8009242:	f3bf 8f6f 	isb	sy
 8009246:	f3bf 8f4f 	dsb	sy
 800924a:	b662      	cpsie	i
 800924c:	e7fe      	b.n	800924c <prvTaskExitError+0x24>
 800924e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009252:	b672      	cpsid	i
 8009254:	f383 8811 	msr	BASEPRI, r3
 8009258:	f3bf 8f6f 	isb	sy
 800925c:	f3bf 8f4f 	dsb	sy
 8009260:	b662      	cpsie	i
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009262:	9b01      	ldr	r3, [sp, #4]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d0fc      	beq.n	8009262 <prvTaskExitError+0x3a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009268:	b002      	add	sp, #8
 800926a:	4770      	bx	lr
 800926c:	20000014 	.word	0x20000014

08009270 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009270:	4808      	ldr	r0, [pc, #32]	; (8009294 <prvPortStartFirstTask+0x24>)
 8009272:	6800      	ldr	r0, [r0, #0]
 8009274:	6800      	ldr	r0, [r0, #0]
 8009276:	f380 8808 	msr	MSP, r0
 800927a:	f04f 0000 	mov.w	r0, #0
 800927e:	f380 8814 	msr	CONTROL, r0
 8009282:	b662      	cpsie	i
 8009284:	b661      	cpsie	f
 8009286:	f3bf 8f4f 	dsb	sy
 800928a:	f3bf 8f6f 	isb	sy
 800928e:	df00      	svc	0
 8009290:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009292:	0000      	.short	0x0000
 8009294:	e000ed08 	.word	0xe000ed08

08009298 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009298:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80092a8 <vPortEnableVFP+0x10>
 800929c:	6801      	ldr	r1, [r0, #0]
 800929e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80092a2:	6001      	str	r1, [r0, #0]
 80092a4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80092a6:	0000      	.short	0x0000
 80092a8:	e000ed88 	.word	0xe000ed88

080092ac <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80092ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80092b0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80092b4:	f021 0101 	bic.w	r1, r1, #1
 80092b8:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80092bc:	4b05      	ldr	r3, [pc, #20]	; (80092d4 <pxPortInitialiseStack+0x28>)
 80092be:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80092c2:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80092c6:	f06f 0302 	mvn.w	r3, #2
 80092ca:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80092ce:	3844      	subs	r0, #68	; 0x44
 80092d0:	4770      	bx	lr
 80092d2:	bf00      	nop
 80092d4:	08009229 	.word	0x08009229
	...

080092e0 <SVC_Handler>:
	__asm volatile (
 80092e0:	4b07      	ldr	r3, [pc, #28]	; (8009300 <pxCurrentTCBConst2>)
 80092e2:	6819      	ldr	r1, [r3, #0]
 80092e4:	6808      	ldr	r0, [r1, #0]
 80092e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ea:	f380 8809 	msr	PSP, r0
 80092ee:	f3bf 8f6f 	isb	sy
 80092f2:	f04f 0000 	mov.w	r0, #0
 80092f6:	f380 8811 	msr	BASEPRI, r0
 80092fa:	4770      	bx	lr
 80092fc:	f3af 8000 	nop.w

08009300 <pxCurrentTCBConst2>:
 8009300:	20009e28 	.word	0x20009e28

08009304 <vPortEnterCritical>:
 8009304:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009308:	b672      	cpsid	i
 800930a:	f383 8811 	msr	BASEPRI, r3
 800930e:	f3bf 8f6f 	isb	sy
 8009312:	f3bf 8f4f 	dsb	sy
 8009316:	b662      	cpsie	i
	uxCriticalNesting++;
 8009318:	4a0b      	ldr	r2, [pc, #44]	; (8009348 <vPortEnterCritical+0x44>)
 800931a:	6813      	ldr	r3, [r2, #0]
 800931c:	3301      	adds	r3, #1
 800931e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8009320:	2b01      	cmp	r3, #1
 8009322:	d000      	beq.n	8009326 <vPortEnterCritical+0x22>
}
 8009324:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009326:	4b09      	ldr	r3, [pc, #36]	; (800934c <vPortEnterCritical+0x48>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800932e:	d0f9      	beq.n	8009324 <vPortEnterCritical+0x20>
 8009330:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009334:	b672      	cpsid	i
 8009336:	f383 8811 	msr	BASEPRI, r3
 800933a:	f3bf 8f6f 	isb	sy
 800933e:	f3bf 8f4f 	dsb	sy
 8009342:	b662      	cpsie	i
 8009344:	e7fe      	b.n	8009344 <vPortEnterCritical+0x40>
 8009346:	bf00      	nop
 8009348:	20000014 	.word	0x20000014
 800934c:	e000ed04 	.word	0xe000ed04

08009350 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8009350:	4b0a      	ldr	r3, [pc, #40]	; (800937c <vPortExitCritical+0x2c>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	b953      	cbnz	r3, 800936c <vPortExitCritical+0x1c>
 8009356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800935a:	b672      	cpsid	i
 800935c:	f383 8811 	msr	BASEPRI, r3
 8009360:	f3bf 8f6f 	isb	sy
 8009364:	f3bf 8f4f 	dsb	sy
 8009368:	b662      	cpsie	i
 800936a:	e7fe      	b.n	800936a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
 800936c:	3b01      	subs	r3, #1
 800936e:	4a03      	ldr	r2, [pc, #12]	; (800937c <vPortExitCritical+0x2c>)
 8009370:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009372:	b90b      	cbnz	r3, 8009378 <vPortExitCritical+0x28>
	__asm volatile
 8009374:	f383 8811 	msr	BASEPRI, r3
}
 8009378:	4770      	bx	lr
 800937a:	bf00      	nop
 800937c:	20000014 	.word	0x20000014

08009380 <PendSV_Handler>:
	__asm volatile
 8009380:	f3ef 8009 	mrs	r0, PSP
 8009384:	f3bf 8f6f 	isb	sy
 8009388:	4b15      	ldr	r3, [pc, #84]	; (80093e0 <pxCurrentTCBConst>)
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	f01e 0f10 	tst.w	lr, #16
 8009390:	bf08      	it	eq
 8009392:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009396:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800939a:	6010      	str	r0, [r2, #0]
 800939c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80093a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80093a4:	b672      	cpsid	i
 80093a6:	f380 8811 	msr	BASEPRI, r0
 80093aa:	f3bf 8f4f 	dsb	sy
 80093ae:	f3bf 8f6f 	isb	sy
 80093b2:	b662      	cpsie	i
 80093b4:	f7ff fad4 	bl	8008960 <vTaskSwitchContext>
 80093b8:	f04f 0000 	mov.w	r0, #0
 80093bc:	f380 8811 	msr	BASEPRI, r0
 80093c0:	bc09      	pop	{r0, r3}
 80093c2:	6819      	ldr	r1, [r3, #0]
 80093c4:	6808      	ldr	r0, [r1, #0]
 80093c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ca:	f01e 0f10 	tst.w	lr, #16
 80093ce:	bf08      	it	eq
 80093d0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80093d4:	f380 8809 	msr	PSP, r0
 80093d8:	f3bf 8f6f 	isb	sy
 80093dc:	4770      	bx	lr
 80093de:	bf00      	nop

080093e0 <pxCurrentTCBConst>:
 80093e0:	20009e28 	.word	0x20009e28

080093e4 <SysTick_Handler>:
{
 80093e4:	b508      	push	{r3, lr}
	__asm volatile
 80093e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093ea:	b672      	cpsid	i
 80093ec:	f383 8811 	msr	BASEPRI, r3
 80093f0:	f3bf 8f6f 	isb	sy
 80093f4:	f3bf 8f4f 	dsb	sy
 80093f8:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
 80093fa:	f7ff f96b 	bl	80086d4 <xTaskIncrementTick>
 80093fe:	b118      	cbz	r0, 8009408 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009400:	4b03      	ldr	r3, [pc, #12]	; (8009410 <SysTick_Handler+0x2c>)
 8009402:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009406:	601a      	str	r2, [r3, #0]
	__asm volatile
 8009408:	2300      	movs	r3, #0
 800940a:	f383 8811 	msr	BASEPRI, r3
}
 800940e:	bd08      	pop	{r3, pc}
 8009410:	e000ed04 	.word	0xe000ed04

08009414 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009414:	4a08      	ldr	r2, [pc, #32]	; (8009438 <vPortSetupTimerInterrupt+0x24>)
 8009416:	2300      	movs	r3, #0
 8009418:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800941a:	4908      	ldr	r1, [pc, #32]	; (800943c <vPortSetupTimerInterrupt+0x28>)
 800941c:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800941e:	4b08      	ldr	r3, [pc, #32]	; (8009440 <vPortSetupTimerInterrupt+0x2c>)
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	4908      	ldr	r1, [pc, #32]	; (8009444 <vPortSetupTimerInterrupt+0x30>)
 8009424:	fba1 1303 	umull	r1, r3, r1, r3
 8009428:	099b      	lsrs	r3, r3, #6
 800942a:	3b01      	subs	r3, #1
 800942c:	4906      	ldr	r1, [pc, #24]	; (8009448 <vPortSetupTimerInterrupt+0x34>)
 800942e:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009430:	2307      	movs	r3, #7
 8009432:	6013      	str	r3, [r2, #0]
}
 8009434:	4770      	bx	lr
 8009436:	bf00      	nop
 8009438:	e000e010 	.word	0xe000e010
 800943c:	e000e018 	.word	0xe000e018
 8009440:	20000008 	.word	0x20000008
 8009444:	10624dd3 	.word	0x10624dd3
 8009448:	e000e014 	.word	0xe000e014

0800944c <xPortStartScheduler>:
{
 800944c:	b510      	push	{r4, lr}
 800944e:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009450:	4b2d      	ldr	r3, [pc, #180]	; (8009508 <xPortStartScheduler+0xbc>)
 8009452:	781a      	ldrb	r2, [r3, #0]
 8009454:	b2d2      	uxtb	r2, r2
 8009456:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009458:	22ff      	movs	r2, #255	; 0xff
 800945a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800945c:	781b      	ldrb	r3, [r3, #0]
 800945e:	b2db      	uxtb	r3, r3
 8009460:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009464:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009468:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800946c:	4a27      	ldr	r2, [pc, #156]	; (800950c <xPortStartScheduler+0xc0>)
 800946e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009470:	4b27      	ldr	r3, [pc, #156]	; (8009510 <xPortStartScheduler+0xc4>)
 8009472:	2207      	movs	r2, #7
 8009474:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009476:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800947a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800947e:	d011      	beq.n	80094a4 <xPortStartScheduler+0x58>
 8009480:	2206      	movs	r2, #6
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009482:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009486:	005b      	lsls	r3, r3, #1
 8009488:	b2db      	uxtb	r3, r3
 800948a:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800948e:	f89d 1003 	ldrb.w	r1, [sp, #3]
 8009492:	4613      	mov	r3, r2
 8009494:	3a01      	subs	r2, #1
 8009496:	f011 0f80 	tst.w	r1, #128	; 0x80
 800949a:	d1f2      	bne.n	8009482 <xPortStartScheduler+0x36>
 800949c:	4a1c      	ldr	r2, [pc, #112]	; (8009510 <xPortStartScheduler+0xc4>)
 800949e:	6013      	str	r3, [r2, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80094a0:	2b03      	cmp	r3, #3
 80094a2:	d00a      	beq.n	80094ba <xPortStartScheduler+0x6e>
	__asm volatile
 80094a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094a8:	b672      	cpsid	i
 80094aa:	f383 8811 	msr	BASEPRI, r3
 80094ae:	f3bf 8f6f 	isb	sy
 80094b2:	f3bf 8f4f 	dsb	sy
 80094b6:	b662      	cpsie	i
 80094b8:	e7fe      	b.n	80094b8 <xPortStartScheduler+0x6c>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80094ba:	4b15      	ldr	r3, [pc, #84]	; (8009510 <xPortStartScheduler+0xc4>)
 80094bc:	f44f 7240 	mov.w	r2, #768	; 0x300
 80094c0:	601a      	str	r2, [r3, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80094c2:	9b01      	ldr	r3, [sp, #4]
 80094c4:	b2db      	uxtb	r3, r3
 80094c6:	4a10      	ldr	r2, [pc, #64]	; (8009508 <xPortStartScheduler+0xbc>)
 80094c8:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80094ca:	4b12      	ldr	r3, [pc, #72]	; (8009514 <xPortStartScheduler+0xc8>)
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80094d2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80094d4:	681a      	ldr	r2, [r3, #0]
 80094d6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80094da:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 80094dc:	f7ff ff9a 	bl	8009414 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 80094e0:	2400      	movs	r4, #0
 80094e2:	4b0d      	ldr	r3, [pc, #52]	; (8009518 <xPortStartScheduler+0xcc>)
 80094e4:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 80094e6:	f7ff fed7 	bl	8009298 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80094ea:	4a0c      	ldr	r2, [pc, #48]	; (800951c <xPortStartScheduler+0xd0>)
 80094ec:	6813      	ldr	r3, [r2, #0]
 80094ee:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80094f2:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 80094f4:	f7ff febc 	bl	8009270 <prvPortStartFirstTask>
	vTaskSwitchContext();
 80094f8:	f7ff fa32 	bl	8008960 <vTaskSwitchContext>
	prvTaskExitError();
 80094fc:	f7ff fe94 	bl	8009228 <prvTaskExitError>
}
 8009500:	4620      	mov	r0, r4
 8009502:	b002      	add	sp, #8
 8009504:	bd10      	pop	{r4, pc}
 8009506:	bf00      	nop
 8009508:	e000e400 	.word	0xe000e400
 800950c:	2000a450 	.word	0x2000a450
 8009510:	2000a454 	.word	0x2000a454
 8009514:	e000ed20 	.word	0xe000ed20
 8009518:	20000014 	.word	0x20000014
 800951c:	e000ef34 	.word	0xe000ef34

08009520 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009520:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009524:	2b0f      	cmp	r3, #15
 8009526:	d911      	bls.n	800954c <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009528:	4a12      	ldr	r2, [pc, #72]	; (8009574 <vPortValidateInterruptPriority+0x54>)
 800952a:	5c9b      	ldrb	r3, [r3, r2]
 800952c:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800952e:	4a12      	ldr	r2, [pc, #72]	; (8009578 <vPortValidateInterruptPriority+0x58>)
 8009530:	7812      	ldrb	r2, [r2, #0]
 8009532:	429a      	cmp	r2, r3
 8009534:	d90a      	bls.n	800954c <vPortValidateInterruptPriority+0x2c>
 8009536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800953a:	b672      	cpsid	i
 800953c:	f383 8811 	msr	BASEPRI, r3
 8009540:	f3bf 8f6f 	isb	sy
 8009544:	f3bf 8f4f 	dsb	sy
 8009548:	b662      	cpsie	i
 800954a:	e7fe      	b.n	800954a <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800954c:	4b0b      	ldr	r3, [pc, #44]	; (800957c <vPortValidateInterruptPriority+0x5c>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009554:	4a0a      	ldr	r2, [pc, #40]	; (8009580 <vPortValidateInterruptPriority+0x60>)
 8009556:	6812      	ldr	r2, [r2, #0]
 8009558:	4293      	cmp	r3, r2
 800955a:	d90a      	bls.n	8009572 <vPortValidateInterruptPriority+0x52>
 800955c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009560:	b672      	cpsid	i
 8009562:	f383 8811 	msr	BASEPRI, r3
 8009566:	f3bf 8f6f 	isb	sy
 800956a:	f3bf 8f4f 	dsb	sy
 800956e:	b662      	cpsie	i
 8009570:	e7fe      	b.n	8009570 <vPortValidateInterruptPriority+0x50>
	}
 8009572:	4770      	bx	lr
 8009574:	e000e3f0 	.word	0xe000e3f0
 8009578:	2000a450 	.word	0x2000a450
 800957c:	e000ed0c 	.word	0xe000ed0c
 8009580:	2000a454 	.word	0x2000a454

08009584 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009584:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009586:	4b13      	ldr	r3, [pc, #76]	; (80095d4 <prvInsertBlockIntoFreeList+0x50>)
 8009588:	461a      	mov	r2, r3
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4283      	cmp	r3, r0
 800958e:	d3fb      	bcc.n	8009588 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009590:	6851      	ldr	r1, [r2, #4]
 8009592:	1854      	adds	r4, r2, r1
 8009594:	42a0      	cmp	r0, r4
 8009596:	d00a      	beq.n	80095ae <prvInsertBlockIntoFreeList+0x2a>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009598:	6841      	ldr	r1, [r0, #4]
 800959a:	1844      	adds	r4, r0, r1
 800959c:	42a3      	cmp	r3, r4
 800959e:	d00b      	beq.n	80095b8 <prvInsertBlockIntoFreeList+0x34>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80095a0:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80095a2:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80095a4:	bf18      	it	ne
 80095a6:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80095a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095ac:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80095ae:	6840      	ldr	r0, [r0, #4]
 80095b0:	4401      	add	r1, r0
 80095b2:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 80095b4:	4610      	mov	r0, r2
 80095b6:	e7ef      	b.n	8009598 <prvInsertBlockIntoFreeList+0x14>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80095b8:	4c07      	ldr	r4, [pc, #28]	; (80095d8 <prvInsertBlockIntoFreeList+0x54>)
 80095ba:	6824      	ldr	r4, [r4, #0]
 80095bc:	42a3      	cmp	r3, r4
 80095be:	d006      	beq.n	80095ce <prvInsertBlockIntoFreeList+0x4a>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	4419      	add	r1, r3
 80095c4:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80095c6:	6813      	ldr	r3, [r2, #0]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	6003      	str	r3, [r0, #0]
 80095cc:	e7e9      	b.n	80095a2 <prvInsertBlockIntoFreeList+0x1e>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80095ce:	6004      	str	r4, [r0, #0]
 80095d0:	e7e7      	b.n	80095a2 <prvInsertBlockIntoFreeList+0x1e>
 80095d2:	bf00      	nop
 80095d4:	2000e068 	.word	0x2000e068
 80095d8:	2000a458 	.word	0x2000a458

080095dc <pvPortMalloc>:
{
 80095dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095de:	4604      	mov	r4, r0
	vTaskSuspendAll();
 80095e0:	f7ff f862 	bl	80086a8 <vTaskSuspendAll>
		if( pxEnd == NULL )
 80095e4:	4b44      	ldr	r3, [pc, #272]	; (80096f8 <pvPortMalloc+0x11c>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	b1b3      	cbz	r3, 8009618 <pvPortMalloc+0x3c>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80095ea:	4b44      	ldr	r3, [pc, #272]	; (80096fc <pvPortMalloc+0x120>)
 80095ec:	681e      	ldr	r6, [r3, #0]
 80095ee:	4226      	tst	r6, r4
 80095f0:	d17d      	bne.n	80096ee <pvPortMalloc+0x112>
			if( xWantedSize > 0 )
 80095f2:	2c00      	cmp	r4, #0
 80095f4:	d07b      	beq.n	80096ee <pvPortMalloc+0x112>
				xWantedSize += xHeapStructSize;
 80095f6:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80095fa:	f014 0f07 	tst.w	r4, #7
 80095fe:	d002      	beq.n	8009606 <pvPortMalloc+0x2a>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009600:	f023 0307 	bic.w	r3, r3, #7
 8009604:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009606:	2b00      	cmp	r3, #0
 8009608:	d071      	beq.n	80096ee <pvPortMalloc+0x112>
 800960a:	4a3d      	ldr	r2, [pc, #244]	; (8009700 <pvPortMalloc+0x124>)
 800960c:	6815      	ldr	r5, [r2, #0]
 800960e:	429d      	cmp	r5, r3
 8009610:	d36d      	bcc.n	80096ee <pvPortMalloc+0x112>
				pxBlock = xStart.pxNextFreeBlock;
 8009612:	4a3c      	ldr	r2, [pc, #240]	; (8009704 <pvPortMalloc+0x128>)
 8009614:	6814      	ldr	r4, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009616:	e027      	b.n	8009668 <pvPortMalloc+0x8c>
	uxAddress = ( size_t ) ucHeap;
 8009618:	4a3b      	ldr	r2, [pc, #236]	; (8009708 <pvPortMalloc+0x12c>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800961a:	f012 0f07 	tst.w	r2, #7
 800961e:	d01e      	beq.n	800965e <pvPortMalloc+0x82>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009620:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009622:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009626:	f502 5370 	add.w	r3, r2, #15360	; 0x3c00
 800962a:	1a5b      	subs	r3, r3, r1
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800962c:	460a      	mov	r2, r1
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800962e:	4835      	ldr	r0, [pc, #212]	; (8009704 <pvPortMalloc+0x128>)
 8009630:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009632:	2100      	movs	r1, #0
 8009634:	6041      	str	r1, [r0, #4]
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009636:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8009638:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800963a:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 800963e:	482e      	ldr	r0, [pc, #184]	; (80096f8 <pvPortMalloc+0x11c>)
 8009640:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8009642:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009644:	6019      	str	r1, [r3, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009646:	1a99      	subs	r1, r3, r2
 8009648:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800964a:	6013      	str	r3, [r2, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800964c:	4b2f      	ldr	r3, [pc, #188]	; (800970c <pvPortMalloc+0x130>)
 800964e:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009650:	4b2b      	ldr	r3, [pc, #172]	; (8009700 <pvPortMalloc+0x124>)
 8009652:	6019      	str	r1, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009654:	4b29      	ldr	r3, [pc, #164]	; (80096fc <pvPortMalloc+0x120>)
 8009656:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800965a:	601a      	str	r2, [r3, #0]
}
 800965c:	e7c5      	b.n	80095ea <pvPortMalloc+0xe>
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800965e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009662:	e7e4      	b.n	800962e <pvPortMalloc+0x52>
 8009664:	4622      	mov	r2, r4
					pxBlock = pxBlock->pxNextFreeBlock;
 8009666:	460c      	mov	r4, r1
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009668:	6861      	ldr	r1, [r4, #4]
 800966a:	4299      	cmp	r1, r3
 800966c:	d202      	bcs.n	8009674 <pvPortMalloc+0x98>
 800966e:	6821      	ldr	r1, [r4, #0]
 8009670:	2900      	cmp	r1, #0
 8009672:	d1f7      	bne.n	8009664 <pvPortMalloc+0x88>
				if( pxBlock != pxEnd )
 8009674:	4920      	ldr	r1, [pc, #128]	; (80096f8 <pvPortMalloc+0x11c>)
 8009676:	6809      	ldr	r1, [r1, #0]
 8009678:	42a1      	cmp	r1, r4
 800967a:	d038      	beq.n	80096ee <pvPortMalloc+0x112>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800967c:	6817      	ldr	r7, [r2, #0]
 800967e:	3708      	adds	r7, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009680:	6821      	ldr	r1, [r4, #0]
 8009682:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009684:	6862      	ldr	r2, [r4, #4]
 8009686:	1ad2      	subs	r2, r2, r3
 8009688:	2a10      	cmp	r2, #16
 800968a:	d912      	bls.n	80096b2 <pvPortMalloc+0xd6>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800968c:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800968e:	f010 0f07 	tst.w	r0, #7
 8009692:	d00a      	beq.n	80096aa <pvPortMalloc+0xce>
 8009694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009698:	b672      	cpsid	i
 800969a:	f383 8811 	msr	BASEPRI, r3
 800969e:	f3bf 8f6f 	isb	sy
 80096a2:	f3bf 8f4f 	dsb	sy
 80096a6:	b662      	cpsie	i
 80096a8:	e7fe      	b.n	80096a8 <pvPortMalloc+0xcc>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80096aa:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80096ac:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80096ae:	f7ff ff69 	bl	8009584 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80096b2:	6862      	ldr	r2, [r4, #4]
 80096b4:	1aad      	subs	r5, r5, r2
 80096b6:	4912      	ldr	r1, [pc, #72]	; (8009700 <pvPortMalloc+0x124>)
 80096b8:	600d      	str	r5, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80096ba:	4914      	ldr	r1, [pc, #80]	; (800970c <pvPortMalloc+0x130>)
 80096bc:	6809      	ldr	r1, [r1, #0]
 80096be:	428d      	cmp	r5, r1
 80096c0:	d201      	bcs.n	80096c6 <pvPortMalloc+0xea>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80096c2:	4912      	ldr	r1, [pc, #72]	; (800970c <pvPortMalloc+0x130>)
 80096c4:	600d      	str	r5, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80096c6:	4316      	orrs	r6, r2
 80096c8:	6066      	str	r6, [r4, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80096ca:	2300      	movs	r3, #0
 80096cc:	6023      	str	r3, [r4, #0]
	( void ) xTaskResumeAll();
 80096ce:	f7ff f89b 	bl	8008808 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80096d2:	f017 0f07 	tst.w	r7, #7
 80096d6:	d00d      	beq.n	80096f4 <pvPortMalloc+0x118>
 80096d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096dc:	b672      	cpsid	i
 80096de:	f383 8811 	msr	BASEPRI, r3
 80096e2:	f3bf 8f6f 	isb	sy
 80096e6:	f3bf 8f4f 	dsb	sy
 80096ea:	b662      	cpsie	i
 80096ec:	e7fe      	b.n	80096ec <pvPortMalloc+0x110>
	( void ) xTaskResumeAll();
 80096ee:	f7ff f88b 	bl	8008808 <xTaskResumeAll>
 80096f2:	2700      	movs	r7, #0
}
 80096f4:	4638      	mov	r0, r7
 80096f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096f8:	2000a458 	.word	0x2000a458
 80096fc:	2000e05c 	.word	0x2000e05c
 8009700:	2000e060 	.word	0x2000e060
 8009704:	2000e068 	.word	0x2000e068
 8009708:	2000a45c 	.word	0x2000a45c
 800970c:	2000e064 	.word	0x2000e064

08009710 <vPortFree>:
	if( pv != NULL )
 8009710:	2800      	cmp	r0, #0
 8009712:	d033      	beq.n	800977c <vPortFree+0x6c>
{
 8009714:	b510      	push	{r4, lr}
 8009716:	4604      	mov	r4, r0
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009718:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800971c:	4a18      	ldr	r2, [pc, #96]	; (8009780 <vPortFree+0x70>)
 800971e:	6812      	ldr	r2, [r2, #0]
 8009720:	4213      	tst	r3, r2
 8009722:	d10a      	bne.n	800973a <vPortFree+0x2a>
 8009724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009728:	b672      	cpsid	i
 800972a:	f383 8811 	msr	BASEPRI, r3
 800972e:	f3bf 8f6f 	isb	sy
 8009732:	f3bf 8f4f 	dsb	sy
 8009736:	b662      	cpsie	i
 8009738:	e7fe      	b.n	8009738 <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800973a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800973e:	b151      	cbz	r1, 8009756 <vPortFree+0x46>
 8009740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009744:	b672      	cpsid	i
 8009746:	f383 8811 	msr	BASEPRI, r3
 800974a:	f3bf 8f6f 	isb	sy
 800974e:	f3bf 8f4f 	dsb	sy
 8009752:	b662      	cpsie	i
 8009754:	e7fe      	b.n	8009754 <vPortFree+0x44>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009756:	ea23 0302 	bic.w	r3, r3, r2
 800975a:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800975e:	f7fe ffa3 	bl	80086a8 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009762:	4a08      	ldr	r2, [pc, #32]	; (8009784 <vPortFree+0x74>)
 8009764:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009768:	6811      	ldr	r1, [r2, #0]
 800976a:	440b      	add	r3, r1
 800976c:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800976e:	f1a4 0008 	sub.w	r0, r4, #8
 8009772:	f7ff ff07 	bl	8009584 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8009776:	f7ff f847 	bl	8008808 <xTaskResumeAll>
}
 800977a:	bd10      	pop	{r4, pc}
 800977c:	4770      	bx	lr
 800977e:	bf00      	nop
 8009780:	2000e05c 	.word	0x2000e05c
 8009784:	2000e060 	.word	0x2000e060

08009788 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 8009788:	b510      	push	{r4, lr}
 800978a:	460c      	mov	r4, r1

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800978c:	680a      	ldr	r2, [r1, #0]
 800978e:	320c      	adds	r2, #12
 8009790:	f001 fd0a 	bl	800b1a8 <tcpip_send_msg_wait_sem>
  if (err == ERR_OK) {
 8009794:	b100      	cbz	r0, 8009798 <netconn_apimsg+0x10>
    return apimsg->err;
  }
  return err;
}
 8009796:	bd10      	pop	{r4, pc}
    return apimsg->err;
 8009798:	f994 0004 	ldrsb.w	r0, [r4, #4]
 800979c:	e7fb      	b.n	8009796 <netconn_apimsg+0xe>
	...

080097a0 <netconn_tcp_recvd_msg>:
}

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 80097a0:	b510      	push	{r4, lr}
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 80097a2:	b160      	cbz	r0, 80097be <netconn_tcp_recvd_msg+0x1e>
 80097a4:	460c      	mov	r4, r1
 80097a6:	4611      	mov	r1, r2
 80097a8:	7803      	ldrb	r3, [r0, #0]
 80097aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80097ae:	2b10      	cmp	r3, #16
 80097b0:	d105      	bne.n	80097be <netconn_tcp_recvd_msg+0x1e>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 80097b2:	6010      	str	r0, [r2, #0]
  msg->msg.r.len = len;
 80097b4:	6094      	str	r4, [r2, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 80097b6:	4807      	ldr	r0, [pc, #28]	; (80097d4 <netconn_tcp_recvd_msg+0x34>)
 80097b8:	f7ff ffe6 	bl	8009788 <netconn_apimsg>
}
 80097bc:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 80097be:	4b06      	ldr	r3, [pc, #24]	; (80097d8 <netconn_tcp_recvd_msg+0x38>)
 80097c0:	f240 22a7 	movw	r2, #679	; 0x2a7
 80097c4:	4905      	ldr	r1, [pc, #20]	; (80097dc <netconn_tcp_recvd_msg+0x3c>)
 80097c6:	4806      	ldr	r0, [pc, #24]	; (80097e0 <netconn_tcp_recvd_msg+0x40>)
 80097c8:	f008 ffc2 	bl	8012750 <iprintf>
 80097cc:	f06f 000f 	mvn.w	r0, #15
 80097d0:	e7f4      	b.n	80097bc <netconn_tcp_recvd_msg+0x1c>
 80097d2:	bf00      	nop
 80097d4:	0800ad39 	.word	0x0800ad39
 80097d8:	08013b6c 	.word	0x08013b6c
 80097dc:	08013ba0 	.word	0x08013ba0
 80097e0:	08013b24 	.word	0x08013b24

080097e4 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 80097e4:	b500      	push	{lr}
 80097e6:	b089      	sub	sp, #36	; 0x24
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 80097e8:	b160      	cbz	r0, 8009804 <netconn_close_shutdown+0x20>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 80097ea:	9000      	str	r0, [sp, #0]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 80097ec:	f88d 1008 	strb.w	r1, [sp, #8]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 80097f0:	2329      	movs	r3, #41	; 0x29
 80097f2:	f88d 3009 	strb.w	r3, [sp, #9]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 80097f6:	4669      	mov	r1, sp
 80097f8:	4807      	ldr	r0, [pc, #28]	; (8009818 <netconn_close_shutdown+0x34>)
 80097fa:	f7ff ffc5 	bl	8009788 <netconn_apimsg>
  API_MSG_VAR_FREE(msg);

  return err;
}
 80097fe:	b009      	add	sp, #36	; 0x24
 8009800:	f85d fb04 	ldr.w	pc, [sp], #4
  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 8009804:	4b05      	ldr	r3, [pc, #20]	; (800981c <netconn_close_shutdown+0x38>)
 8009806:	f240 4247 	movw	r2, #1095	; 0x447
 800980a:	4905      	ldr	r1, [pc, #20]	; (8009820 <netconn_close_shutdown+0x3c>)
 800980c:	4805      	ldr	r0, [pc, #20]	; (8009824 <netconn_close_shutdown+0x40>)
 800980e:	f008 ff9f 	bl	8012750 <iprintf>
 8009812:	f06f 000f 	mvn.w	r0, #15
 8009816:	e7f2      	b.n	80097fe <netconn_close_shutdown+0x1a>
 8009818:	0800ae49 	.word	0x0800ae49
 800981c:	08013b6c 	.word	0x08013b6c
 8009820:	08013bc4 	.word	0x08013bc4
 8009824:	08013b24 	.word	0x08013b24

08009828 <netconn_new_with_proto_and_callback>:
{
 8009828:	b570      	push	{r4, r5, r6, lr}
 800982a:	b088      	sub	sp, #32
 800982c:	460c      	mov	r4, r1
  conn = netconn_alloc(t, callback);
 800982e:	4611      	mov	r1, r2
 8009830:	f001 f808 	bl	800a844 <netconn_alloc>
  if (conn != NULL) {
 8009834:	4605      	mov	r5, r0
 8009836:	b138      	cbz	r0, 8009848 <netconn_new_with_proto_and_callback+0x20>
    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 8009838:	f88d 4008 	strb.w	r4, [sp, #8]
    API_MSG_VAR_REF(msg).conn = conn;
 800983c:	9000      	str	r0, [sp, #0]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800983e:	4669      	mov	r1, sp
 8009840:	4820      	ldr	r0, [pc, #128]	; (80098c4 <netconn_new_with_proto_and_callback+0x9c>)
 8009842:	f7ff ffa1 	bl	8009788 <netconn_apimsg>
    if (err != ERR_OK) {
 8009846:	b910      	cbnz	r0, 800984e <netconn_new_with_proto_and_callback+0x26>
}
 8009848:	4628      	mov	r0, r5
 800984a:	b008      	add	sp, #32
 800984c:	bd70      	pop	{r4, r5, r6, pc}
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800984e:	686b      	ldr	r3, [r5, #4]
 8009850:	b12b      	cbz	r3, 800985e <netconn_new_with_proto_and_callback+0x36>
 8009852:	4b1d      	ldr	r3, [pc, #116]	; (80098c8 <netconn_new_with_proto_and_callback+0xa0>)
 8009854:	22a3      	movs	r2, #163	; 0xa3
 8009856:	491d      	ldr	r1, [pc, #116]	; (80098cc <netconn_new_with_proto_and_callback+0xa4>)
 8009858:	481d      	ldr	r0, [pc, #116]	; (80098d0 <netconn_new_with_proto_and_callback+0xa8>)
 800985a:	f008 ff79 	bl	8012750 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800985e:	f105 0410 	add.w	r4, r5, #16
 8009862:	4620      	mov	r0, r4
 8009864:	f008 fd3e 	bl	80122e4 <sys_mbox_valid>
 8009868:	b1b0      	cbz	r0, 8009898 <netconn_new_with_proto_and_callback+0x70>
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800986a:	f105 0014 	add.w	r0, r5, #20
 800986e:	f008 fd39 	bl	80122e4 <sys_mbox_valid>
 8009872:	b9c0      	cbnz	r0, 80098a6 <netconn_new_with_proto_and_callback+0x7e>
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 8009874:	f105 060c 	add.w	r6, r5, #12
 8009878:	4630      	mov	r0, r6
 800987a:	f008 fd79 	bl	8012370 <sys_sem_valid>
 800987e:	b1c8      	cbz	r0, 80098b4 <netconn_new_with_proto_and_callback+0x8c>
      sys_sem_free(&conn->op_completed);
 8009880:	4630      	mov	r0, r6
 8009882:	f008 fd70 	bl	8012366 <sys_sem_free>
      sys_mbox_free(&conn->recvmbox);
 8009886:	4620      	mov	r0, r4
 8009888:	f008 fce7 	bl	801225a <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800988c:	4629      	mov	r1, r5
 800988e:	2007      	movs	r0, #7
 8009890:	f002 f82a 	bl	800b8e8 <memp_free>
      return NULL;
 8009894:	2500      	movs	r5, #0
 8009896:	e7d7      	b.n	8009848 <netconn_new_with_proto_and_callback+0x20>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 8009898:	4b0b      	ldr	r3, [pc, #44]	; (80098c8 <netconn_new_with_proto_and_callback+0xa0>)
 800989a:	22a4      	movs	r2, #164	; 0xa4
 800989c:	490d      	ldr	r1, [pc, #52]	; (80098d4 <netconn_new_with_proto_and_callback+0xac>)
 800989e:	480c      	ldr	r0, [pc, #48]	; (80098d0 <netconn_new_with_proto_and_callback+0xa8>)
 80098a0:	f008 ff56 	bl	8012750 <iprintf>
 80098a4:	e7e1      	b.n	800986a <netconn_new_with_proto_and_callback+0x42>
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 80098a6:	4b08      	ldr	r3, [pc, #32]	; (80098c8 <netconn_new_with_proto_and_callback+0xa0>)
 80098a8:	22a6      	movs	r2, #166	; 0xa6
 80098aa:	490b      	ldr	r1, [pc, #44]	; (80098d8 <netconn_new_with_proto_and_callback+0xb0>)
 80098ac:	4808      	ldr	r0, [pc, #32]	; (80098d0 <netconn_new_with_proto_and_callback+0xa8>)
 80098ae:	f008 ff4f 	bl	8012750 <iprintf>
 80098b2:	e7df      	b.n	8009874 <netconn_new_with_proto_and_callback+0x4c>
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 80098b4:	4b04      	ldr	r3, [pc, #16]	; (80098c8 <netconn_new_with_proto_and_callback+0xa0>)
 80098b6:	22a9      	movs	r2, #169	; 0xa9
 80098b8:	4908      	ldr	r1, [pc, #32]	; (80098dc <netconn_new_with_proto_and_callback+0xb4>)
 80098ba:	4805      	ldr	r0, [pc, #20]	; (80098d0 <netconn_new_with_proto_and_callback+0xa8>)
 80098bc:	f008 ff48 	bl	8012750 <iprintf>
 80098c0:	e7de      	b.n	8009880 <netconn_new_with_proto_and_callback+0x58>
 80098c2:	bf00      	nop
 80098c4:	0800a7d5 	.word	0x0800a7d5
 80098c8:	08013b6c 	.word	0x08013b6c
 80098cc:	08013be0 	.word	0x08013be0
 80098d0:	08013b24 	.word	0x08013b24
 80098d4:	08013c04 	.word	0x08013c04
 80098d8:	08013c1c 	.word	0x08013c1c
 80098dc:	08013c40 	.word	0x08013c40

080098e0 <netconn_prepare_delete>:
  if (conn == NULL) {
 80098e0:	b160      	cbz	r0, 80098fc <netconn_prepare_delete+0x1c>
{
 80098e2:	b500      	push	{lr}
 80098e4:	b089      	sub	sp, #36	; 0x24
  API_MSG_VAR_REF(msg).conn = conn;
 80098e6:	9000      	str	r0, [sp, #0]
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 80098e8:	2329      	movs	r3, #41	; 0x29
 80098ea:	f88d 3009 	strb.w	r3, [sp, #9]
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 80098ee:	4669      	mov	r1, sp
 80098f0:	4803      	ldr	r0, [pc, #12]	; (8009900 <netconn_prepare_delete+0x20>)
 80098f2:	f7ff ff49 	bl	8009788 <netconn_apimsg>
}
 80098f6:	b009      	add	sp, #36	; 0x24
 80098f8:	f85d fb04 	ldr.w	pc, [sp], #4
    return ERR_OK;
 80098fc:	2000      	movs	r0, #0
}
 80098fe:	4770      	bx	lr
 8009900:	0800ab09 	.word	0x0800ab09

08009904 <netconn_delete>:
{
 8009904:	b538      	push	{r3, r4, r5, lr}
  if (conn == NULL) {
 8009906:	b150      	cbz	r0, 800991e <netconn_delete+0x1a>
 8009908:	4605      	mov	r5, r0
    err = netconn_prepare_delete(conn);
 800990a:	f7ff ffe9 	bl	80098e0 <netconn_prepare_delete>
  if (err == ERR_OK) {
 800990e:	4604      	mov	r4, r0
 8009910:	b108      	cbz	r0, 8009916 <netconn_delete+0x12>
}
 8009912:	4620      	mov	r0, r4
 8009914:	bd38      	pop	{r3, r4, r5, pc}
    netconn_free(conn);
 8009916:	4628      	mov	r0, r5
 8009918:	f000 ffd8 	bl	800a8cc <netconn_free>
 800991c:	e7f9      	b.n	8009912 <netconn_delete+0xe>
    return ERR_OK;
 800991e:	2400      	movs	r4, #0
 8009920:	e7f7      	b.n	8009912 <netconn_delete+0xe>
	...

08009924 <netconn_bind>:
{
 8009924:	b500      	push	{lr}
 8009926:	b089      	sub	sp, #36	; 0x24
  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 8009928:	b178      	cbz	r0, 800994a <netconn_bind+0x26>
 800992a:	4603      	mov	r3, r0
    addr = IP4_ADDR_ANY;
 800992c:	480c      	ldr	r0, [pc, #48]	; (8009960 <netconn_bind+0x3c>)
 800992e:	2900      	cmp	r1, #0
 8009930:	bf08      	it	eq
 8009932:	4601      	moveq	r1, r0
  API_MSG_VAR_REF(msg).conn = conn;
 8009934:	9300      	str	r3, [sp, #0]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 8009936:	9102      	str	r1, [sp, #8]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 8009938:	f8ad 200c 	strh.w	r2, [sp, #12]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800993c:	4669      	mov	r1, sp
 800993e:	4809      	ldr	r0, [pc, #36]	; (8009964 <netconn_bind+0x40>)
 8009940:	f7ff ff22 	bl	8009788 <netconn_apimsg>
}
 8009944:	b009      	add	sp, #36	; 0x24
 8009946:	f85d fb04 	ldr.w	pc, [sp], #4
  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800994a:	4b07      	ldr	r3, [pc, #28]	; (8009968 <netconn_bind+0x44>)
 800994c:	f44f 729c 	mov.w	r2, #312	; 0x138
 8009950:	4906      	ldr	r1, [pc, #24]	; (800996c <netconn_bind+0x48>)
 8009952:	4807      	ldr	r0, [pc, #28]	; (8009970 <netconn_bind+0x4c>)
 8009954:	f008 fefc 	bl	8012750 <iprintf>
 8009958:	f06f 000f 	mvn.w	r0, #15
 800995c:	e7f2      	b.n	8009944 <netconn_bind+0x20>
 800995e:	bf00      	nop
 8009960:	080161a8 	.word	0x080161a8
 8009964:	0800ac29 	.word	0x0800ac29
 8009968:	08013b6c 	.word	0x08013b6c
 800996c:	08013c5c 	.word	0x08013c5c
 8009970:	08013b24 	.word	0x08013b24

08009974 <netconn_listen_with_backlog>:
{
 8009974:	b500      	push	{lr}
 8009976:	b089      	sub	sp, #36	; 0x24
  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 8009978:	b138      	cbz	r0, 800998a <netconn_listen_with_backlog+0x16>
  API_MSG_VAR_REF(msg).conn = conn;
 800997a:	9000      	str	r0, [sp, #0]
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800997c:	4669      	mov	r1, sp
 800997e:	4808      	ldr	r0, [pc, #32]	; (80099a0 <netconn_listen_with_backlog+0x2c>)
 8009980:	f7ff ff02 	bl	8009788 <netconn_apimsg>
}
 8009984:	b009      	add	sp, #36	; 0x24
 8009986:	f85d fb04 	ldr.w	pc, [sp], #4
  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800998a:	4b06      	ldr	r3, [pc, #24]	; (80099a4 <netconn_listen_with_backlog+0x30>)
 800998c:	f240 12bb 	movw	r2, #443	; 0x1bb
 8009990:	4905      	ldr	r1, [pc, #20]	; (80099a8 <netconn_listen_with_backlog+0x34>)
 8009992:	4806      	ldr	r0, [pc, #24]	; (80099ac <netconn_listen_with_backlog+0x38>)
 8009994:	f008 fedc 	bl	8012750 <iprintf>
 8009998:	f06f 000f 	mvn.w	r0, #15
 800999c:	e7f2      	b.n	8009984 <netconn_listen_with_backlog+0x10>
 800999e:	bf00      	nop
 80099a0:	0800ac65 	.word	0x0800ac65
 80099a4:	08013b6c 	.word	0x08013b6c
 80099a8:	08013c78 	.word	0x08013c78
 80099ac:	08013b24 	.word	0x08013b24

080099b0 <netconn_write_vectors_partly>:
{
 80099b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099b4:	b08a      	sub	sp, #40	; 0x28
 80099b6:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80099b8:	9401      	str	r4, [sp, #4]
  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 80099ba:	b318      	cbz	r0, 8009a04 <netconn_write_vectors_partly+0x54>
 80099bc:	4686      	mov	lr, r0
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 80099be:	7800      	ldrb	r0, [r0, #0]
 80099c0:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
 80099c4:	2810      	cmp	r0, #16
 80099c6:	d127      	bne.n	8009a18 <netconn_write_vectors_partly+0x68>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 80099c8:	f89e 801c 	ldrb.w	r8, [lr, #28]
 80099cc:	f008 0802 	and.w	r8, r8, #2
 80099d0:	f003 0004 	and.w	r0, r3, #4
 80099d4:	ea48 0500 	orr.w	r5, r8, r0
  if (dontblock && !bytes_written) {
 80099d8:	9801      	ldr	r0, [sp, #4]
 80099da:	b908      	cbnz	r0, 80099e0 <netconn_write_vectors_partly+0x30>
 80099dc:	2d00      	cmp	r5, #0
 80099de:	d16a      	bne.n	8009ab6 <netconn_write_vectors_partly+0x106>
  for (i = 0; i < vectorcnt; i++) {
 80099e0:	4694      	mov	ip, r2
 80099e2:	b31a      	cbz	r2, 8009a2c <netconn_write_vectors_partly+0x7c>
    size += vectors[i].len;
 80099e4:	460f      	mov	r7, r1
 80099e6:	f857 4f04 	ldr.w	r4, [r7, #4]!
  for (i = 0; i < vectorcnt; i++) {
 80099ea:	2000      	movs	r0, #0
 80099ec:	3001      	adds	r0, #1
 80099ee:	4560      	cmp	r0, ip
 80099f0:	d01e      	beq.n	8009a30 <netconn_write_vectors_partly+0x80>
    if (size < vectors[i].len) {
 80099f2:	f857 6030 	ldr.w	r6, [r7, r0, lsl #3]
 80099f6:	19a4      	adds	r4, r4, r6
 80099f8:	d3f8      	bcc.n	80099ec <netconn_write_vectors_partly+0x3c>
      return ERR_VAL;
 80099fa:	f06f 0005 	mvn.w	r0, #5
}
 80099fe:	b00a      	add	sp, #40	; 0x28
 8009a00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 8009a04:	4b31      	ldr	r3, [pc, #196]	; (8009acc <netconn_write_vectors_partly+0x11c>)
 8009a06:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8009a0a:	4931      	ldr	r1, [pc, #196]	; (8009ad0 <netconn_write_vectors_partly+0x120>)
 8009a0c:	4831      	ldr	r0, [pc, #196]	; (8009ad4 <netconn_write_vectors_partly+0x124>)
 8009a0e:	f008 fe9f 	bl	8012750 <iprintf>
 8009a12:	f06f 000f 	mvn.w	r0, #15
 8009a16:	e7f2      	b.n	80099fe <netconn_write_vectors_partly+0x4e>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 8009a18:	4b2c      	ldr	r3, [pc, #176]	; (8009acc <netconn_write_vectors_partly+0x11c>)
 8009a1a:	f240 32ef 	movw	r2, #1007	; 0x3ef
 8009a1e:	492e      	ldr	r1, [pc, #184]	; (8009ad8 <netconn_write_vectors_partly+0x128>)
 8009a20:	482c      	ldr	r0, [pc, #176]	; (8009ad4 <netconn_write_vectors_partly+0x124>)
 8009a22:	f008 fe95 	bl	8012750 <iprintf>
 8009a26:	f06f 0005 	mvn.w	r0, #5
 8009a2a:	e7e8      	b.n	80099fe <netconn_write_vectors_partly+0x4e>
    return ERR_OK;
 8009a2c:	2000      	movs	r0, #0
 8009a2e:	e7e6      	b.n	80099fe <netconn_write_vectors_partly+0x4e>
  if (size == 0) {
 8009a30:	2c00      	cmp	r4, #0
 8009a32:	d043      	beq.n	8009abc <netconn_write_vectors_partly+0x10c>
  } else if (size > SSIZE_MAX) {
 8009a34:	2c00      	cmp	r4, #0
 8009a36:	da20      	bge.n	8009a7a <netconn_write_vectors_partly+0xca>
    if (!bytes_written) {
 8009a38:	9801      	ldr	r0, [sp, #4]
 8009a3a:	2800      	cmp	r0, #0
 8009a3c:	d040      	beq.n	8009ac0 <netconn_write_vectors_partly+0x110>
  API_MSG_VAR_REF(msg).conn = conn;
 8009a3e:	f8cd e008 	str.w	lr, [sp, #8]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 8009a42:	9104      	str	r1, [sp, #16]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 8009a44:	f8ad 2014 	strh.w	r2, [sp, #20]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 8009a48:	2200      	movs	r2, #0
 8009a4a:	9206      	str	r2, [sp, #24]
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 8009a4c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
  API_MSG_VAR_REF(msg).msg.w.len = size;
 8009a50:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009a54:	9307      	str	r3, [sp, #28]
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 8009a56:	9208      	str	r2, [sp, #32]
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 8009a58:	a902      	add	r1, sp, #8
 8009a5a:	4820      	ldr	r0, [pc, #128]	; (8009adc <netconn_write_vectors_partly+0x12c>)
 8009a5c:	f7ff fe94 	bl	8009788 <netconn_apimsg>
  if (err == ERR_OK) {
 8009a60:	2800      	cmp	r0, #0
 8009a62:	d1cc      	bne.n	80099fe <netconn_write_vectors_partly+0x4e>
    size = (size_t)limited;
 8009a64:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 8009a68:	9b08      	ldr	r3, [sp, #32]
 8009a6a:	9a01      	ldr	r2, [sp, #4]
 8009a6c:	6013      	str	r3, [r2, #0]
    if (!dontblock) {
 8009a6e:	bb55      	cbnz	r5, 8009ac6 <netconn_write_vectors_partly+0x116>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 8009a70:	9b08      	ldr	r3, [sp, #32]
 8009a72:	42a3      	cmp	r3, r4
 8009a74:	d116      	bne.n	8009aa4 <netconn_write_vectors_partly+0xf4>
  return err;
 8009a76:	2000      	movs	r0, #0
 8009a78:	e7c1      	b.n	80099fe <netconn_write_vectors_partly+0x4e>
  API_MSG_VAR_REF(msg).conn = conn;
 8009a7a:	f8cd e008 	str.w	lr, [sp, #8]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 8009a7e:	9104      	str	r1, [sp, #16]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 8009a80:	f8ad 2014 	strh.w	r2, [sp, #20]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 8009a84:	2200      	movs	r2, #0
 8009a86:	9206      	str	r2, [sp, #24]
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 8009a88:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
  API_MSG_VAR_REF(msg).msg.w.len = size;
 8009a8c:	9407      	str	r4, [sp, #28]
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 8009a8e:	9208      	str	r2, [sp, #32]
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 8009a90:	a902      	add	r1, sp, #8
 8009a92:	4812      	ldr	r0, [pc, #72]	; (8009adc <netconn_write_vectors_partly+0x12c>)
 8009a94:	f7ff fe78 	bl	8009788 <netconn_apimsg>
  if (err == ERR_OK) {
 8009a98:	2800      	cmp	r0, #0
 8009a9a:	d1b0      	bne.n	80099fe <netconn_write_vectors_partly+0x4e>
    if (bytes_written != NULL) {
 8009a9c:	9b01      	ldr	r3, [sp, #4]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d0e5      	beq.n	8009a6e <netconn_write_vectors_partly+0xbe>
 8009aa2:	e7e1      	b.n	8009a68 <netconn_write_vectors_partly+0xb8>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 8009aa4:	4b09      	ldr	r3, [pc, #36]	; (8009acc <netconn_write_vectors_partly+0x11c>)
 8009aa6:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8009aaa:	490d      	ldr	r1, [pc, #52]	; (8009ae0 <netconn_write_vectors_partly+0x130>)
 8009aac:	4809      	ldr	r0, [pc, #36]	; (8009ad4 <netconn_write_vectors_partly+0x124>)
 8009aae:	f008 fe4f 	bl	8012750 <iprintf>
  return err;
 8009ab2:	2000      	movs	r0, #0
 8009ab4:	e7a3      	b.n	80099fe <netconn_write_vectors_partly+0x4e>
    return ERR_VAL;
 8009ab6:	f06f 0005 	mvn.w	r0, #5
 8009aba:	e7a0      	b.n	80099fe <netconn_write_vectors_partly+0x4e>
    return ERR_OK;
 8009abc:	2000      	movs	r0, #0
 8009abe:	e79e      	b.n	80099fe <netconn_write_vectors_partly+0x4e>
      return ERR_VAL;
 8009ac0:	f06f 0005 	mvn.w	r0, #5
 8009ac4:	e79b      	b.n	80099fe <netconn_write_vectors_partly+0x4e>
  return err;
 8009ac6:	2000      	movs	r0, #0
 8009ac8:	e799      	b.n	80099fe <netconn_write_vectors_partly+0x4e>
 8009aca:	bf00      	nop
 8009acc:	08013b6c 	.word	0x08013b6c
 8009ad0:	08013c98 	.word	0x08013c98
 8009ad4:	08013b24 	.word	0x08013b24
 8009ad8:	08013cb4 	.word	0x08013cb4
 8009adc:	0800ad71 	.word	0x0800ad71
 8009ae0:	08013cd8 	.word	0x08013cd8

08009ae4 <netconn_write_partly>:
{
 8009ae4:	b500      	push	{lr}
 8009ae6:	b085      	sub	sp, #20
  vector.ptr = dataptr;
 8009ae8:	9102      	str	r1, [sp, #8]
  vector.len = size;
 8009aea:	9203      	str	r2, [sp, #12]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 8009aec:	9a06      	ldr	r2, [sp, #24]
 8009aee:	9200      	str	r2, [sp, #0]
 8009af0:	2201      	movs	r2, #1
 8009af2:	a902      	add	r1, sp, #8
 8009af4:	f7ff ff5c 	bl	80099b0 <netconn_write_vectors_partly>
}
 8009af8:	b005      	add	sp, #20
 8009afa:	f85d fb04 	ldr.w	pc, [sp], #4

08009afe <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 8009afe:	b508      	push	{r3, lr}
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 8009b00:	2103      	movs	r1, #3
 8009b02:	f7ff fe6f 	bl	80097e4 <netconn_close_shutdown>
}
 8009b06:	bd08      	pop	{r3, pc}

08009b08 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 8009b08:	b538      	push	{r3, r4, r5, lr}
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 8009b0a:	b150      	cbz	r0, 8009b22 <netconn_err+0x1a>
 8009b0c:	4604      	mov	r4, r0
    return ERR_OK;
  }
  SYS_ARCH_PROTECT(lev);
 8009b0e:	f008 fc6f 	bl	80123f0 <sys_arch_protect>
  err = conn->pending_err;
 8009b12:	f994 5008 	ldrsb.w	r5, [r4, #8]
  conn->pending_err = ERR_OK;
 8009b16:	2300      	movs	r3, #0
 8009b18:	7223      	strb	r3, [r4, #8]
  SYS_ARCH_UNPROTECT(lev);
 8009b1a:	f008 fc75 	bl	8012408 <sys_arch_unprotect>
  return err;
}
 8009b1e:	4628      	mov	r0, r5
 8009b20:	bd38      	pop	{r3, r4, r5, pc}
    return ERR_OK;
 8009b22:	2500      	movs	r5, #0
 8009b24:	e7fb      	b.n	8009b1e <netconn_err+0x16>
	...

08009b28 <netconn_accept>:
{
 8009b28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b2a:	b083      	sub	sp, #12
  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 8009b2c:	b169      	cbz	r1, 8009b4a <netconn_accept+0x22>
 8009b2e:	4604      	mov	r4, r0
 8009b30:	460e      	mov	r6, r1
  *new_conn = NULL;
 8009b32:	2300      	movs	r3, #0
 8009b34:	600b      	str	r3, [r1, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 8009b36:	b190      	cbz	r0, 8009b5e <netconn_accept+0x36>
  err = netconn_err(conn);
 8009b38:	f7ff ffe6 	bl	8009b08 <netconn_err>
 8009b3c:	4605      	mov	r5, r0
 8009b3e:	f88d 0007 	strb.w	r0, [sp, #7]
  if (err != ERR_OK) {
 8009b42:	b1b0      	cbz	r0, 8009b72 <netconn_accept+0x4a>
}
 8009b44:	4628      	mov	r0, r5
 8009b46:	b003      	add	sp, #12
 8009b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 8009b4a:	4b26      	ldr	r3, [pc, #152]	; (8009be4 <netconn_accept+0xbc>)
 8009b4c:	f240 12e1 	movw	r2, #481	; 0x1e1
 8009b50:	4925      	ldr	r1, [pc, #148]	; (8009be8 <netconn_accept+0xc0>)
 8009b52:	4826      	ldr	r0, [pc, #152]	; (8009bec <netconn_accept+0xc4>)
 8009b54:	f008 fdfc 	bl	8012750 <iprintf>
 8009b58:	f06f 050f 	mvn.w	r5, #15
 8009b5c:	e7f2      	b.n	8009b44 <netconn_accept+0x1c>
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 8009b5e:	4b21      	ldr	r3, [pc, #132]	; (8009be4 <netconn_accept+0xbc>)
 8009b60:	f240 12e3 	movw	r2, #483	; 0x1e3
 8009b64:	4922      	ldr	r1, [pc, #136]	; (8009bf0 <netconn_accept+0xc8>)
 8009b66:	4821      	ldr	r0, [pc, #132]	; (8009bec <netconn_accept+0xc4>)
 8009b68:	f008 fdf2 	bl	8012750 <iprintf>
 8009b6c:	f06f 050f 	mvn.w	r5, #15
 8009b70:	e7e8      	b.n	8009b44 <netconn_accept+0x1c>
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 8009b72:	f104 0714 	add.w	r7, r4, #20
 8009b76:	4638      	mov	r0, r7
 8009b78:	f008 fbb4 	bl	80122e4 <sys_mbox_valid>
 8009b7c:	b340      	cbz	r0, 8009bd0 <netconn_accept+0xa8>
 8009b7e:	7f23      	ldrb	r3, [r4, #28]
 8009b80:	f013 0f01 	tst.w	r3, #1
 8009b84:	d127      	bne.n	8009bd6 <netconn_accept+0xae>
  if (netconn_is_nonblocking(conn)) {
 8009b86:	f013 0f02 	tst.w	r3, #2
 8009b8a:	d009      	beq.n	8009ba0 <netconn_accept+0x78>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 8009b8c:	4669      	mov	r1, sp
 8009b8e:	4638      	mov	r0, r7
 8009b90:	f008 fb9d 	bl	80122ce <sys_arch_mbox_tryfetch>
 8009b94:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009b98:	d107      	bne.n	8009baa <netconn_accept+0x82>
      return ERR_WOULDBLOCK;
 8009b9a:	f06f 0506 	mvn.w	r5, #6
 8009b9e:	e7d1      	b.n	8009b44 <netconn_accept+0x1c>
    sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	4669      	mov	r1, sp
 8009ba4:	4638      	mov	r0, r7
 8009ba6:	f008 fb71 	bl	801228c <sys_arch_mbox_fetch>
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 8009baa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009bac:	b11b      	cbz	r3, 8009bb6 <netconn_accept+0x8e>
 8009bae:	2200      	movs	r2, #0
 8009bb0:	2101      	movs	r1, #1
 8009bb2:	4620      	mov	r0, r4
 8009bb4:	4798      	blx	r3
  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 8009bb6:	f10d 0107 	add.w	r1, sp, #7
 8009bba:	9800      	ldr	r0, [sp, #0]
 8009bbc:	f000 fddc 	bl	800a778 <lwip_netconn_is_err_msg>
 8009bc0:	b918      	cbnz	r0, 8009bca <netconn_accept+0xa2>
  if (accept_ptr == NULL) {
 8009bc2:	9b00      	ldr	r3, [sp, #0]
 8009bc4:	b153      	cbz	r3, 8009bdc <netconn_accept+0xb4>
  *new_conn = newconn;
 8009bc6:	6033      	str	r3, [r6, #0]
  return ERR_OK;
 8009bc8:	e7bc      	b.n	8009b44 <netconn_accept+0x1c>
    return err;
 8009bca:	f99d 5007 	ldrsb.w	r5, [sp, #7]
 8009bce:	e7b9      	b.n	8009b44 <netconn_accept+0x1c>
    return ERR_CLSD;
 8009bd0:	f06f 050e 	mvn.w	r5, #14
 8009bd4:	e7b6      	b.n	8009b44 <netconn_accept+0x1c>
 8009bd6:	f06f 050e 	mvn.w	r5, #14
 8009bda:	e7b3      	b.n	8009b44 <netconn_accept+0x1c>
    return ERR_CLSD;
 8009bdc:	f06f 050e 	mvn.w	r5, #14
 8009be0:	e7b0      	b.n	8009b44 <netconn_accept+0x1c>
 8009be2:	bf00      	nop
 8009be4:	08013b6c 	.word	0x08013b6c
 8009be8:	08013cfc 	.word	0x08013cfc
 8009bec:	08013b24 	.word	0x08013b24
 8009bf0:	08013d1c 	.word	0x08013d1c

08009bf4 <netconn_recv_data>:
{
 8009bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009bf6:	b083      	sub	sp, #12
  void *buf = NULL;
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	9301      	str	r3, [sp, #4]
  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 8009bfc:	2900      	cmp	r1, #0
 8009bfe:	d034      	beq.n	8009c6a <netconn_recv_data+0x76>
 8009c00:	4604      	mov	r4, r0
 8009c02:	4617      	mov	r7, r2
 8009c04:	460e      	mov	r6, r1
  *new_buf = NULL;
 8009c06:	2300      	movs	r3, #0
 8009c08:	600b      	str	r3, [r1, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 8009c0a:	2800      	cmp	r0, #0
 8009c0c:	d037      	beq.n	8009c7e <netconn_recv_data+0x8a>
  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 8009c0e:	f100 0510 	add.w	r5, r0, #16
 8009c12:	4628      	mov	r0, r5
 8009c14:	f008 fb66 	bl	80122e4 <sys_mbox_valid>
 8009c18:	2800      	cmp	r0, #0
 8009c1a:	d03a      	beq.n	8009c92 <netconn_recv_data+0x9e>
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 8009c1c:	7f23      	ldrb	r3, [r4, #28]
 8009c1e:	f003 0303 	and.w	r3, r3, #3
 8009c22:	f007 0204 	and.w	r2, r7, #4
 8009c26:	4313      	orrs	r3, r2
 8009c28:	d103      	bne.n	8009c32 <netconn_recv_data+0x3e>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 8009c2a:	f994 3008 	ldrsb.w	r3, [r4, #8]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d045      	beq.n	8009cbe <netconn_recv_data+0xca>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 8009c32:	a901      	add	r1, sp, #4
 8009c34:	4628      	mov	r0, r5
 8009c36:	f008 fb4a 	bl	80122ce <sys_arch_mbox_tryfetch>
 8009c3a:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009c3e:	d030      	beq.n	8009ca2 <netconn_recv_data+0xae>
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 8009c40:	7823      	ldrb	r3, [r4, #0]
 8009c42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009c46:	2b10      	cmp	r3, #16
 8009c48:	d03f      	beq.n	8009cca <netconn_recv_data+0xd6>
    LWIP_ASSERT("buf != NULL", buf != NULL);
 8009c4a:	9b01      	ldr	r3, [sp, #4]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d04c      	beq.n	8009cea <netconn_recv_data+0xf6>
    len = netbuf_len((struct netbuf *)buf);
 8009c50:	9b01      	ldr	r3, [sp, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	891a      	ldrh	r2, [r3, #8]
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 8009c56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c58:	b113      	cbz	r3, 8009c60 <netconn_recv_data+0x6c>
 8009c5a:	2101      	movs	r1, #1
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	4798      	blx	r3
  *new_buf = buf;
 8009c60:	9b01      	ldr	r3, [sp, #4]
 8009c62:	6033      	str	r3, [r6, #0]
  return ERR_OK;
 8009c64:	2000      	movs	r0, #0
}
 8009c66:	b003      	add	sp, #12
 8009c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 8009c6a:	4b24      	ldr	r3, [pc, #144]	; (8009cfc <netconn_recv_data+0x108>)
 8009c6c:	f44f 7212 	mov.w	r2, #584	; 0x248
 8009c70:	4923      	ldr	r1, [pc, #140]	; (8009d00 <netconn_recv_data+0x10c>)
 8009c72:	4824      	ldr	r0, [pc, #144]	; (8009d04 <netconn_recv_data+0x110>)
 8009c74:	f008 fd6c 	bl	8012750 <iprintf>
 8009c78:	f06f 000f 	mvn.w	r0, #15
 8009c7c:	e7f3      	b.n	8009c66 <netconn_recv_data+0x72>
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 8009c7e:	4b1f      	ldr	r3, [pc, #124]	; (8009cfc <netconn_recv_data+0x108>)
 8009c80:	f240 224a 	movw	r2, #586	; 0x24a
 8009c84:	4920      	ldr	r1, [pc, #128]	; (8009d08 <netconn_recv_data+0x114>)
 8009c86:	481f      	ldr	r0, [pc, #124]	; (8009d04 <netconn_recv_data+0x110>)
 8009c88:	f008 fd62 	bl	8012750 <iprintf>
 8009c8c:	f06f 000f 	mvn.w	r0, #15
 8009c90:	e7e9      	b.n	8009c66 <netconn_recv_data+0x72>
    err_t err = netconn_err(conn);
 8009c92:	4620      	mov	r0, r4
 8009c94:	f7ff ff38 	bl	8009b08 <netconn_err>
    return ERR_CONN;
 8009c98:	2800      	cmp	r0, #0
 8009c9a:	bf08      	it	eq
 8009c9c:	f06f 000a 	mvneq.w	r0, #10
 8009ca0:	e7e1      	b.n	8009c66 <netconn_recv_data+0x72>
      err = netconn_err(conn);
 8009ca2:	4620      	mov	r0, r4
 8009ca4:	f7ff ff30 	bl	8009b08 <netconn_err>
      if (err != ERR_OK) {
 8009ca8:	2800      	cmp	r0, #0
 8009caa:	d1dc      	bne.n	8009c66 <netconn_recv_data+0x72>
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 8009cac:	7f23      	ldrb	r3, [r4, #28]
      return ERR_WOULDBLOCK;
 8009cae:	f013 0f01 	tst.w	r3, #1
 8009cb2:	bf14      	ite	ne
 8009cb4:	f06f 000a 	mvnne.w	r0, #10
 8009cb8:	f06f 0006 	mvneq.w	r0, #6
 8009cbc:	e7d3      	b.n	8009c66 <netconn_recv_data+0x72>
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	a901      	add	r1, sp, #4
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	f008 fae2 	bl	801228c <sys_arch_mbox_fetch>
 8009cc8:	e7ba      	b.n	8009c40 <netconn_recv_data+0x4c>
    if (lwip_netconn_is_err_msg(buf, &err)) {
 8009cca:	f10d 0103 	add.w	r1, sp, #3
 8009cce:	9801      	ldr	r0, [sp, #4]
 8009cd0:	f000 fd52 	bl	800a778 <lwip_netconn_is_err_msg>
 8009cd4:	b130      	cbz	r0, 8009ce4 <netconn_recv_data+0xf0>
      if (err == ERR_CLSD) {
 8009cd6:	f99d 0003 	ldrsb.w	r0, [sp, #3]
        return ERR_OK;
 8009cda:	f110 0f0f 	cmn.w	r0, #15
 8009cde:	bf08      	it	eq
 8009ce0:	2000      	moveq	r0, #0
 8009ce2:	e7c0      	b.n	8009c66 <netconn_recv_data+0x72>
    len = ((struct pbuf *)buf)->tot_len;
 8009ce4:	9b01      	ldr	r3, [sp, #4]
 8009ce6:	891a      	ldrh	r2, [r3, #8]
 8009ce8:	e7b5      	b.n	8009c56 <netconn_recv_data+0x62>
    LWIP_ASSERT("buf != NULL", buf != NULL);
 8009cea:	4b04      	ldr	r3, [pc, #16]	; (8009cfc <netconn_recv_data+0x108>)
 8009cec:	f240 2291 	movw	r2, #657	; 0x291
 8009cf0:	4906      	ldr	r1, [pc, #24]	; (8009d0c <netconn_recv_data+0x118>)
 8009cf2:	4804      	ldr	r0, [pc, #16]	; (8009d04 <netconn_recv_data+0x110>)
 8009cf4:	f008 fd2c 	bl	8012750 <iprintf>
 8009cf8:	e7aa      	b.n	8009c50 <netconn_recv_data+0x5c>
 8009cfa:	bf00      	nop
 8009cfc:	08013b6c 	.word	0x08013b6c
 8009d00:	08013d3c 	.word	0x08013d3c
 8009d04:	08013b24 	.word	0x08013b24
 8009d08:	08013d5c 	.word	0x08013d5c
 8009d0c:	08013d78 	.word	0x08013d78

08009d10 <netconn_recv_data_tcp>:
{
 8009d10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d12:	b089      	sub	sp, #36	; 0x24
 8009d14:	4604      	mov	r4, r0
 8009d16:	460f      	mov	r7, r1
 8009d18:	4616      	mov	r6, r2
  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 8009d1a:	3010      	adds	r0, #16
 8009d1c:	f008 fae2 	bl	80122e4 <sys_mbox_valid>
 8009d20:	2800      	cmp	r0, #0
 8009d22:	d03e      	beq.n	8009da2 <netconn_recv_data_tcp+0x92>
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 8009d24:	7f23      	ldrb	r3, [r4, #28]
 8009d26:	f994 201c 	ldrsb.w	r2, [r4, #28]
 8009d2a:	2a00      	cmp	r2, #0
 8009d2c:	db1b      	blt.n	8009d66 <netconn_recv_data_tcp+0x56>
  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 8009d2e:	4632      	mov	r2, r6
 8009d30:	4639      	mov	r1, r7
 8009d32:	4620      	mov	r0, r4
 8009d34:	f7ff ff5e 	bl	8009bf4 <netconn_recv_data>
  if (err != ERR_OK) {
 8009d38:	4605      	mov	r5, r0
 8009d3a:	bb30      	cbnz	r0, 8009d8a <netconn_recv_data_tcp+0x7a>
  buf = *new_buf;
 8009d3c:	683f      	ldr	r7, [r7, #0]
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 8009d3e:	f016 0f08 	tst.w	r6, #8
 8009d42:	d105      	bne.n	8009d50 <netconn_recv_data_tcp+0x40>
    u16_t len = buf ? buf->tot_len : 1;
 8009d44:	b327      	cbz	r7, 8009d90 <netconn_recv_data_tcp+0x80>
 8009d46:	8939      	ldrh	r1, [r7, #8]
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 8009d48:	466a      	mov	r2, sp
 8009d4a:	4620      	mov	r0, r4
 8009d4c:	f7ff fd28 	bl	80097a0 <netconn_tcp_recvd_msg>
  if (buf == NULL) {
 8009d50:	b9df      	cbnz	r7, 8009d8a <netconn_recv_data_tcp+0x7a>
    if (apiflags & NETCONN_NOFIN) {
 8009d52:	f016 0f10 	tst.w	r6, #16
 8009d56:	d009      	beq.n	8009d6c <netconn_recv_data_tcp+0x5c>
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 8009d58:	7f23      	ldrb	r3, [r4, #28]
 8009d5a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009d5e:	7723      	strb	r3, [r4, #28]
      return ERR_WOULDBLOCK;
 8009d60:	f06f 0506 	mvn.w	r5, #6
 8009d64:	e011      	b.n	8009d8a <netconn_recv_data_tcp+0x7a>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 8009d66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d6a:	7723      	strb	r3, [r4, #28]
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 8009d6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d6e:	b11b      	cbz	r3, 8009d78 <netconn_recv_data_tcp+0x68>
 8009d70:	2200      	movs	r2, #0
 8009d72:	2101      	movs	r1, #1
 8009d74:	4620      	mov	r0, r4
 8009d76:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 8009d78:	6863      	ldr	r3, [r4, #4]
 8009d7a:	b95b      	cbnz	r3, 8009d94 <netconn_recv_data_tcp+0x84>
        err = netconn_err(conn);
 8009d7c:	4620      	mov	r0, r4
 8009d7e:	f7ff fec3 	bl	8009b08 <netconn_err>
        return ERR_RST;
 8009d82:	1e05      	subs	r5, r0, #0
 8009d84:	bf08      	it	eq
 8009d86:	f06f 050d 	mvneq.w	r5, #13
}
 8009d8a:	4628      	mov	r0, r5
 8009d8c:	b009      	add	sp, #36	; 0x24
 8009d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    u16_t len = buf ? buf->tot_len : 1;
 8009d90:	2101      	movs	r1, #1
 8009d92:	e7d9      	b.n	8009d48 <netconn_recv_data_tcp+0x38>
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 8009d94:	2101      	movs	r1, #1
 8009d96:	4620      	mov	r0, r4
 8009d98:	f7ff fd24 	bl	80097e4 <netconn_close_shutdown>
      return ERR_CLSD;
 8009d9c:	f06f 050e 	mvn.w	r5, #14
 8009da0:	e7f3      	b.n	8009d8a <netconn_recv_data_tcp+0x7a>
    return ERR_CONN;
 8009da2:	f06f 050a 	mvn.w	r5, #10
 8009da6:	e7f0      	b.n	8009d8a <netconn_recv_data_tcp+0x7a>

08009da8 <netconn_recv>:
{
 8009da8:	b570      	push	{r4, r5, r6, lr}
 8009daa:	b082      	sub	sp, #8
  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 8009dac:	b311      	cbz	r1, 8009df4 <netconn_recv+0x4c>
 8009dae:	4604      	mov	r4, r0
 8009db0:	460d      	mov	r5, r1
  *new_buf = NULL;
 8009db2:	2300      	movs	r3, #0
 8009db4:	600b      	str	r3, [r1, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 8009db6:	b338      	cbz	r0, 8009e08 <netconn_recv+0x60>
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 8009db8:	7803      	ldrb	r3, [r0, #0]
 8009dba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009dbe:	2b10      	cmp	r3, #16
 8009dc0:	d13c      	bne.n	8009e3c <netconn_recv+0x94>
    struct pbuf *p = NULL;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	9301      	str	r3, [sp, #4]
    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 8009dc6:	2006      	movs	r0, #6
 8009dc8:	f001 fd74 	bl	800b8b4 <memp_malloc>
    if (buf == NULL) {
 8009dcc:	4606      	mov	r6, r0
 8009dce:	2800      	cmp	r0, #0
 8009dd0:	d031      	beq.n	8009e36 <netconn_recv+0x8e>
    err = netconn_recv_data_tcp(conn, &p, 0);
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	a901      	add	r1, sp, #4
 8009dd6:	4620      	mov	r0, r4
 8009dd8:	f7ff ff9a 	bl	8009d10 <netconn_recv_data_tcp>
    if (err != ERR_OK) {
 8009ddc:	4604      	mov	r4, r0
 8009dde:	b9e8      	cbnz	r0, 8009e1c <netconn_recv+0x74>
    LWIP_ASSERT("p != NULL", p != NULL);
 8009de0:	9b01      	ldr	r3, [sp, #4]
 8009de2:	b303      	cbz	r3, 8009e26 <netconn_recv+0x7e>
    buf->p = p;
 8009de4:	9b01      	ldr	r3, [sp, #4]
 8009de6:	6033      	str	r3, [r6, #0]
    buf->ptr = p;
 8009de8:	6073      	str	r3, [r6, #4]
    buf->port = 0;
 8009dea:	2300      	movs	r3, #0
 8009dec:	81b3      	strh	r3, [r6, #12]
    ip_addr_set_zero(&buf->addr);
 8009dee:	60b3      	str	r3, [r6, #8]
    *new_buf = buf;
 8009df0:	602e      	str	r6, [r5, #0]
    return ERR_OK;
 8009df2:	e027      	b.n	8009e44 <netconn_recv+0x9c>
  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 8009df4:	4b15      	ldr	r3, [pc, #84]	; (8009e4c <netconn_recv+0xa4>)
 8009df6:	f240 3263 	movw	r2, #867	; 0x363
 8009dfa:	4915      	ldr	r1, [pc, #84]	; (8009e50 <netconn_recv+0xa8>)
 8009dfc:	4815      	ldr	r0, [pc, #84]	; (8009e54 <netconn_recv+0xac>)
 8009dfe:	f008 fca7 	bl	8012750 <iprintf>
 8009e02:	f06f 040f 	mvn.w	r4, #15
 8009e06:	e01d      	b.n	8009e44 <netconn_recv+0x9c>
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 8009e08:	4b10      	ldr	r3, [pc, #64]	; (8009e4c <netconn_recv+0xa4>)
 8009e0a:	f240 3265 	movw	r2, #869	; 0x365
 8009e0e:	4912      	ldr	r1, [pc, #72]	; (8009e58 <netconn_recv+0xb0>)
 8009e10:	4810      	ldr	r0, [pc, #64]	; (8009e54 <netconn_recv+0xac>)
 8009e12:	f008 fc9d 	bl	8012750 <iprintf>
 8009e16:	f06f 040f 	mvn.w	r4, #15
 8009e1a:	e013      	b.n	8009e44 <netconn_recv+0x9c>
      memp_free(MEMP_NETBUF, buf);
 8009e1c:	4631      	mov	r1, r6
 8009e1e:	2006      	movs	r0, #6
 8009e20:	f001 fd62 	bl	800b8e8 <memp_free>
      return err;
 8009e24:	e00e      	b.n	8009e44 <netconn_recv+0x9c>
    LWIP_ASSERT("p != NULL", p != NULL);
 8009e26:	4b09      	ldr	r3, [pc, #36]	; (8009e4c <netconn_recv+0xa4>)
 8009e28:	f240 3279 	movw	r2, #889	; 0x379
 8009e2c:	490b      	ldr	r1, [pc, #44]	; (8009e5c <netconn_recv+0xb4>)
 8009e2e:	4809      	ldr	r0, [pc, #36]	; (8009e54 <netconn_recv+0xac>)
 8009e30:	f008 fc8e 	bl	8012750 <iprintf>
 8009e34:	e7d6      	b.n	8009de4 <netconn_recv+0x3c>
      return ERR_MEM;
 8009e36:	f04f 34ff 	mov.w	r4, #4294967295
 8009e3a:	e003      	b.n	8009e44 <netconn_recv+0x9c>
    return netconn_recv_data(conn, (void **)new_buf, 0);
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	f7ff fed9 	bl	8009bf4 <netconn_recv_data>
 8009e42:	4604      	mov	r4, r0
}
 8009e44:	4620      	mov	r0, r4
 8009e46:	b002      	add	sp, #8
 8009e48:	bd70      	pop	{r4, r5, r6, pc}
 8009e4a:	bf00      	nop
 8009e4c:	08013b6c 	.word	0x08013b6c
 8009e50:	08013d3c 	.word	0x08013d3c
 8009e54:	08013b24 	.word	0x08013b24
 8009e58:	08013d5c 	.word	0x08013d5c
 8009e5c:	08013ebc 	.word	0x08013ebc

08009e60 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 8009e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e64:	4604      	mov	r4, r0
 8009e66:	4615      	mov	r5, r2
 8009e68:	4698      	mov	r8, r3
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 8009e6a:	460e      	mov	r6, r1
 8009e6c:	b369      	cbz	r1, 8009eca <recv_udp+0x6a>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 8009e6e:	2c00      	cmp	r4, #0
 8009e70:	d032      	beq.n	8009ed8 <recv_udp+0x78>
  if (conn == NULL) {
    pbuf_free(p);
    return;
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 8009e72:	6863      	ldr	r3, [r4, #4]
 8009e74:	42b3      	cmp	r3, r6
 8009e76:	d005      	beq.n	8009e84 <recv_udp+0x24>
 8009e78:	4b24      	ldr	r3, [pc, #144]	; (8009f0c <recv_udp+0xac>)
 8009e7a:	22ee      	movs	r2, #238	; 0xee
 8009e7c:	4924      	ldr	r1, [pc, #144]	; (8009f10 <recv_udp+0xb0>)
 8009e7e:	4825      	ldr	r0, [pc, #148]	; (8009f14 <recv_udp+0xb4>)
 8009e80:	f008 fc66 	bl	8012750 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 8009e84:	f104 0710 	add.w	r7, r4, #16
 8009e88:	4638      	mov	r0, r7
 8009e8a:	f008 fa2b 	bl	80122e4 <sys_mbox_valid>
 8009e8e:	b368      	cbz	r0, 8009eec <recv_udp+0x8c>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
    return;
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 8009e90:	2006      	movs	r0, #6
 8009e92:	f001 fd0f 	bl	800b8b4 <memp_malloc>
  if (buf == NULL) {
 8009e96:	4606      	mov	r6, r0
 8009e98:	b368      	cbz	r0, 8009ef6 <recv_udp+0x96>
    pbuf_free(p);
    return;
  } else {
    buf->p = p;
 8009e9a:	6005      	str	r5, [r0, #0]
    buf->ptr = p;
 8009e9c:	6045      	str	r5, [r0, #4]
    ip_addr_set(&buf->addr, addr);
 8009e9e:	f1b8 0f00 	cmp.w	r8, #0
 8009ea2:	d02c      	beq.n	8009efe <recv_udp+0x9e>
 8009ea4:	f8d8 3000 	ldr.w	r3, [r8]
 8009ea8:	60b3      	str	r3, [r6, #8]
    buf->port = port;
 8009eaa:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 8009eae:	81b3      	strh	r3, [r6, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 8009eb0:	892d      	ldrh	r5, [r5, #8]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 8009eb2:	4631      	mov	r1, r6
 8009eb4:	4638      	mov	r0, r7
 8009eb6:	f008 f9d9 	bl	801226c <sys_mbox_trypost>
 8009eba:	bb10      	cbnz	r0, 8009f02 <recv_udp+0xa2>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8009ebc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ebe:	b1c3      	cbz	r3, 8009ef2 <recv_udp+0x92>
 8009ec0:	462a      	mov	r2, r5
 8009ec2:	2100      	movs	r1, #0
 8009ec4:	4620      	mov	r0, r4
 8009ec6:	4798      	blx	r3
 8009ec8:	e013      	b.n	8009ef2 <recv_udp+0x92>
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 8009eca:	4b10      	ldr	r3, [pc, #64]	; (8009f0c <recv_udp+0xac>)
 8009ecc:	22e5      	movs	r2, #229	; 0xe5
 8009ece:	4912      	ldr	r1, [pc, #72]	; (8009f18 <recv_udp+0xb8>)
 8009ed0:	4810      	ldr	r0, [pc, #64]	; (8009f14 <recv_udp+0xb4>)
 8009ed2:	f008 fc3d 	bl	8012750 <iprintf>
 8009ed6:	e7ca      	b.n	8009e6e <recv_udp+0xe>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 8009ed8:	4b0c      	ldr	r3, [pc, #48]	; (8009f0c <recv_udp+0xac>)
 8009eda:	22e6      	movs	r2, #230	; 0xe6
 8009edc:	490f      	ldr	r1, [pc, #60]	; (8009f1c <recv_udp+0xbc>)
 8009ede:	480d      	ldr	r0, [pc, #52]	; (8009f14 <recv_udp+0xb4>)
 8009ee0:	f008 fc36 	bl	8012750 <iprintf>
    pbuf_free(p);
 8009ee4:	4628      	mov	r0, r5
 8009ee6:	f001 ffbf 	bl	800be68 <pbuf_free>
    return;
 8009eea:	e002      	b.n	8009ef2 <recv_udp+0x92>
    pbuf_free(p);
 8009eec:	4628      	mov	r0, r5
 8009eee:	f001 ffbb 	bl	800be68 <pbuf_free>
  }
}
 8009ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    pbuf_free(p);
 8009ef6:	4628      	mov	r0, r5
 8009ef8:	f001 ffb6 	bl	800be68 <pbuf_free>
    return;
 8009efc:	e7f9      	b.n	8009ef2 <recv_udp+0x92>
    ip_addr_set(&buf->addr, addr);
 8009efe:	2300      	movs	r3, #0
 8009f00:	e7d2      	b.n	8009ea8 <recv_udp+0x48>
    netbuf_delete(buf);
 8009f02:	4630      	mov	r0, r6
 8009f04:	f001 f806 	bl	800af14 <netbuf_delete>
    return;
 8009f08:	e7f3      	b.n	8009ef2 <recv_udp+0x92>
 8009f0a:	bf00      	nop
 8009f0c:	08013d84 	.word	0x08013d84
 8009f10:	08013dfc 	.word	0x08013dfc
 8009f14:	08013b24 	.word	0x08013b24
 8009f18:	08013db8 	.word	0x08013db8
 8009f1c:	08013ddc 	.word	0x08013ddc

08009f20 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 8009f20:	b510      	push	{r4, lr}
 8009f22:	4601      	mov	r1, r0
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 8009f24:	6844      	ldr	r4, [r0, #4]
  tcp_arg(pcb, conn);
 8009f26:	4620      	mov	r0, r4
 8009f28:	f002 fc92 	bl	800c850 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 8009f2c:	4908      	ldr	r1, [pc, #32]	; (8009f50 <setup_tcp+0x30>)
 8009f2e:	4620      	mov	r0, r4
 8009f30:	f002 fc92 	bl	800c858 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 8009f34:	4907      	ldr	r1, [pc, #28]	; (8009f54 <setup_tcp+0x34>)
 8009f36:	4620      	mov	r0, r4
 8009f38:	f002 fca8 	bl	800c88c <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 8009f3c:	2202      	movs	r2, #2
 8009f3e:	4906      	ldr	r1, [pc, #24]	; (8009f58 <setup_tcp+0x38>)
 8009f40:	4620      	mov	r0, r4
 8009f42:	f002 fcdd 	bl	800c900 <tcp_poll>
  tcp_err(pcb, err_tcp);
 8009f46:	4905      	ldr	r1, [pc, #20]	; (8009f5c <setup_tcp+0x3c>)
 8009f48:	4620      	mov	r0, r4
 8009f4a:	f002 fcb9 	bl	800c8c0 <tcp_err>
}
 8009f4e:	bd10      	pop	{r4, pc}
 8009f50:	0800a699 	.word	0x0800a699
 8009f54:	0800a629 	.word	0x0800a629
 8009f58:	0800a5a9 	.word	0x0800a5a9
 8009f5c:	08009f61 	.word	0x08009f61

08009f60 <err_tcp>:
{
 8009f60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f64:	460d      	mov	r5, r1
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8009f66:	4604      	mov	r4, r0
 8009f68:	b358      	cbz	r0, 8009fc2 <err_tcp+0x62>
  SYS_ARCH_PROTECT(lev);
 8009f6a:	f008 fa41 	bl	80123f0 <sys_arch_protect>
  conn->pcb.tcp = NULL;
 8009f6e:	2200      	movs	r2, #0
 8009f70:	6062      	str	r2, [r4, #4]
  conn->pending_err = err;
 8009f72:	7225      	strb	r5, [r4, #8]
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 8009f74:	7f23      	ldrb	r3, [r4, #28]
 8009f76:	f043 0301 	orr.w	r3, r3, #1
 8009f7a:	7723      	strb	r3, [r4, #28]
  old_state = conn->state;
 8009f7c:	7866      	ldrb	r6, [r4, #1]
  conn->state = NETCONN_NONE;
 8009f7e:	7062      	strb	r2, [r4, #1]
  SYS_ARCH_UNPROTECT(lev);
 8009f80:	f008 fa42 	bl	8012408 <sys_arch_unprotect>
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 8009f84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f86:	b17b      	cbz	r3, 8009fa8 <err_tcp+0x48>
 8009f88:	2200      	movs	r2, #0
 8009f8a:	2104      	movs	r1, #4
 8009f8c:	4620      	mov	r0, r4
 8009f8e:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8009f90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f92:	b14b      	cbz	r3, 8009fa8 <err_tcp+0x48>
 8009f94:	2200      	movs	r2, #0
 8009f96:	4611      	mov	r1, r2
 8009f98:	4620      	mov	r0, r4
 8009f9a:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8009f9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f9e:	b11b      	cbz	r3, 8009fa8 <err_tcp+0x48>
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	2102      	movs	r1, #2
 8009fa4:	4620      	mov	r0, r4
 8009fa6:	4798      	blx	r3
  switch (err) {
 8009fa8:	f115 0f0e 	cmn.w	r5, #14
 8009fac:	d01a      	beq.n	8009fe4 <err_tcp+0x84>
 8009fae:	f115 0f0d 	cmn.w	r5, #13
 8009fb2:	d01a      	beq.n	8009fea <err_tcp+0x8a>
 8009fb4:	f115 0f0f 	cmn.w	r5, #15
 8009fb8:	d046      	beq.n	800a048 <err_tcp+0xe8>
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 8009fba:	b955      	cbnz	r5, 8009fd2 <err_tcp+0x72>
      return NULL;
 8009fbc:	f04f 0800 	mov.w	r8, #0
 8009fc0:	e015      	b.n	8009fee <err_tcp+0x8e>
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8009fc2:	4b37      	ldr	r3, [pc, #220]	; (800a0a0 <err_tcp+0x140>)
 8009fc4:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 8009fc8:	4936      	ldr	r1, [pc, #216]	; (800a0a4 <err_tcp+0x144>)
 8009fca:	4837      	ldr	r0, [pc, #220]	; (800a0a8 <err_tcp+0x148>)
 8009fcc:	f008 fbc0 	bl	8012750 <iprintf>
 8009fd0:	e7cb      	b.n	8009f6a <err_tcp+0xa>
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 8009fd2:	4b33      	ldr	r3, [pc, #204]	; (800a0a0 <err_tcp+0x140>)
 8009fd4:	227d      	movs	r2, #125	; 0x7d
 8009fd6:	4935      	ldr	r1, [pc, #212]	; (800a0ac <err_tcp+0x14c>)
 8009fd8:	4833      	ldr	r0, [pc, #204]	; (800a0a8 <err_tcp+0x148>)
 8009fda:	f008 fbb9 	bl	8012750 <iprintf>
      return NULL;
 8009fde:	f04f 0800 	mov.w	r8, #0
 8009fe2:	e004      	b.n	8009fee <err_tcp+0x8e>
  switch (err) {
 8009fe4:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 800a0bc <err_tcp+0x15c>
 8009fe8:	e001      	b.n	8009fee <err_tcp+0x8e>
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 8009fea:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 800a0c0 <err_tcp+0x160>
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 8009fee:	f104 0710 	add.w	r7, r4, #16
 8009ff2:	4638      	mov	r0, r7
 8009ff4:	f008 f976 	bl	80122e4 <sys_mbox_valid>
 8009ff8:	bb48      	cbnz	r0, 800a04e <err_tcp+0xee>
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 8009ffa:	f104 0714 	add.w	r7, r4, #20
 8009ffe:	4638      	mov	r0, r7
 800a000:	f008 f970 	bl	80122e4 <sys_mbox_valid>
 800a004:	bb40      	cbnz	r0, 800a058 <err_tcp+0xf8>
  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800a006:	1ef3      	subs	r3, r6, #3
 800a008:	b2db      	uxtb	r3, r3
 800a00a:	2b01      	cmp	r3, #1
 800a00c:	d901      	bls.n	800a012 <err_tcp+0xb2>
 800a00e:	2e01      	cmp	r6, #1
 800a010:	d13b      	bne.n	800a08a <err_tcp+0x12a>
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800a012:	7f23      	ldrb	r3, [r4, #28]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800a014:	f023 0204 	bic.w	r2, r3, #4
 800a018:	7722      	strb	r2, [r4, #28]
    if (!was_nonblocking_connect) {
 800a01a:	f013 0f04 	tst.w	r3, #4
 800a01e:	d111      	bne.n	800a044 <err_tcp+0xe4>
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800a020:	6a23      	ldr	r3, [r4, #32]
 800a022:	b1f3      	cbz	r3, 800a062 <err_tcp+0x102>
      if (old_state == NETCONN_CLOSE) {
 800a024:	2e04      	cmp	r6, #4
 800a026:	d024      	beq.n	800a072 <err_tcp+0x112>
        conn->current_msg->err = err;
 800a028:	6a23      	ldr	r3, [r4, #32]
 800a02a:	711d      	strb	r5, [r3, #4]
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800a02c:	6a23      	ldr	r3, [r4, #32]
 800a02e:	681d      	ldr	r5, [r3, #0]
 800a030:	350c      	adds	r5, #12
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800a032:	4628      	mov	r0, r5
 800a034:	f008 f99c 	bl	8012370 <sys_sem_valid>
 800a038:	b1f8      	cbz	r0, 800a07a <err_tcp+0x11a>
      conn->current_msg = NULL;
 800a03a:	2300      	movs	r3, #0
 800a03c:	6223      	str	r3, [r4, #32]
      sys_sem_signal(op_completed_sem);
 800a03e:	4628      	mov	r0, r5
 800a040:	f008 f98c 	bl	801235c <sys_sem_signal>
}
 800a044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800a048:	f8df 8078 	ldr.w	r8, [pc, #120]	; 800a0c4 <err_tcp+0x164>
 800a04c:	e7cf      	b.n	8009fee <err_tcp+0x8e>
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800a04e:	4641      	mov	r1, r8
 800a050:	4638      	mov	r0, r7
 800a052:	f008 f90b 	bl	801226c <sys_mbox_trypost>
 800a056:	e7d0      	b.n	8009ffa <err_tcp+0x9a>
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800a058:	4641      	mov	r1, r8
 800a05a:	4638      	mov	r0, r7
 800a05c:	f008 f906 	bl	801226c <sys_mbox_trypost>
 800a060:	e7d1      	b.n	800a006 <err_tcp+0xa6>
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800a062:	4b0f      	ldr	r3, [pc, #60]	; (800a0a0 <err_tcp+0x140>)
 800a064:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800a068:	4911      	ldr	r1, [pc, #68]	; (800a0b0 <err_tcp+0x150>)
 800a06a:	480f      	ldr	r0, [pc, #60]	; (800a0a8 <err_tcp+0x148>)
 800a06c:	f008 fb70 	bl	8012750 <iprintf>
 800a070:	e7d8      	b.n	800a024 <err_tcp+0xc4>
        conn->current_msg->err = ERR_OK;
 800a072:	6a23      	ldr	r3, [r4, #32]
 800a074:	2200      	movs	r2, #0
 800a076:	711a      	strb	r2, [r3, #4]
 800a078:	e7d8      	b.n	800a02c <err_tcp+0xcc>
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800a07a:	4b09      	ldr	r3, [pc, #36]	; (800a0a0 <err_tcp+0x140>)
 800a07c:	f240 12ef 	movw	r2, #495	; 0x1ef
 800a080:	490c      	ldr	r1, [pc, #48]	; (800a0b4 <err_tcp+0x154>)
 800a082:	4809      	ldr	r0, [pc, #36]	; (800a0a8 <err_tcp+0x148>)
 800a084:	f008 fb64 	bl	8012750 <iprintf>
 800a088:	e7d7      	b.n	800a03a <err_tcp+0xda>
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800a08a:	6a23      	ldr	r3, [r4, #32]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d0d9      	beq.n	800a044 <err_tcp+0xe4>
 800a090:	4b03      	ldr	r3, [pc, #12]	; (800a0a0 <err_tcp+0x140>)
 800a092:	f240 12f7 	movw	r2, #503	; 0x1f7
 800a096:	4908      	ldr	r1, [pc, #32]	; (800a0b8 <err_tcp+0x158>)
 800a098:	4803      	ldr	r0, [pc, #12]	; (800a0a8 <err_tcp+0x148>)
 800a09a:	f008 fb59 	bl	8012750 <iprintf>
}
 800a09e:	e7d1      	b.n	800a044 <err_tcp+0xe4>
 800a0a0:	08013d84 	.word	0x08013d84
 800a0a4:	08013e1c 	.word	0x08013e1c
 800a0a8:	08013b24 	.word	0x08013b24
 800a0ac:	08013e2c 	.word	0x08013e2c
 800a0b0:	08013e3c 	.word	0x08013e3c
 800a0b4:	08013e58 	.word	0x08013e58
 800a0b8:	08013e74 	.word	0x08013e74
 800a0bc:	080141a6 	.word	0x080141a6
 800a0c0:	080141a4 	.word	0x080141a4
 800a0c4:	080141a5 	.word	0x080141a5

0800a0c8 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800a0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0cc:	b083      	sub	sp, #12
 800a0ce:	9101      	str	r1, [sp, #4]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800a0d0:	4604      	mov	r4, r0
 800a0d2:	b1e8      	cbz	r0, 800a110 <lwip_netconn_do_writemore+0x48>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800a0d4:	7863      	ldrb	r3, [r4, #1]
 800a0d6:	2b01      	cmp	r3, #1
 800a0d8:	d122      	bne.n	800a120 <lwip_netconn_do_writemore+0x58>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800a0da:	6a23      	ldr	r3, [r4, #32]
 800a0dc:	b343      	cbz	r3, 800a130 <lwip_netconn_do_writemore+0x68>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800a0de:	6863      	ldr	r3, [r4, #4]
 800a0e0:	b373      	cbz	r3, 800a140 <lwip_netconn_do_writemore+0x78>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800a0e2:	6a23      	ldr	r3, [r4, #32]
 800a0e4:	699a      	ldr	r2, [r3, #24]
 800a0e6:	695b      	ldr	r3, [r3, #20]
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d231      	bcs.n	800a150 <lwip_netconn_do_writemore+0x88>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800a0ec:	6a23      	ldr	r3, [r4, #32]
 800a0ee:	899b      	ldrh	r3, [r3, #12]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d035      	beq.n	800a160 <lwip_netconn_do_writemore+0x98>

  apiflags = conn->current_msg->msg.w.apiflags;
 800a0f4:	6a23      	ldr	r3, [r4, #32]
 800a0f6:	f893 801c 	ldrb.w	r8, [r3, #28]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800a0fa:	f894 a01c 	ldrb.w	sl, [r4, #28]
 800a0fe:	f00a 0a02 	and.w	sl, sl, #2
 800a102:	f008 0304 	and.w	r3, r8, #4
 800a106:	ea4a 0a03 	orr.w	sl, sl, r3
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800a10a:	f8df b220 	ldr.w	fp, [pc, #544]	; 800a32c <lwip_netconn_do_writemore+0x264>
 800a10e:	e064      	b.n	800a1da <lwip_netconn_do_writemore+0x112>
  LWIP_ASSERT("conn != NULL", conn != NULL);
 800a110:	4b86      	ldr	r3, [pc, #536]	; (800a32c <lwip_netconn_do_writemore+0x264>)
 800a112:	f240 6273 	movw	r2, #1651	; 0x673
 800a116:	4986      	ldr	r1, [pc, #536]	; (800a330 <lwip_netconn_do_writemore+0x268>)
 800a118:	4886      	ldr	r0, [pc, #536]	; (800a334 <lwip_netconn_do_writemore+0x26c>)
 800a11a:	f008 fb19 	bl	8012750 <iprintf>
 800a11e:	e7d9      	b.n	800a0d4 <lwip_netconn_do_writemore+0xc>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800a120:	4b82      	ldr	r3, [pc, #520]	; (800a32c <lwip_netconn_do_writemore+0x264>)
 800a122:	f240 6274 	movw	r2, #1652	; 0x674
 800a126:	4984      	ldr	r1, [pc, #528]	; (800a338 <lwip_netconn_do_writemore+0x270>)
 800a128:	4882      	ldr	r0, [pc, #520]	; (800a334 <lwip_netconn_do_writemore+0x26c>)
 800a12a:	f008 fb11 	bl	8012750 <iprintf>
 800a12e:	e7d4      	b.n	800a0da <lwip_netconn_do_writemore+0x12>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800a130:	4b7e      	ldr	r3, [pc, #504]	; (800a32c <lwip_netconn_do_writemore+0x264>)
 800a132:	f240 6275 	movw	r2, #1653	; 0x675
 800a136:	4981      	ldr	r1, [pc, #516]	; (800a33c <lwip_netconn_do_writemore+0x274>)
 800a138:	487e      	ldr	r0, [pc, #504]	; (800a334 <lwip_netconn_do_writemore+0x26c>)
 800a13a:	f008 fb09 	bl	8012750 <iprintf>
 800a13e:	e7ce      	b.n	800a0de <lwip_netconn_do_writemore+0x16>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800a140:	4b7a      	ldr	r3, [pc, #488]	; (800a32c <lwip_netconn_do_writemore+0x264>)
 800a142:	f240 6276 	movw	r2, #1654	; 0x676
 800a146:	497e      	ldr	r1, [pc, #504]	; (800a340 <lwip_netconn_do_writemore+0x278>)
 800a148:	487a      	ldr	r0, [pc, #488]	; (800a334 <lwip_netconn_do_writemore+0x26c>)
 800a14a:	f008 fb01 	bl	8012750 <iprintf>
 800a14e:	e7c8      	b.n	800a0e2 <lwip_netconn_do_writemore+0x1a>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800a150:	4b76      	ldr	r3, [pc, #472]	; (800a32c <lwip_netconn_do_writemore+0x264>)
 800a152:	f240 6277 	movw	r2, #1655	; 0x677
 800a156:	497b      	ldr	r1, [pc, #492]	; (800a344 <lwip_netconn_do_writemore+0x27c>)
 800a158:	4876      	ldr	r0, [pc, #472]	; (800a334 <lwip_netconn_do_writemore+0x26c>)
 800a15a:	f008 faf9 	bl	8012750 <iprintf>
 800a15e:	e7c5      	b.n	800a0ec <lwip_netconn_do_writemore+0x24>
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800a160:	4b72      	ldr	r3, [pc, #456]	; (800a32c <lwip_netconn_do_writemore+0x264>)
 800a162:	f240 6279 	movw	r2, #1657	; 0x679
 800a166:	4978      	ldr	r1, [pc, #480]	; (800a348 <lwip_netconn_do_writemore+0x280>)
 800a168:	4872      	ldr	r0, [pc, #456]	; (800a334 <lwip_netconn_do_writemore+0x26c>)
 800a16a:	f008 faf1 	bl	8012750 <iprintf>
 800a16e:	e7c1      	b.n	800a0f4 <lwip_netconn_do_writemore+0x2c>
        len = (u16_t)diff;
 800a170:	b2ae      	uxth	r6, r5
 800a172:	e040      	b.n	800a1f6 <lwip_netconn_do_writemore+0x12e>
          apiflags |= TCP_WRITE_FLAG_MORE;
 800a174:	f048 0802 	orr.w	r8, r8, #2
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800a178:	4691      	mov	r9, r2
 800a17a:	4413      	add	r3, r2
 800a17c:	4298      	cmp	r0, r3
 800a17e:	d368      	bcc.n	800a252 <lwip_netconn_do_writemore+0x18a>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800a180:	b2ad      	uxth	r5, r5
 800a182:	4295      	cmp	r5, r2
 800a184:	d070      	beq.n	800a268 <lwip_netconn_do_writemore+0x1a0>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
        write_more = 1;
        apiflags |= TCP_WRITE_FLAG_MORE;
      } else {
        write_more = 0;
 800a186:	2500      	movs	r5, #0
 800a188:	e00f      	b.n	800a1aa <lwip_netconn_do_writemore+0xe2>
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800a18a:	46b1      	mov	r9, r6
 800a18c:	4433      	add	r3, r6
 800a18e:	4298      	cmp	r0, r3
 800a190:	d360      	bcc.n	800a254 <lwip_netconn_do_writemore+0x18c>
      if ((len == 0xffff && diff > 0xffffUL) ||
 800a192:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a196:	429e      	cmp	r6, r3
 800a198:	d164      	bne.n	800a264 <lwip_netconn_do_writemore+0x19c>
 800a19a:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 800a19e:	d361      	bcc.n	800a264 <lwip_netconn_do_writemore+0x19c>
 800a1a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
        apiflags |= TCP_WRITE_FLAG_MORE;
 800a1a4:	f048 0802 	orr.w	r8, r8, #2
        write_more = 1;
 800a1a8:	2501      	movs	r5, #1
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800a1aa:	4643      	mov	r3, r8
 800a1ac:	4639      	mov	r1, r7
 800a1ae:	6860      	ldr	r0, [r4, #4]
 800a1b0:	f005 f8b4 	bl	800f31c <tcp_write>
      if (err == ERR_OK) {
 800a1b4:	4606      	mov	r6, r0
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	d16a      	bne.n	800a290 <lwip_netconn_do_writemore+0x1c8>
        conn->current_msg->msg.w.offset += len;
 800a1ba:	6a22      	ldr	r2, [r4, #32]
 800a1bc:	6993      	ldr	r3, [r2, #24]
 800a1be:	444b      	add	r3, r9
 800a1c0:	6193      	str	r3, [r2, #24]
        conn->current_msg->msg.w.vector_off += len;
 800a1c2:	6a22      	ldr	r2, [r4, #32]
 800a1c4:	6913      	ldr	r3, [r2, #16]
 800a1c6:	444b      	add	r3, r9
 800a1c8:	6113      	str	r3, [r2, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800a1ca:	6a23      	ldr	r3, [r4, #32]
 800a1cc:	689a      	ldr	r2, [r3, #8]
 800a1ce:	6919      	ldr	r1, [r3, #16]
 800a1d0:	6852      	ldr	r2, [r2, #4]
 800a1d2:	4291      	cmp	r1, r2
 800a1d4:	d04e      	beq.n	800a274 <lwip_netconn_do_writemore+0x1ac>
            conn->current_msg->msg.w.vector++;
            conn->current_msg->msg.w.vector_off = 0;
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800a1d6:	2d00      	cmp	r5, #0
 800a1d8:	d06f      	beq.n	800a2ba <lwip_netconn_do_writemore+0x1f2>
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800a1da:	6a21      	ldr	r1, [r4, #32]
 800a1dc:	688a      	ldr	r2, [r1, #8]
 800a1de:	690b      	ldr	r3, [r1, #16]
 800a1e0:	6817      	ldr	r7, [r2, #0]
 800a1e2:	441f      	add	r7, r3
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800a1e4:	6850      	ldr	r0, [r2, #4]
 800a1e6:	1ac5      	subs	r5, r0, r3
      if (diff > 0xffffUL) { /* max_u16_t */
 800a1e8:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 800a1ec:	d3c0      	bcc.n	800a170 <lwip_netconn_do_writemore+0xa8>
        apiflags |= TCP_WRITE_FLAG_MORE;
 800a1ee:	f048 0802 	orr.w	r8, r8, #2
        len = 0xffff;
 800a1f2:	f64f 76ff 	movw	r6, #65535	; 0xffff
      available = tcp_sndbuf(conn->pcb.tcp);
 800a1f6:	6862      	ldr	r2, [r4, #4]
 800a1f8:	f8b2 2064 	ldrh.w	r2, [r2, #100]	; 0x64
      if (available < len) {
 800a1fc:	4296      	cmp	r6, r2
 800a1fe:	d9c4      	bls.n	800a18a <lwip_netconn_do_writemore+0xc2>
        if (dontblock) {
 800a200:	f1ba 0f00 	cmp.w	sl, #0
 800a204:	d0b6      	beq.n	800a174 <lwip_netconn_do_writemore+0xac>
          if (!len) {
 800a206:	2a00      	cmp	r2, #0
 800a208:	d1b6      	bne.n	800a178 <lwip_netconn_do_writemore+0xb0>
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800a20a:	698b      	ldr	r3, [r1, #24]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	bf0c      	ite	eq
 800a210:	f06f 0606 	mvneq.w	r6, #6
 800a214:	2600      	movne	r6, #0
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
err_mem:
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800a216:	6a23      	ldr	r3, [r4, #32]
 800a218:	699a      	ldr	r2, [r3, #24]
 800a21a:	695b      	ldr	r3, [r3, #20]
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d35f      	bcc.n	800a2e0 <lwip_netconn_do_writemore+0x218>
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800a220:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a222:	b11b      	cbz	r3, 800a22c <lwip_netconn_do_writemore+0x164>
 800a224:	2200      	movs	r2, #0
 800a226:	2103      	movs	r1, #3
 800a228:	4620      	mov	r0, r4
 800a22a:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800a22c:	2e00      	cmp	r6, #0
 800a22e:	d133      	bne.n	800a298 <lwip_netconn_do_writemore+0x1d0>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800a230:	6a23      	ldr	r3, [r4, #32]
 800a232:	699d      	ldr	r5, [r3, #24]
 800a234:	695f      	ldr	r7, [r3, #20]
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
      }
      out_err = tcp_output(conn->pcb.tcp);
 800a236:	6860      	ldr	r0, [r4, #4]
 800a238:	f005 fe8a 	bl	800ff50 <tcp_output>
      if (out_err == ERR_RTE) {
 800a23c:	f110 0f04 	cmn.w	r0, #4
 800a240:	d06a      	beq.n	800a318 <lwip_netconn_do_writemore+0x250>
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
    }
  }
  if (write_finished) {
 800a242:	f1ba 0f00 	cmp.w	sl, #0
 800a246:	d12a      	bne.n	800a29e <lwip_netconn_do_writemore+0x1d6>
 800a248:	42bd      	cmp	r5, r7
 800a24a:	d028      	beq.n	800a29e <lwip_netconn_do_writemore+0x1d6>
      sys_sem_signal(op_completed_sem);
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800a24c:	f04f 36ff 	mov.w	r6, #4294967295
 800a250:	e02f      	b.n	800a2b2 <lwip_netconn_do_writemore+0x1ea>
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800a252:	4616      	mov	r6, r2
 800a254:	465b      	mov	r3, fp
 800a256:	f240 62a3 	movw	r2, #1699	; 0x6a3
 800a25a:	493c      	ldr	r1, [pc, #240]	; (800a34c <lwip_netconn_do_writemore+0x284>)
 800a25c:	4835      	ldr	r0, [pc, #212]	; (800a334 <lwip_netconn_do_writemore+0x26c>)
 800a25e:	f008 fa77 	bl	8012750 <iprintf>
 800a262:	e796      	b.n	800a192 <lwip_netconn_do_writemore+0xca>
 800a264:	4632      	mov	r2, r6
 800a266:	e78b      	b.n	800a180 <lwip_netconn_do_writemore+0xb8>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800a268:	6a23      	ldr	r3, [r4, #32]
 800a26a:	899b      	ldrh	r3, [r3, #12]
 800a26c:	2b01      	cmp	r3, #1
 800a26e:	d899      	bhi.n	800a1a4 <lwip_netconn_do_writemore+0xdc>
        write_more = 0;
 800a270:	2500      	movs	r5, #0
 800a272:	e79a      	b.n	800a1aa <lwip_netconn_do_writemore+0xe2>
          conn->current_msg->msg.w.vector_cnt--;
 800a274:	899a      	ldrh	r2, [r3, #12]
 800a276:	3a01      	subs	r2, #1
 800a278:	819a      	strh	r2, [r3, #12]
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800a27a:	6a23      	ldr	r3, [r4, #32]
 800a27c:	899a      	ldrh	r2, [r3, #12]
 800a27e:	2a00      	cmp	r2, #0
 800a280:	d0a9      	beq.n	800a1d6 <lwip_netconn_do_writemore+0x10e>
            conn->current_msg->msg.w.vector++;
 800a282:	689a      	ldr	r2, [r3, #8]
 800a284:	3208      	adds	r2, #8
 800a286:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800a288:	6a23      	ldr	r3, [r4, #32]
 800a28a:	2200      	movs	r2, #0
 800a28c:	611a      	str	r2, [r3, #16]
 800a28e:	e7a2      	b.n	800a1d6 <lwip_netconn_do_writemore+0x10e>
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800a290:	1c43      	adds	r3, r0, #1
 800a292:	b2db      	uxtb	r3, r3
 800a294:	2b01      	cmp	r3, #1
 800a296:	d910      	bls.n	800a2ba <lwip_netconn_do_writemore+0x1f2>
    } else if (err == ERR_MEM) {
 800a298:	f1b6 3fff 	cmp.w	r6, #4294967295
 800a29c:	d02b      	beq.n	800a2f6 <lwip_netconn_do_writemore+0x22e>
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800a29e:	6a23      	ldr	r3, [r4, #32]
 800a2a0:	6818      	ldr	r0, [r3, #0]
    conn->current_msg->err = err;
 800a2a2:	711e      	strb	r6, [r3, #4]
    conn->current_msg = NULL;
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	6223      	str	r3, [r4, #32]
    conn->state = NETCONN_NONE;
 800a2a8:	7063      	strb	r3, [r4, #1]
    if (delayed)
 800a2aa:	9b01      	ldr	r3, [sp, #4]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d137      	bne.n	800a320 <lwip_netconn_do_writemore+0x258>
  }
#endif
  return ERR_OK;
 800a2b0:	2600      	movs	r6, #0
}
 800a2b2:	4630      	mov	r0, r6
 800a2b4:	b003      	add	sp, #12
 800a2b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800a2ba:	f1ba 0f00 	cmp.w	sl, #0
 800a2be:	d10a      	bne.n	800a2d6 <lwip_netconn_do_writemore+0x20e>
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800a2c0:	6863      	ldr	r3, [r4, #4]
 800a2c2:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800a2c6:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800a2ca:	d3a9      	bcc.n	800a220 <lwip_netconn_do_writemore+0x158>
 800a2cc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800a2d0:	2b04      	cmp	r3, #4
 800a2d2:	d9ab      	bls.n	800a22c <lwip_netconn_do_writemore+0x164>
 800a2d4:	e7a4      	b.n	800a220 <lwip_netconn_do_writemore+0x158>
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800a2d6:	6a23      	ldr	r3, [r4, #32]
 800a2d8:	699a      	ldr	r2, [r3, #24]
 800a2da:	695b      	ldr	r3, [r3, #20]
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d2ef      	bcs.n	800a2c0 <lwip_netconn_do_writemore+0x1f8>
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800a2e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2e2:	b11b      	cbz	r3, 800a2ec <lwip_netconn_do_writemore+0x224>
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	2103      	movs	r1, #3
 800a2e8:	4620      	mov	r0, r4
 800a2ea:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800a2ec:	7f23      	ldrb	r3, [r4, #28]
 800a2ee:	f043 0310 	orr.w	r3, r3, #16
 800a2f2:	7723      	strb	r3, [r4, #28]
 800a2f4:	e79a      	b.n	800a22c <lwip_netconn_do_writemore+0x164>
      err_t out_err = tcp_output(conn->pcb.tcp);
 800a2f6:	6860      	ldr	r0, [r4, #4]
 800a2f8:	f005 fe2a 	bl	800ff50 <tcp_output>
      if (out_err == ERR_RTE) {
 800a2fc:	f110 0f04 	cmn.w	r0, #4
 800a300:	d00c      	beq.n	800a31c <lwip_netconn_do_writemore+0x254>
      } else if (dontblock) {
 800a302:	f1ba 0f00 	cmp.w	sl, #0
 800a306:	d0d4      	beq.n	800a2b2 <lwip_netconn_do_writemore+0x1ea>
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800a308:	6a23      	ldr	r3, [r4, #32]
 800a30a:	699b      	ldr	r3, [r3, #24]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	bf0c      	ite	eq
 800a310:	f06f 0606 	mvneq.w	r6, #6
 800a314:	2600      	movne	r6, #0
 800a316:	e7c2      	b.n	800a29e <lwip_netconn_do_writemore+0x1d6>
        err = out_err;
 800a318:	4606      	mov	r6, r0
 800a31a:	e7c0      	b.n	800a29e <lwip_netconn_do_writemore+0x1d6>
        err = out_err;
 800a31c:	4606      	mov	r6, r0
 800a31e:	e7be      	b.n	800a29e <lwip_netconn_do_writemore+0x1d6>
      sys_sem_signal(op_completed_sem);
 800a320:	300c      	adds	r0, #12
 800a322:	f008 f81b 	bl	801235c <sys_sem_signal>
  return ERR_OK;
 800a326:	2600      	movs	r6, #0
 800a328:	e7c3      	b.n	800a2b2 <lwip_netconn_do_writemore+0x1ea>
 800a32a:	bf00      	nop
 800a32c:	08013d84 	.word	0x08013d84
 800a330:	08013e1c 	.word	0x08013e1c
 800a334:	08013b24 	.word	0x08013b24
 800a338:	08013e90 	.word	0x08013e90
 800a33c:	08013e3c 	.word	0x08013e3c
 800a340:	08013eb0 	.word	0x08013eb0
 800a344:	08013ec8 	.word	0x08013ec8
 800a348:	08013f08 	.word	0x08013f08
 800a34c:	08013f30 	.word	0x08013f30

0800a350 <lwip_netconn_do_close_internal>:
{
 800a350:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a354:	460f      	mov	r7, r1
  LWIP_ASSERT("invalid conn", (conn != NULL));
 800a356:	4604      	mov	r4, r0
 800a358:	2800      	cmp	r0, #0
 800a35a:	d036      	beq.n	800a3ca <lwip_netconn_do_close_internal+0x7a>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800a35c:	7823      	ldrb	r3, [r4, #0]
 800a35e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a362:	2b10      	cmp	r3, #16
 800a364:	d139      	bne.n	800a3da <lwip_netconn_do_close_internal+0x8a>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800a366:	7863      	ldrb	r3, [r4, #1]
 800a368:	2b04      	cmp	r3, #4
 800a36a:	d13e      	bne.n	800a3ea <lwip_netconn_do_close_internal+0x9a>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800a36c:	6863      	ldr	r3, [r4, #4]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d043      	beq.n	800a3fa <lwip_netconn_do_close_internal+0xaa>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800a372:	6a23      	ldr	r3, [r4, #32]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d048      	beq.n	800a40a <lwip_netconn_do_close_internal+0xba>
  tpcb = conn->pcb.tcp;
 800a378:	6866      	ldr	r6, [r4, #4]
  shut = conn->current_msg->msg.sd.shut;
 800a37a:	6a23      	ldr	r3, [r4, #32]
 800a37c:	7a1b      	ldrb	r3, [r3, #8]
  shut_rx = shut & NETCONN_SHUT_RD;
 800a37e:	f003 0801 	and.w	r8, r3, #1
  shut_tx = shut & NETCONN_SHUT_WR;
 800a382:	f003 0902 	and.w	r9, r3, #2
  if (shut == NETCONN_SHUT_RDWR) {
 800a386:	2b03      	cmp	r3, #3
 800a388:	d012      	beq.n	800a3b0 <lwip_netconn_do_close_internal+0x60>
  } else if (shut_rx &&
 800a38a:	f1b8 0f00 	cmp.w	r8, #0
 800a38e:	d006      	beq.n	800a39e <lwip_netconn_do_close_internal+0x4e>
             ((tpcb->state == FIN_WAIT_1) ||
 800a390:	7d32      	ldrb	r2, [r6, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800a392:	1f53      	subs	r3, r2, #5
 800a394:	b2db      	uxtb	r3, r3
  } else if (shut_rx &&
 800a396:	2b01      	cmp	r3, #1
 800a398:	d90a      	bls.n	800a3b0 <lwip_netconn_do_close_internal+0x60>
 800a39a:	2a08      	cmp	r2, #8
 800a39c:	d008      	beq.n	800a3b0 <lwip_netconn_do_close_internal+0x60>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800a39e:	f1b9 0f00 	cmp.w	r9, #0
 800a3a2:	f000 80d2 	beq.w	800a54a <lwip_netconn_do_close_internal+0x1fa>
 800a3a6:	8b73      	ldrh	r3, [r6, #26]
 800a3a8:	f013 0f10 	tst.w	r3, #16
 800a3ac:	f000 80cd 	beq.w	800a54a <lwip_netconn_do_close_internal+0x1fa>
    tcp_arg(tpcb, NULL);
 800a3b0:	2100      	movs	r1, #0
 800a3b2:	4630      	mov	r0, r6
 800a3b4:	f002 fa4c 	bl	800c850 <tcp_arg>
  if (tpcb->state == LISTEN) {
 800a3b8:	f896 a014 	ldrb.w	sl, [r6, #20]
 800a3bc:	f1ba 0f01 	cmp.w	sl, #1
 800a3c0:	f000 80b7 	beq.w	800a532 <lwip_netconn_do_close_internal+0x1e2>
 800a3c4:	f04f 0a01 	mov.w	sl, #1
 800a3c8:	e0c4      	b.n	800a554 <lwip_netconn_do_close_internal+0x204>
  LWIP_ASSERT("invalid conn", (conn != NULL));
 800a3ca:	4b6c      	ldr	r3, [pc, #432]	; (800a57c <lwip_netconn_do_close_internal+0x22c>)
 800a3cc:	f240 32a2 	movw	r2, #930	; 0x3a2
 800a3d0:	496b      	ldr	r1, [pc, #428]	; (800a580 <lwip_netconn_do_close_internal+0x230>)
 800a3d2:	486c      	ldr	r0, [pc, #432]	; (800a584 <lwip_netconn_do_close_internal+0x234>)
 800a3d4:	f008 f9bc 	bl	8012750 <iprintf>
 800a3d8:	e7c0      	b.n	800a35c <lwip_netconn_do_close_internal+0xc>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800a3da:	4b68      	ldr	r3, [pc, #416]	; (800a57c <lwip_netconn_do_close_internal+0x22c>)
 800a3dc:	f240 32a3 	movw	r2, #931	; 0x3a3
 800a3e0:	4969      	ldr	r1, [pc, #420]	; (800a588 <lwip_netconn_do_close_internal+0x238>)
 800a3e2:	4868      	ldr	r0, [pc, #416]	; (800a584 <lwip_netconn_do_close_internal+0x234>)
 800a3e4:	f008 f9b4 	bl	8012750 <iprintf>
 800a3e8:	e7bd      	b.n	800a366 <lwip_netconn_do_close_internal+0x16>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800a3ea:	4b64      	ldr	r3, [pc, #400]	; (800a57c <lwip_netconn_do_close_internal+0x22c>)
 800a3ec:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800a3f0:	4966      	ldr	r1, [pc, #408]	; (800a58c <lwip_netconn_do_close_internal+0x23c>)
 800a3f2:	4864      	ldr	r0, [pc, #400]	; (800a584 <lwip_netconn_do_close_internal+0x234>)
 800a3f4:	f008 f9ac 	bl	8012750 <iprintf>
 800a3f8:	e7b8      	b.n	800a36c <lwip_netconn_do_close_internal+0x1c>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800a3fa:	4b60      	ldr	r3, [pc, #384]	; (800a57c <lwip_netconn_do_close_internal+0x22c>)
 800a3fc:	f240 32a5 	movw	r2, #933	; 0x3a5
 800a400:	4963      	ldr	r1, [pc, #396]	; (800a590 <lwip_netconn_do_close_internal+0x240>)
 800a402:	4860      	ldr	r0, [pc, #384]	; (800a584 <lwip_netconn_do_close_internal+0x234>)
 800a404:	f008 f9a4 	bl	8012750 <iprintf>
 800a408:	e7b3      	b.n	800a372 <lwip_netconn_do_close_internal+0x22>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800a40a:	4b5c      	ldr	r3, [pc, #368]	; (800a57c <lwip_netconn_do_close_internal+0x22c>)
 800a40c:	f240 32a6 	movw	r2, #934	; 0x3a6
 800a410:	4960      	ldr	r1, [pc, #384]	; (800a594 <lwip_netconn_do_close_internal+0x244>)
 800a412:	485c      	ldr	r0, [pc, #368]	; (800a584 <lwip_netconn_do_close_internal+0x234>)
 800a414:	f008 f99c 	bl	8012750 <iprintf>
 800a418:	e7ae      	b.n	800a378 <lwip_netconn_do_close_internal+0x28>
      tcp_recv(tpcb, NULL);
 800a41a:	2100      	movs	r1, #0
 800a41c:	4630      	mov	r0, r6
 800a41e:	f002 fa1b 	bl	800c858 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800a422:	2100      	movs	r1, #0
 800a424:	4630      	mov	r0, r6
 800a426:	f002 fa65 	bl	800c8f4 <tcp_accept>
 800a42a:	e097      	b.n	800a55c <lwip_netconn_do_close_internal+0x20c>
      tcp_sent(tpcb, NULL);
 800a42c:	2100      	movs	r1, #0
 800a42e:	4630      	mov	r0, r6
 800a430:	f002 fa2c 	bl	800c88c <tcp_sent>
 800a434:	e096      	b.n	800a564 <lwip_netconn_do_close_internal+0x214>
      tcp_poll(tpcb, NULL, 0);
 800a436:	2200      	movs	r2, #0
 800a438:	4611      	mov	r1, r2
 800a43a:	4630      	mov	r0, r6
 800a43c:	f002 fa60 	bl	800c900 <tcp_poll>
      tcp_err(tpcb, NULL);
 800a440:	2100      	movs	r1, #0
 800a442:	4630      	mov	r0, r6
 800a444:	f002 fa3c 	bl	800c8c0 <tcp_err>
      err = tcp_close(tpcb);
 800a448:	4630      	mov	r0, r6
 800a44a:	f002 fdf1 	bl	800d030 <tcp_close>
 800a44e:	4605      	mov	r5, r0
    if (err == ERR_MEM) {
 800a450:	f1b5 3fff 	cmp.w	r5, #4294967295
 800a454:	d022      	beq.n	800a49c <lwip_netconn_do_close_internal+0x14c>
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800a456:	6a23      	ldr	r3, [r4, #32]
 800a458:	681e      	ldr	r6, [r3, #0]
 800a45a:	360c      	adds	r6, #12
    conn->current_msg->err = err;
 800a45c:	711d      	strb	r5, [r3, #4]
    conn->current_msg = NULL;
 800a45e:	2300      	movs	r3, #0
 800a460:	6223      	str	r3, [r4, #32]
    conn->state = NETCONN_NONE;
 800a462:	7063      	strb	r3, [r4, #1]
    if (err == ERR_OK) {
 800a464:	b9a5      	cbnz	r5, 800a490 <lwip_netconn_do_close_internal+0x140>
      if (shut_close) {
 800a466:	f1ba 0f00 	cmp.w	sl, #0
 800a46a:	d143      	bne.n	800a4f4 <lwip_netconn_do_close_internal+0x1a4>
      if (shut_rx) {
 800a46c:	f1b8 0f00 	cmp.w	r8, #0
 800a470:	d005      	beq.n	800a47e <lwip_netconn_do_close_internal+0x12e>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800a472:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a474:	b163      	cbz	r3, 800a490 <lwip_netconn_do_close_internal+0x140>
 800a476:	2200      	movs	r2, #0
 800a478:	4611      	mov	r1, r2
 800a47a:	4620      	mov	r0, r4
 800a47c:	4798      	blx	r3
      if (shut_tx) {
 800a47e:	f1b9 0f00 	cmp.w	r9, #0
 800a482:	d005      	beq.n	800a490 <lwip_netconn_do_close_internal+0x140>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800a484:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a486:	b11b      	cbz	r3, 800a490 <lwip_netconn_do_close_internal+0x140>
 800a488:	2200      	movs	r2, #0
 800a48a:	2102      	movs	r1, #2
 800a48c:	4620      	mov	r0, r4
 800a48e:	4798      	blx	r3
    if (delayed)
 800a490:	2f00      	cmp	r7, #0
 800a492:	d138      	bne.n	800a506 <lwip_netconn_do_close_internal+0x1b6>
    return ERR_OK;
 800a494:	2500      	movs	r5, #0
}
 800a496:	4628      	mov	r0, r5
 800a498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800a49c:	6a23      	ldr	r3, [r4, #32]
 800a49e:	7a5a      	ldrb	r2, [r3, #9]
 800a4a0:	b19a      	cbz	r2, 800a4ca <lwip_netconn_do_close_internal+0x17a>
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800a4a2:	7d33      	ldrb	r3, [r6, #20]
 800a4a4:	2b01      	cmp	r3, #1
 800a4a6:	d033      	beq.n	800a510 <lwip_netconn_do_close_internal+0x1c0>
    if (shut_tx) {
 800a4a8:	f1b9 0f00 	cmp.w	r9, #0
 800a4ac:	d138      	bne.n	800a520 <lwip_netconn_do_close_internal+0x1d0>
    tcp_poll(tpcb, poll_tcp, 1);
 800a4ae:	2201      	movs	r2, #1
 800a4b0:	4939      	ldr	r1, [pc, #228]	; (800a598 <lwip_netconn_do_close_internal+0x248>)
 800a4b2:	4630      	mov	r0, r6
 800a4b4:	f002 fa24 	bl	800c900 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800a4b8:	4938      	ldr	r1, [pc, #224]	; (800a59c <lwip_netconn_do_close_internal+0x24c>)
 800a4ba:	4630      	mov	r0, r6
 800a4bc:	f002 fa00 	bl	800c8c0 <tcp_err>
    tcp_arg(tpcb, conn);
 800a4c0:	4621      	mov	r1, r4
 800a4c2:	4630      	mov	r0, r6
 800a4c4:	f002 f9c4 	bl	800c850 <tcp_arg>
  return err;
 800a4c8:	e7e5      	b.n	800a496 <lwip_netconn_do_close_internal+0x146>
        if (shut_close) {
 800a4ca:	f1ba 0f00 	cmp.w	sl, #0
 800a4ce:	d107      	bne.n	800a4e0 <lwip_netconn_do_close_internal+0x190>
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800a4d0:	681e      	ldr	r6, [r3, #0]
 800a4d2:	360c      	adds	r6, #12
    conn->current_msg->err = err;
 800a4d4:	22ff      	movs	r2, #255	; 0xff
 800a4d6:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800a4d8:	2300      	movs	r3, #0
 800a4da:	6223      	str	r3, [r4, #32]
    conn->state = NETCONN_NONE;
 800a4dc:	7063      	strb	r3, [r4, #1]
    if (err == ERR_OK) {
 800a4de:	e7d7      	b.n	800a490 <lwip_netconn_do_close_internal+0x140>
          tcp_abort(tpcb);
 800a4e0:	4630      	mov	r0, r6
 800a4e2:	f002 fb97 	bl	800cc14 <tcp_abort>
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800a4e6:	6a22      	ldr	r2, [r4, #32]
 800a4e8:	6816      	ldr	r6, [r2, #0]
 800a4ea:	360c      	adds	r6, #12
    conn->current_msg->err = err;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	7113      	strb	r3, [r2, #4]
    conn->current_msg = NULL;
 800a4f0:	6223      	str	r3, [r4, #32]
    conn->state = NETCONN_NONE;
 800a4f2:	7063      	strb	r3, [r4, #1]
        conn->pcb.tcp = NULL;
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	6063      	str	r3, [r4, #4]
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800a4f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4fa:	b1b3      	cbz	r3, 800a52a <lwip_netconn_do_close_internal+0x1da>
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	2104      	movs	r1, #4
 800a500:	4620      	mov	r0, r4
 800a502:	4798      	blx	r3
 800a504:	e7b2      	b.n	800a46c <lwip_netconn_do_close_internal+0x11c>
      sys_sem_signal(op_completed_sem);
 800a506:	4630      	mov	r0, r6
 800a508:	f007 ff28 	bl	801235c <sys_sem_signal>
    return ERR_OK;
 800a50c:	2500      	movs	r5, #0
 800a50e:	e7c2      	b.n	800a496 <lwip_netconn_do_close_internal+0x146>
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800a510:	4b1a      	ldr	r3, [pc, #104]	; (800a57c <lwip_netconn_do_close_internal+0x22c>)
 800a512:	f240 4241 	movw	r2, #1089	; 0x441
 800a516:	4922      	ldr	r1, [pc, #136]	; (800a5a0 <lwip_netconn_do_close_internal+0x250>)
 800a518:	481a      	ldr	r0, [pc, #104]	; (800a584 <lwip_netconn_do_close_internal+0x234>)
 800a51a:	f008 f919 	bl	8012750 <iprintf>
 800a51e:	e7c3      	b.n	800a4a8 <lwip_netconn_do_close_internal+0x158>
      tcp_sent(tpcb, sent_tcp);
 800a520:	4920      	ldr	r1, [pc, #128]	; (800a5a4 <lwip_netconn_do_close_internal+0x254>)
 800a522:	4630      	mov	r0, r6
 800a524:	f002 f9b2 	bl	800c88c <tcp_sent>
 800a528:	e7c1      	b.n	800a4ae <lwip_netconn_do_close_internal+0x15e>
      if (shut_rx) {
 800a52a:	f1b8 0f00 	cmp.w	r8, #0
 800a52e:	d1af      	bne.n	800a490 <lwip_netconn_do_close_internal+0x140>
 800a530:	e7a5      	b.n	800a47e <lwip_netconn_do_close_internal+0x12e>
    tcp_accept(tpcb, NULL);
 800a532:	2100      	movs	r1, #0
 800a534:	4630      	mov	r0, r6
 800a536:	f002 f9dd 	bl	800c8f4 <tcp_accept>
  if (shut_close) {
 800a53a:	e785      	b.n	800a448 <lwip_netconn_do_close_internal+0xf8>
    tcp_accept(tpcb, NULL);
 800a53c:	2100      	movs	r1, #0
 800a53e:	4630      	mov	r0, r6
 800a540:	f002 f9d8 	bl	800c8f4 <tcp_accept>
 800a544:	f04f 0a00 	mov.w	sl, #0
 800a548:	e010      	b.n	800a56c <lwip_netconn_do_close_internal+0x21c>
  if (tpcb->state == LISTEN) {
 800a54a:	7d33      	ldrb	r3, [r6, #20]
 800a54c:	2b01      	cmp	r3, #1
 800a54e:	d0f5      	beq.n	800a53c <lwip_netconn_do_close_internal+0x1ec>
 800a550:	f04f 0a00 	mov.w	sl, #0
    if (shut_rx) {
 800a554:	f1b8 0f00 	cmp.w	r8, #0
 800a558:	f47f af5f 	bne.w	800a41a <lwip_netconn_do_close_internal+0xca>
    if (shut_tx) {
 800a55c:	f1b9 0f00 	cmp.w	r9, #0
 800a560:	f47f af64 	bne.w	800a42c <lwip_netconn_do_close_internal+0xdc>
    if (shut_close) {
 800a564:	f1ba 0f00 	cmp.w	sl, #0
 800a568:	f47f af65 	bne.w	800a436 <lwip_netconn_do_close_internal+0xe6>
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800a56c:	464a      	mov	r2, r9
 800a56e:	4641      	mov	r1, r8
 800a570:	4630      	mov	r0, r6
 800a572:	f002 fe2f 	bl	800d1d4 <tcp_shutdown>
 800a576:	4605      	mov	r5, r0
 800a578:	e76a      	b.n	800a450 <lwip_netconn_do_close_internal+0x100>
 800a57a:	bf00      	nop
 800a57c:	08013d84 	.word	0x08013d84
 800a580:	08013c88 	.word	0x08013c88
 800a584:	08013b24 	.word	0x08013b24
 800a588:	08013f5c 	.word	0x08013f5c
 800a58c:	08013f7c 	.word	0x08013f7c
 800a590:	08013fa0 	.word	0x08013fa0
 800a594:	08013e3c 	.word	0x08013e3c
 800a598:	0800a5a9 	.word	0x0800a5a9
 800a59c:	08009f61 	.word	0x08009f61
 800a5a0:	08013fb4 	.word	0x08013fb4
 800a5a4:	0800a629 	.word	0x0800a629

0800a5a8 <poll_tcp>:
{
 800a5a8:	b510      	push	{r4, lr}
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800a5aa:	4604      	mov	r4, r0
 800a5ac:	b1f0      	cbz	r0, 800a5ec <poll_tcp+0x44>
  if (conn->state == NETCONN_WRITE) {
 800a5ae:	7863      	ldrb	r3, [r4, #1]
 800a5b0:	2b01      	cmp	r3, #1
 800a5b2:	d023      	beq.n	800a5fc <poll_tcp+0x54>
  } else if (conn->state == NETCONN_CLOSE) {
 800a5b4:	2b04      	cmp	r3, #4
 800a5b6:	d026      	beq.n	800a606 <poll_tcp+0x5e>
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800a5b8:	7f23      	ldrb	r3, [r4, #28]
 800a5ba:	f013 0f10 	tst.w	r3, #16
 800a5be:	d013      	beq.n	800a5e8 <poll_tcp+0x40>
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800a5c0:	6862      	ldr	r2, [r4, #4]
 800a5c2:	b18a      	cbz	r2, 800a5e8 <poll_tcp+0x40>
 800a5c4:	f8b2 1064 	ldrh.w	r1, [r2, #100]	; 0x64
 800a5c8:	f5b1 6f86 	cmp.w	r1, #1072	; 0x430
 800a5cc:	d30c      	bcc.n	800a5e8 <poll_tcp+0x40>
 800a5ce:	f8b2 2066 	ldrh.w	r2, [r2, #102]	; 0x66
 800a5d2:	2a04      	cmp	r2, #4
 800a5d4:	d808      	bhi.n	800a5e8 <poll_tcp+0x40>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800a5d6:	f023 0310 	bic.w	r3, r3, #16
 800a5da:	7723      	strb	r3, [r4, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800a5dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a5de:	b11b      	cbz	r3, 800a5e8 <poll_tcp+0x40>
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	2102      	movs	r1, #2
 800a5e4:	4620      	mov	r0, r4
 800a5e6:	4798      	blx	r3
}
 800a5e8:	2000      	movs	r0, #0
 800a5ea:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800a5ec:	4b0b      	ldr	r3, [pc, #44]	; (800a61c <poll_tcp+0x74>)
 800a5ee:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800a5f2:	490b      	ldr	r1, [pc, #44]	; (800a620 <poll_tcp+0x78>)
 800a5f4:	480b      	ldr	r0, [pc, #44]	; (800a624 <poll_tcp+0x7c>)
 800a5f6:	f008 f8ab 	bl	8012750 <iprintf>
 800a5fa:	e7d8      	b.n	800a5ae <poll_tcp+0x6>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800a5fc:	2101      	movs	r1, #1
 800a5fe:	4620      	mov	r0, r4
 800a600:	f7ff fd62 	bl	800a0c8 <lwip_netconn_do_writemore>
 800a604:	e7d8      	b.n	800a5b8 <poll_tcp+0x10>
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800a606:	6a23      	ldr	r3, [r4, #32]
 800a608:	b11b      	cbz	r3, 800a612 <poll_tcp+0x6a>
 800a60a:	7a5a      	ldrb	r2, [r3, #9]
 800a60c:	b10a      	cbz	r2, 800a612 <poll_tcp+0x6a>
      conn->current_msg->msg.sd.polls_left--;
 800a60e:	3a01      	subs	r2, #1
 800a610:	725a      	strb	r2, [r3, #9]
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800a612:	2101      	movs	r1, #1
 800a614:	4620      	mov	r0, r4
 800a616:	f7ff fe9b 	bl	800a350 <lwip_netconn_do_close_internal>
 800a61a:	e7cd      	b.n	800a5b8 <poll_tcp+0x10>
 800a61c:	08013d84 	.word	0x08013d84
 800a620:	08013e1c 	.word	0x08013e1c
 800a624:	08013b24 	.word	0x08013b24

0800a628 <sent_tcp>:
{
 800a628:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800a62a:	b1e0      	cbz	r0, 800a666 <sent_tcp+0x3e>
 800a62c:	4615      	mov	r5, r2
 800a62e:	4604      	mov	r4, r0
    if (conn->state == NETCONN_WRITE) {
 800a630:	7843      	ldrb	r3, [r0, #1]
 800a632:	2b01      	cmp	r3, #1
 800a634:	d020      	beq.n	800a678 <sent_tcp+0x50>
    } else if (conn->state == NETCONN_CLOSE) {
 800a636:	2b04      	cmp	r3, #4
 800a638:	d023      	beq.n	800a682 <sent_tcp+0x5a>
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800a63a:	6863      	ldr	r3, [r4, #4]
 800a63c:	b1d3      	cbz	r3, 800a674 <sent_tcp+0x4c>
 800a63e:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 800a642:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 800a646:	d315      	bcc.n	800a674 <sent_tcp+0x4c>
 800a648:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 800a64c:	2b04      	cmp	r3, #4
 800a64e:	d811      	bhi.n	800a674 <sent_tcp+0x4c>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800a650:	7f23      	ldrb	r3, [r4, #28]
 800a652:	f023 0310 	bic.w	r3, r3, #16
 800a656:	7723      	strb	r3, [r4, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800a658:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a65a:	b15b      	cbz	r3, 800a674 <sent_tcp+0x4c>
 800a65c:	462a      	mov	r2, r5
 800a65e:	2102      	movs	r1, #2
 800a660:	4620      	mov	r0, r4
 800a662:	4798      	blx	r3
  return ERR_OK;
 800a664:	e006      	b.n	800a674 <sent_tcp+0x4c>
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800a666:	4b09      	ldr	r3, [pc, #36]	; (800a68c <sent_tcp+0x64>)
 800a668:	f240 1293 	movw	r2, #403	; 0x193
 800a66c:	4908      	ldr	r1, [pc, #32]	; (800a690 <sent_tcp+0x68>)
 800a66e:	4809      	ldr	r0, [pc, #36]	; (800a694 <sent_tcp+0x6c>)
 800a670:	f008 f86e 	bl	8012750 <iprintf>
}
 800a674:	2000      	movs	r0, #0
 800a676:	bd38      	pop	{r3, r4, r5, pc}
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800a678:	2101      	movs	r1, #1
 800a67a:	4620      	mov	r0, r4
 800a67c:	f7ff fd24 	bl	800a0c8 <lwip_netconn_do_writemore>
 800a680:	e7db      	b.n	800a63a <sent_tcp+0x12>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800a682:	2101      	movs	r1, #1
 800a684:	4620      	mov	r0, r4
 800a686:	f7ff fe63 	bl	800a350 <lwip_netconn_do_close_internal>
 800a68a:	e7d6      	b.n	800a63a <sent_tcp+0x12>
 800a68c:	08013d84 	.word	0x08013d84
 800a690:	08013e1c 	.word	0x08013e1c
 800a694:	08013b24 	.word	0x08013b24

0800a698 <recv_tcp>:
{
 800a698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a69a:	4604      	mov	r4, r0
 800a69c:	4615      	mov	r5, r2
 800a69e:	461e      	mov	r6, r3
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800a6a0:	460f      	mov	r7, r1
 800a6a2:	b321      	cbz	r1, 800a6ee <recv_tcp+0x56>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800a6a4:	b35c      	cbz	r4, 800a6fe <recv_tcp+0x66>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800a6a6:	2e00      	cmp	r6, #0
 800a6a8:	d150      	bne.n	800a74c <recv_tcp+0xb4>
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800a6aa:	6863      	ldr	r3, [r4, #4]
 800a6ac:	42bb      	cmp	r3, r7
 800a6ae:	d006      	beq.n	800a6be <recv_tcp+0x26>
 800a6b0:	4b2a      	ldr	r3, [pc, #168]	; (800a75c <recv_tcp+0xc4>)
 800a6b2:	f240 1235 	movw	r2, #309	; 0x135
 800a6b6:	492a      	ldr	r1, [pc, #168]	; (800a760 <recv_tcp+0xc8>)
 800a6b8:	482a      	ldr	r0, [pc, #168]	; (800a764 <recv_tcp+0xcc>)
 800a6ba:	f008 f849 	bl	8012750 <iprintf>
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800a6be:	f104 0610 	add.w	r6, r4, #16
 800a6c2:	4630      	mov	r0, r6
 800a6c4:	f007 fe0e 	bl	80122e4 <sys_mbox_valid>
 800a6c8:	b370      	cbz	r0, 800a728 <recv_tcp+0x90>
  if (p != NULL) {
 800a6ca:	2d00      	cmp	r5, #0
 800a6cc:	d036      	beq.n	800a73c <recv_tcp+0xa4>
    len = p->tot_len;
 800a6ce:	892f      	ldrh	r7, [r5, #8]
  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800a6d0:	4629      	mov	r1, r5
 800a6d2:	4630      	mov	r0, r6
 800a6d4:	f007 fdca 	bl	801226c <sys_mbox_trypost>
 800a6d8:	4605      	mov	r5, r0
 800a6da:	2800      	cmp	r0, #0
 800a6dc:	d133      	bne.n	800a746 <recv_tcp+0xae>
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800a6de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6e0:	b11b      	cbz	r3, 800a6ea <recv_tcp+0x52>
 800a6e2:	463a      	mov	r2, r7
 800a6e4:	2100      	movs	r1, #0
 800a6e6:	4620      	mov	r0, r4
 800a6e8:	4798      	blx	r3
}
 800a6ea:	4628      	mov	r0, r5
 800a6ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800a6ee:	4b1b      	ldr	r3, [pc, #108]	; (800a75c <recv_tcp+0xc4>)
 800a6f0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800a6f4:	491c      	ldr	r1, [pc, #112]	; (800a768 <recv_tcp+0xd0>)
 800a6f6:	481b      	ldr	r0, [pc, #108]	; (800a764 <recv_tcp+0xcc>)
 800a6f8:	f008 f82a 	bl	8012750 <iprintf>
 800a6fc:	e7d2      	b.n	800a6a4 <recv_tcp+0xc>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800a6fe:	4b17      	ldr	r3, [pc, #92]	; (800a75c <recv_tcp+0xc4>)
 800a700:	f240 122d 	movw	r2, #301	; 0x12d
 800a704:	4919      	ldr	r1, [pc, #100]	; (800a76c <recv_tcp+0xd4>)
 800a706:	4817      	ldr	r0, [pc, #92]	; (800a764 <recv_tcp+0xcc>)
 800a708:	f008 f822 	bl	8012750 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800a70c:	b14e      	cbz	r6, 800a722 <recv_tcp+0x8a>
 800a70e:	4b13      	ldr	r3, [pc, #76]	; (800a75c <recv_tcp+0xc4>)
 800a710:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800a714:	4916      	ldr	r1, [pc, #88]	; (800a770 <recv_tcp+0xd8>)
 800a716:	4813      	ldr	r0, [pc, #76]	; (800a764 <recv_tcp+0xcc>)
 800a718:	f008 f81a 	bl	8012750 <iprintf>
    return ERR_VAL;
 800a71c:	f06f 0505 	mvn.w	r5, #5
 800a720:	e7e3      	b.n	800a6ea <recv_tcp+0x52>
 800a722:	f06f 0505 	mvn.w	r5, #5
 800a726:	e7e0      	b.n	800a6ea <recv_tcp+0x52>
    if (p != NULL) {
 800a728:	b15d      	cbz	r5, 800a742 <recv_tcp+0xaa>
      tcp_recved(pcb, p->tot_len);
 800a72a:	8929      	ldrh	r1, [r5, #8]
 800a72c:	4638      	mov	r0, r7
 800a72e:	f002 f819 	bl	800c764 <tcp_recved>
      pbuf_free(p);
 800a732:	4628      	mov	r0, r5
 800a734:	f001 fb98 	bl	800be68 <pbuf_free>
    return ERR_OK;
 800a738:	2500      	movs	r5, #0
 800a73a:	e7d6      	b.n	800a6ea <recv_tcp+0x52>
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800a73c:	4d0d      	ldr	r5, [pc, #52]	; (800a774 <recv_tcp+0xdc>)
    len = 0;
 800a73e:	2700      	movs	r7, #0
 800a740:	e7c6      	b.n	800a6d0 <recv_tcp+0x38>
    return ERR_OK;
 800a742:	2500      	movs	r5, #0
 800a744:	e7d1      	b.n	800a6ea <recv_tcp+0x52>
    return ERR_MEM;
 800a746:	f04f 35ff 	mov.w	r5, #4294967295
 800a74a:	e7ce      	b.n	800a6ea <recv_tcp+0x52>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800a74c:	4b03      	ldr	r3, [pc, #12]	; (800a75c <recv_tcp+0xc4>)
 800a74e:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800a752:	4907      	ldr	r1, [pc, #28]	; (800a770 <recv_tcp+0xd8>)
 800a754:	4803      	ldr	r0, [pc, #12]	; (800a764 <recv_tcp+0xcc>)
 800a756:	f007 fffb 	bl	8012750 <iprintf>
  if (conn == NULL) {
 800a75a:	e7a6      	b.n	800a6aa <recv_tcp+0x12>
 800a75c:	08013d84 	.word	0x08013d84
 800a760:	0801401c 	.word	0x0801401c
 800a764:	08013b24 	.word	0x08013b24
 800a768:	08013fd8 	.word	0x08013fd8
 800a76c:	08013ffc 	.word	0x08013ffc
 800a770:	0801403c 	.word	0x0801403c
 800a774:	080141a5 	.word	0x080141a5

0800a778 <lwip_netconn_is_err_msg>:
{
 800a778:	b538      	push	{r3, r4, r5, lr}
 800a77a:	4604      	mov	r4, r0
  LWIP_ASSERT("err != NULL", err != NULL);
 800a77c:	460d      	mov	r5, r1
 800a77e:	b151      	cbz	r1, 800a796 <lwip_netconn_is_err_msg+0x1e>
  if (msg == &netconn_aborted) {
 800a780:	4b0e      	ldr	r3, [pc, #56]	; (800a7bc <lwip_netconn_is_err_msg+0x44>)
 800a782:	429c      	cmp	r4, r3
 800a784:	d00e      	beq.n	800a7a4 <lwip_netconn_is_err_msg+0x2c>
  } else if (msg == &netconn_reset) {
 800a786:	4b0e      	ldr	r3, [pc, #56]	; (800a7c0 <lwip_netconn_is_err_msg+0x48>)
 800a788:	429c      	cmp	r4, r3
 800a78a:	d00f      	beq.n	800a7ac <lwip_netconn_is_err_msg+0x34>
  } else if (msg == &netconn_closed) {
 800a78c:	4b0d      	ldr	r3, [pc, #52]	; (800a7c4 <lwip_netconn_is_err_msg+0x4c>)
 800a78e:	429c      	cmp	r4, r3
 800a790:	d010      	beq.n	800a7b4 <lwip_netconn_is_err_msg+0x3c>
  return 0;
 800a792:	2000      	movs	r0, #0
}
 800a794:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("err != NULL", err != NULL);
 800a796:	4b0c      	ldr	r3, [pc, #48]	; (800a7c8 <lwip_netconn_is_err_msg+0x50>)
 800a798:	2285      	movs	r2, #133	; 0x85
 800a79a:	490c      	ldr	r1, [pc, #48]	; (800a7cc <lwip_netconn_is_err_msg+0x54>)
 800a79c:	480c      	ldr	r0, [pc, #48]	; (800a7d0 <lwip_netconn_is_err_msg+0x58>)
 800a79e:	f007 ffd7 	bl	8012750 <iprintf>
 800a7a2:	e7ed      	b.n	800a780 <lwip_netconn_is_err_msg+0x8>
    *err = ERR_ABRT;
 800a7a4:	23f3      	movs	r3, #243	; 0xf3
 800a7a6:	702b      	strb	r3, [r5, #0]
    return 1;
 800a7a8:	2001      	movs	r0, #1
 800a7aa:	e7f3      	b.n	800a794 <lwip_netconn_is_err_msg+0x1c>
    *err = ERR_RST;
 800a7ac:	23f2      	movs	r3, #242	; 0xf2
 800a7ae:	702b      	strb	r3, [r5, #0]
    return 1;
 800a7b0:	2001      	movs	r0, #1
 800a7b2:	e7ef      	b.n	800a794 <lwip_netconn_is_err_msg+0x1c>
    *err = ERR_CLSD;
 800a7b4:	23f1      	movs	r3, #241	; 0xf1
 800a7b6:	702b      	strb	r3, [r5, #0]
    return 1;
 800a7b8:	2001      	movs	r0, #1
 800a7ba:	e7eb      	b.n	800a794 <lwip_netconn_is_err_msg+0x1c>
 800a7bc:	080141a4 	.word	0x080141a4
 800a7c0:	080141a6 	.word	0x080141a6
 800a7c4:	080141a5 	.word	0x080141a5
 800a7c8:	08013d84 	.word	0x08013d84
 800a7cc:	08014054 	.word	0x08014054
 800a7d0:	08013b24 	.word	0x08013b24

0800a7d4 <lwip_netconn_do_newconn>:
{
 800a7d4:	b538      	push	{r3, r4, r5, lr}
  msg->err = ERR_OK;
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	7103      	strb	r3, [r0, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800a7da:	6805      	ldr	r5, [r0, #0]
 800a7dc:	686b      	ldr	r3, [r5, #4]
 800a7de:	b103      	cbz	r3, 800a7e2 <lwip_netconn_do_newconn+0xe>
}
 800a7e0:	bd38      	pop	{r3, r4, r5, pc}
 800a7e2:	4604      	mov	r4, r0
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800a7e4:	782b      	ldrb	r3, [r5, #0]
 800a7e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a7ea:	2b10      	cmp	r3, #16
 800a7ec:	d01a      	beq.n	800a824 <lwip_netconn_do_newconn+0x50>
 800a7ee:	2b20      	cmp	r3, #32
 800a7f0:	d123      	bne.n	800a83a <lwip_netconn_do_newconn+0x66>
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800a7f2:	2000      	movs	r0, #0
 800a7f4:	f006 f918 	bl	8010a28 <udp_new_ip_type>
 800a7f8:	6068      	str	r0, [r5, #4]
      if (msg->conn->pcb.udp != NULL) {
 800a7fa:	6823      	ldr	r3, [r4, #0]
 800a7fc:	685a      	ldr	r2, [r3, #4]
 800a7fe:	b15a      	cbz	r2, 800a818 <lwip_netconn_do_newconn+0x44>
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800a800:	781b      	ldrb	r3, [r3, #0]
 800a802:	2b22      	cmp	r3, #34	; 0x22
 800a804:	d00b      	beq.n	800a81e <lwip_netconn_do_newconn+0x4a>
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800a806:	6822      	ldr	r2, [r4, #0]
 800a808:	490d      	ldr	r1, [pc, #52]	; (800a840 <lwip_netconn_do_newconn+0x6c>)
 800a80a:	6850      	ldr	r0, [r2, #4]
 800a80c:	f006 f8c2 	bl	8010994 <udp_recv>
  if (msg->conn->pcb.ip == NULL) {
 800a810:	6823      	ldr	r3, [r4, #0]
 800a812:	685b      	ldr	r3, [r3, #4]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d1e3      	bne.n	800a7e0 <lwip_netconn_do_newconn+0xc>
    msg->err = ERR_MEM;
 800a818:	23ff      	movs	r3, #255	; 0xff
 800a81a:	7123      	strb	r3, [r4, #4]
}
 800a81c:	e7e0      	b.n	800a7e0 <lwip_netconn_do_newconn+0xc>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800a81e:	2301      	movs	r3, #1
 800a820:	7413      	strb	r3, [r2, #16]
 800a822:	e7f0      	b.n	800a806 <lwip_netconn_do_newconn+0x32>
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800a824:	2000      	movs	r0, #0
 800a826:	f002 fb39 	bl	800ce9c <tcp_new_ip_type>
 800a82a:	6068      	str	r0, [r5, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800a82c:	6820      	ldr	r0, [r4, #0]
 800a82e:	6843      	ldr	r3, [r0, #4]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d0f1      	beq.n	800a818 <lwip_netconn_do_newconn+0x44>
        setup_tcp(msg->conn);
 800a834:	f7ff fb74 	bl	8009f20 <setup_tcp>
 800a838:	e7ea      	b.n	800a810 <lwip_netconn_do_newconn+0x3c>
      msg->err = ERR_VAL;
 800a83a:	23fa      	movs	r3, #250	; 0xfa
 800a83c:	7103      	strb	r3, [r0, #4]
      return;
 800a83e:	e7cf      	b.n	800a7e0 <lwip_netconn_do_newconn+0xc>
 800a840:	08009e61 	.word	0x08009e61

0800a844 <netconn_alloc>:
{
 800a844:	b570      	push	{r4, r5, r6, lr}
 800a846:	4605      	mov	r5, r0
 800a848:	460e      	mov	r6, r1
  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800a84a:	2007      	movs	r0, #7
 800a84c:	f001 f832 	bl	800b8b4 <memp_malloc>
  if (conn == NULL) {
 800a850:	4604      	mov	r4, r0
 800a852:	b378      	cbz	r0, 800a8b4 <netconn_alloc+0x70>
  conn->pending_err = ERR_OK;
 800a854:	2300      	movs	r3, #0
 800a856:	7203      	strb	r3, [r0, #8]
  conn->type = t;
 800a858:	7005      	strb	r5, [r0, #0]
  conn->pcb.tcp = NULL;
 800a85a:	6043      	str	r3, [r0, #4]
  switch (NETCONNTYPE_GROUP(t)) {
 800a85c:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 800a860:	2d10      	cmp	r5, #16
 800a862:	d001      	beq.n	800a868 <netconn_alloc+0x24>
 800a864:	2d20      	cmp	r5, #32
 800a866:	d119      	bne.n	800a89c <netconn_alloc+0x58>
  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800a868:	f104 0510 	add.w	r5, r4, #16
 800a86c:	2106      	movs	r1, #6
 800a86e:	4628      	mov	r0, r5
 800a870:	f007 fce6 	bl	8012240 <sys_mbox_new>
 800a874:	b9c8      	cbnz	r0, 800a8aa <netconn_alloc+0x66>
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800a876:	2100      	movs	r1, #0
 800a878:	f104 000c 	add.w	r0, r4, #12
 800a87c:	f007 fd3a 	bl	80122f4 <sys_sem_new>
 800a880:	b9d0      	cbnz	r0, 800a8b8 <netconn_alloc+0x74>
  sys_mbox_set_invalid(&conn->acceptmbox);
 800a882:	f104 0014 	add.w	r0, r4, #20
 800a886:	f007 fd32 	bl	80122ee <sys_mbox_set_invalid>
  conn->state        = NETCONN_NONE;
 800a88a:	2300      	movs	r3, #0
 800a88c:	7063      	strb	r3, [r4, #1]
  conn->socket       = -1;
 800a88e:	f04f 32ff 	mov.w	r2, #4294967295
 800a892:	61a2      	str	r2, [r4, #24]
  conn->callback     = callback;
 800a894:	6266      	str	r6, [r4, #36]	; 0x24
  conn->current_msg  = NULL;
 800a896:	6223      	str	r3, [r4, #32]
  conn->flags = init_flags;
 800a898:	7723      	strb	r3, [r4, #28]
  return conn;
 800a89a:	e00b      	b.n	800a8b4 <netconn_alloc+0x70>
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800a89c:	4b08      	ldr	r3, [pc, #32]	; (800a8c0 <netconn_alloc+0x7c>)
 800a89e:	f240 22e5 	movw	r2, #741	; 0x2e5
 800a8a2:	4908      	ldr	r1, [pc, #32]	; (800a8c4 <netconn_alloc+0x80>)
 800a8a4:	4808      	ldr	r0, [pc, #32]	; (800a8c8 <netconn_alloc+0x84>)
 800a8a6:	f007 ff53 	bl	8012750 <iprintf>
  memp_free(MEMP_NETCONN, conn);
 800a8aa:	4621      	mov	r1, r4
 800a8ac:	2007      	movs	r0, #7
 800a8ae:	f001 f81b 	bl	800b8e8 <memp_free>
  return NULL;
 800a8b2:	2400      	movs	r4, #0
}
 800a8b4:	4620      	mov	r0, r4
 800a8b6:	bd70      	pop	{r4, r5, r6, pc}
    sys_mbox_free(&conn->recvmbox);
 800a8b8:	4628      	mov	r0, r5
 800a8ba:	f007 fcce 	bl	801225a <sys_mbox_free>
    goto free_and_return;
 800a8be:	e7f4      	b.n	800a8aa <netconn_alloc+0x66>
 800a8c0:	08013d84 	.word	0x08013d84
 800a8c4:	08014060 	.word	0x08014060
 800a8c8:	08013b24 	.word	0x08013b24

0800a8cc <netconn_free>:
{
 800a8cc:	b538      	push	{r3, r4, r5, lr}
 800a8ce:	4604      	mov	r4, r0
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800a8d0:	6843      	ldr	r3, [r0, #4]
 800a8d2:	b133      	cbz	r3, 800a8e2 <netconn_free+0x16>
 800a8d4:	4b16      	ldr	r3, [pc, #88]	; (800a930 <netconn_free+0x64>)
 800a8d6:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800a8da:	4916      	ldr	r1, [pc, #88]	; (800a934 <netconn_free+0x68>)
 800a8dc:	4816      	ldr	r0, [pc, #88]	; (800a938 <netconn_free+0x6c>)
 800a8de:	f007 ff37 	bl	8012750 <iprintf>
  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800a8e2:	f104 0010 	add.w	r0, r4, #16
 800a8e6:	f007 fcfd 	bl	80122e4 <sys_mbox_valid>
 800a8ea:	b988      	cbnz	r0, 800a910 <netconn_free+0x44>
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800a8ec:	f104 0014 	add.w	r0, r4, #20
 800a8f0:	f007 fcf8 	bl	80122e4 <sys_mbox_valid>
 800a8f4:	b9a0      	cbnz	r0, 800a920 <netconn_free+0x54>
  sys_sem_free(&conn->op_completed);
 800a8f6:	f104 050c 	add.w	r5, r4, #12
 800a8fa:	4628      	mov	r0, r5
 800a8fc:	f007 fd33 	bl	8012366 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800a900:	4628      	mov	r0, r5
 800a902:	f007 fd3a 	bl	801237a <sys_sem_set_invalid>
  memp_free(MEMP_NETCONN, conn);
 800a906:	4621      	mov	r1, r4
 800a908:	2007      	movs	r0, #7
 800a90a:	f000 ffed 	bl	800b8e8 <memp_free>
}
 800a90e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800a910:	4b07      	ldr	r3, [pc, #28]	; (800a930 <netconn_free+0x64>)
 800a912:	f240 3223 	movw	r2, #803	; 0x323
 800a916:	4909      	ldr	r1, [pc, #36]	; (800a93c <netconn_free+0x70>)
 800a918:	4807      	ldr	r0, [pc, #28]	; (800a938 <netconn_free+0x6c>)
 800a91a:	f007 ff19 	bl	8012750 <iprintf>
 800a91e:	e7e5      	b.n	800a8ec <netconn_free+0x20>
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800a920:	4b03      	ldr	r3, [pc, #12]	; (800a930 <netconn_free+0x64>)
 800a922:	f240 3226 	movw	r2, #806	; 0x326
 800a926:	4906      	ldr	r1, [pc, #24]	; (800a940 <netconn_free+0x74>)
 800a928:	4803      	ldr	r0, [pc, #12]	; (800a938 <netconn_free+0x6c>)
 800a92a:	f007 ff11 	bl	8012750 <iprintf>
 800a92e:	e7e2      	b.n	800a8f6 <netconn_free+0x2a>
 800a930:	08013d84 	.word	0x08013d84
 800a934:	08014088 	.word	0x08014088
 800a938:	08013b24 	.word	0x08013b24
 800a93c:	080140b8 	.word	0x080140b8
 800a940:	080140f4 	.word	0x080140f4

0800a944 <netconn_drain>:
{
 800a944:	b570      	push	{r4, r5, r6, lr}
 800a946:	b082      	sub	sp, #8
 800a948:	4604      	mov	r4, r0
  if (sys_mbox_valid(&conn->recvmbox)) {
 800a94a:	f100 0510 	add.w	r5, r0, #16
 800a94e:	4628      	mov	r0, r5
 800a950:	f007 fcc8 	bl	80122e4 <sys_mbox_valid>
 800a954:	b950      	cbnz	r0, 800a96c <netconn_drain+0x28>
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800a956:	3414      	adds	r4, #20
 800a958:	4620      	mov	r0, r4
 800a95a:	f007 fcc3 	bl	80122e4 <sys_mbox_valid>
 800a95e:	2800      	cmp	r0, #0
 800a960:	d044      	beq.n	800a9ec <netconn_drain+0xa8>
            newconn->pcb.tcp = NULL;
 800a962:	2600      	movs	r6, #0
 800a964:	e023      	b.n	800a9ae <netconn_drain+0x6a>
          netbuf_delete((struct netbuf *)mem);
 800a966:	9801      	ldr	r0, [sp, #4]
 800a968:	f000 fad4 	bl	800af14 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800a96c:	a901      	add	r1, sp, #4
 800a96e:	4628      	mov	r0, r5
 800a970:	f007 fcad 	bl	80122ce <sys_arch_mbox_tryfetch>
 800a974:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a978:	d00f      	beq.n	800a99a <netconn_drain+0x56>
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800a97a:	7823      	ldrb	r3, [r4, #0]
 800a97c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a980:	2b10      	cmp	r3, #16
 800a982:	d1f0      	bne.n	800a966 <netconn_drain+0x22>
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800a984:	f10d 0103 	add.w	r1, sp, #3
 800a988:	9801      	ldr	r0, [sp, #4]
 800a98a:	f7ff fef5 	bl	800a778 <lwip_netconn_is_err_msg>
 800a98e:	2800      	cmp	r0, #0
 800a990:	d1ec      	bne.n	800a96c <netconn_drain+0x28>
            pbuf_free((struct pbuf *)mem);
 800a992:	9801      	ldr	r0, [sp, #4]
 800a994:	f001 fa68 	bl	800be68 <pbuf_free>
 800a998:	e7e8      	b.n	800a96c <netconn_drain+0x28>
    sys_mbox_free(&conn->recvmbox);
 800a99a:	4628      	mov	r0, r5
 800a99c:	f007 fc5d 	bl	801225a <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800a9a0:	4628      	mov	r0, r5
 800a9a2:	f007 fca4 	bl	80122ee <sys_mbox_set_invalid>
 800a9a6:	e7d6      	b.n	800a956 <netconn_drain+0x12>
          netconn_free(newconn);
 800a9a8:	4628      	mov	r0, r5
 800a9aa:	f7ff ff8f 	bl	800a8cc <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800a9ae:	a901      	add	r1, sp, #4
 800a9b0:	4620      	mov	r0, r4
 800a9b2:	f007 fc8c 	bl	80122ce <sys_arch_mbox_tryfetch>
 800a9b6:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a9ba:	d011      	beq.n	800a9e0 <netconn_drain+0x9c>
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800a9bc:	f10d 0103 	add.w	r1, sp, #3
 800a9c0:	9801      	ldr	r0, [sp, #4]
 800a9c2:	f7ff fed9 	bl	800a778 <lwip_netconn_is_err_msg>
 800a9c6:	2800      	cmp	r0, #0
 800a9c8:	d1f1      	bne.n	800a9ae <netconn_drain+0x6a>
          struct netconn *newconn = (struct netconn *)mem;
 800a9ca:	9d01      	ldr	r5, [sp, #4]
          netconn_drain(newconn);
 800a9cc:	4628      	mov	r0, r5
 800a9ce:	f7ff ffb9 	bl	800a944 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800a9d2:	6868      	ldr	r0, [r5, #4]
 800a9d4:	2800      	cmp	r0, #0
 800a9d6:	d0e7      	beq.n	800a9a8 <netconn_drain+0x64>
            tcp_abort(newconn->pcb.tcp);
 800a9d8:	f002 f91c 	bl	800cc14 <tcp_abort>
            newconn->pcb.tcp = NULL;
 800a9dc:	606e      	str	r6, [r5, #4]
 800a9de:	e7e3      	b.n	800a9a8 <netconn_drain+0x64>
    sys_mbox_free(&conn->acceptmbox);
 800a9e0:	4620      	mov	r0, r4
 800a9e2:	f007 fc3a 	bl	801225a <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800a9e6:	4620      	mov	r0, r4
 800a9e8:	f007 fc81 	bl	80122ee <sys_mbox_set_invalid>
}
 800a9ec:	b002      	add	sp, #8
 800a9ee:	bd70      	pop	{r4, r5, r6, pc}

0800a9f0 <accept_function>:
{
 800a9f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (conn == NULL) {
 800a9f2:	2800      	cmp	r0, #0
 800a9f4:	d06e      	beq.n	800aad4 <accept_function+0xe4>
 800a9f6:	460d      	mov	r5, r1
 800a9f8:	4616      	mov	r6, r2
 800a9fa:	4604      	mov	r4, r0
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800a9fc:	f100 0714 	add.w	r7, r0, #20
 800aa00:	4638      	mov	r0, r7
 800aa02:	f007 fc6f 	bl	80122e4 <sys_mbox_valid>
 800aa06:	2800      	cmp	r0, #0
 800aa08:	d067      	beq.n	800aada <accept_function+0xea>
  if (newpcb == NULL) {
 800aa0a:	b1bd      	cbz	r5, 800aa3c <accept_function+0x4c>
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 800aa0c:	bb36      	cbnz	r6, 800aa5c <accept_function+0x6c>
  newconn = netconn_alloc(conn->type, conn->callback);
 800aa0e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800aa10:	7820      	ldrb	r0, [r4, #0]
 800aa12:	f7ff ff17 	bl	800a844 <netconn_alloc>
  if (newconn == NULL) {
 800aa16:	4606      	mov	r6, r0
 800aa18:	b340      	cbz	r0, 800aa6c <accept_function+0x7c>
  newconn->pcb.tcp = newpcb;
 800aa1a:	6045      	str	r5, [r0, #4]
  setup_tcp(newconn);
 800aa1c:	f7ff fa80 	bl	8009f20 <setup_tcp>
  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 800aa20:	4631      	mov	r1, r6
 800aa22:	4638      	mov	r0, r7
 800aa24:	f007 fc22 	bl	801226c <sys_mbox_trypost>
 800aa28:	4605      	mov	r5, r0
 800aa2a:	bb68      	cbnz	r0, 800aa88 <accept_function+0x98>
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800aa2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa2e:	b11b      	cbz	r3, 800aa38 <accept_function+0x48>
 800aa30:	2200      	movs	r2, #0
 800aa32:	4611      	mov	r1, r2
 800aa34:	4620      	mov	r0, r4
 800aa36:	4798      	blx	r3
}
 800aa38:	4628      	mov	r0, r5
 800aa3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800aa3c:	492e      	ldr	r1, [pc, #184]	; (800aaf8 <accept_function+0x108>)
 800aa3e:	4638      	mov	r0, r7
 800aa40:	f007 fc14 	bl	801226c <sys_mbox_trypost>
 800aa44:	2800      	cmp	r0, #0
 800aa46:	d14b      	bne.n	800aae0 <accept_function+0xf0>
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800aa48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d04b      	beq.n	800aae6 <accept_function+0xf6>
 800aa4e:	2200      	movs	r2, #0
 800aa50:	4611      	mov	r1, r2
 800aa52:	4620      	mov	r0, r4
 800aa54:	4798      	blx	r3
    return ERR_VAL;
 800aa56:	f06f 0505 	mvn.w	r5, #5
 800aa5a:	e7ed      	b.n	800aa38 <accept_function+0x48>
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 800aa5c:	4b27      	ldr	r3, [pc, #156]	; (800aafc <accept_function+0x10c>)
 800aa5e:	f240 222a 	movw	r2, #554	; 0x22a
 800aa62:	4927      	ldr	r1, [pc, #156]	; (800ab00 <accept_function+0x110>)
 800aa64:	4827      	ldr	r0, [pc, #156]	; (800ab04 <accept_function+0x114>)
 800aa66:	f007 fe73 	bl	8012750 <iprintf>
 800aa6a:	e7d0      	b.n	800aa0e <accept_function+0x1e>
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 800aa6c:	4922      	ldr	r1, [pc, #136]	; (800aaf8 <accept_function+0x108>)
 800aa6e:	4638      	mov	r0, r7
 800aa70:	f007 fbfc 	bl	801226c <sys_mbox_trypost>
 800aa74:	bbd0      	cbnz	r0, 800aaec <accept_function+0xfc>
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800aa76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa78:	b3db      	cbz	r3, 800aaf2 <accept_function+0x102>
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	4611      	mov	r1, r2
 800aa7e:	4620      	mov	r0, r4
 800aa80:	4798      	blx	r3
    return ERR_MEM;
 800aa82:	f04f 35ff 	mov.w	r5, #4294967295
 800aa86:	e7d7      	b.n	800aa38 <accept_function+0x48>
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 800aa88:	6874      	ldr	r4, [r6, #4]
    tcp_arg(pcb, NULL);
 800aa8a:	2100      	movs	r1, #0
 800aa8c:	4620      	mov	r0, r4
 800aa8e:	f001 fedf 	bl	800c850 <tcp_arg>
    tcp_recv(pcb, NULL);
 800aa92:	2100      	movs	r1, #0
 800aa94:	4620      	mov	r0, r4
 800aa96:	f001 fedf 	bl	800c858 <tcp_recv>
    tcp_sent(pcb, NULL);
 800aa9a:	2100      	movs	r1, #0
 800aa9c:	4620      	mov	r0, r4
 800aa9e:	f001 fef5 	bl	800c88c <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	4611      	mov	r1, r2
 800aaa6:	4620      	mov	r0, r4
 800aaa8:	f001 ff2a 	bl	800c900 <tcp_poll>
    tcp_err(pcb, NULL);
 800aaac:	2100      	movs	r1, #0
 800aaae:	4620      	mov	r0, r4
 800aab0:	f001 ff06 	bl	800c8c0 <tcp_err>
    newconn->pcb.tcp = NULL;
 800aab4:	2300      	movs	r3, #0
 800aab6:	6073      	str	r3, [r6, #4]
    sys_mbox_free(&newconn->recvmbox);
 800aab8:	f106 0410 	add.w	r4, r6, #16
 800aabc:	4620      	mov	r0, r4
 800aabe:	f007 fbcc 	bl	801225a <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 800aac2:	4620      	mov	r0, r4
 800aac4:	f007 fc13 	bl	80122ee <sys_mbox_set_invalid>
    netconn_free(newconn);
 800aac8:	4630      	mov	r0, r6
 800aaca:	f7ff feff 	bl	800a8cc <netconn_free>
    return ERR_MEM;
 800aace:	f04f 35ff 	mov.w	r5, #4294967295
 800aad2:	e7b1      	b.n	800aa38 <accept_function+0x48>
    return ERR_VAL;
 800aad4:	f06f 0505 	mvn.w	r5, #5
 800aad8:	e7ae      	b.n	800aa38 <accept_function+0x48>
    return ERR_VAL;
 800aada:	f06f 0505 	mvn.w	r5, #5
 800aade:	e7ab      	b.n	800aa38 <accept_function+0x48>
    return ERR_VAL;
 800aae0:	f06f 0505 	mvn.w	r5, #5
 800aae4:	e7a8      	b.n	800aa38 <accept_function+0x48>
 800aae6:	f06f 0505 	mvn.w	r5, #5
 800aaea:	e7a5      	b.n	800aa38 <accept_function+0x48>
    return ERR_MEM;
 800aaec:	f04f 35ff 	mov.w	r5, #4294967295
 800aaf0:	e7a2      	b.n	800aa38 <accept_function+0x48>
 800aaf2:	f04f 35ff 	mov.w	r5, #4294967295
 800aaf6:	e79f      	b.n	800aa38 <accept_function+0x48>
 800aaf8:	080141a4 	.word	0x080141a4
 800aafc:	08013d84 	.word	0x08013d84
 800ab00:	08014130 	.word	0x08014130
 800ab04:	08013b24 	.word	0x08013b24

0800ab08 <lwip_netconn_do_delconn>:
{
 800ab08:	b538      	push	{r3, r4, r5, lr}
 800ab0a:	4604      	mov	r4, r0
  enum netconn_state state = msg->conn->state;
 800ab0c:	6803      	ldr	r3, [r0, #0]
 800ab0e:	785d      	ldrb	r5, [r3, #1]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800ab10:	b155      	cbz	r5, 800ab28 <lwip_netconn_do_delconn+0x20>
 800ab12:	781b      	ldrb	r3, [r3, #0]
 800ab14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab18:	2b10      	cmp	r3, #16
 800ab1a:	d12a      	bne.n	800ab72 <lwip_netconn_do_delconn+0x6a>
       (state != NETCONN_LISTEN) &&
 800ab1c:	1eab      	subs	r3, r5, #2
 800ab1e:	b2db      	uxtb	r3, r3
 800ab20:	2b01      	cmp	r3, #1
 800ab22:	d833      	bhi.n	800ab8c <lwip_netconn_do_delconn+0x84>
       (state != NETCONN_CONNECT)) ||
 800ab24:	2d03      	cmp	r5, #3
 800ab26:	d02c      	beq.n	800ab82 <lwip_netconn_do_delconn+0x7a>
    msg->err = ERR_OK;
 800ab28:	2300      	movs	r3, #0
 800ab2a:	7123      	strb	r3, [r4, #4]
    netconn_drain(msg->conn);
 800ab2c:	6820      	ldr	r0, [r4, #0]
 800ab2e:	f7ff ff09 	bl	800a944 <netconn_drain>
    if (msg->conn->pcb.tcp != NULL) {
 800ab32:	6822      	ldr	r2, [r4, #0]
 800ab34:	6851      	ldr	r1, [r2, #4]
 800ab36:	b179      	cbz	r1, 800ab58 <lwip_netconn_do_delconn+0x50>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800ab38:	7813      	ldrb	r3, [r2, #0]
 800ab3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ab3e:	2b10      	cmp	r3, #16
 800ab40:	d02b      	beq.n	800ab9a <lwip_netconn_do_delconn+0x92>
 800ab42:	2b20      	cmp	r3, #32
 800ab44:	d105      	bne.n	800ab52 <lwip_netconn_do_delconn+0x4a>
          msg->conn->pcb.udp->recv_arg = NULL;
 800ab46:	2300      	movs	r3, #0
 800ab48:	61cb      	str	r3, [r1, #28]
          udp_remove(msg->conn->pcb.udp);
 800ab4a:	6823      	ldr	r3, [r4, #0]
 800ab4c:	6858      	ldr	r0, [r3, #4]
 800ab4e:	f005 ff35 	bl	80109bc <udp_remove>
      msg->conn->pcb.tcp = NULL;
 800ab52:	6823      	ldr	r3, [r4, #0]
 800ab54:	2200      	movs	r2, #0
 800ab56:	605a      	str	r2, [r3, #4]
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800ab58:	6820      	ldr	r0, [r4, #0]
 800ab5a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800ab5c:	b1c3      	cbz	r3, 800ab90 <lwip_netconn_do_delconn+0x88>
 800ab5e:	2200      	movs	r2, #0
 800ab60:	4611      	mov	r1, r2
 800ab62:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800ab64:	6820      	ldr	r0, [r4, #0]
 800ab66:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800ab68:	b193      	cbz	r3, 800ab90 <lwip_netconn_do_delconn+0x88>
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	2102      	movs	r1, #2
 800ab6e:	4798      	blx	r3
 800ab70:	e00e      	b.n	800ab90 <lwip_netconn_do_delconn+0x88>
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800ab72:	4b27      	ldr	r3, [pc, #156]	; (800ac10 <lwip_netconn_do_delconn+0x108>)
 800ab74:	f240 425e 	movw	r2, #1118	; 0x45e
 800ab78:	4926      	ldr	r1, [pc, #152]	; (800ac14 <lwip_netconn_do_delconn+0x10c>)
 800ab7a:	4827      	ldr	r0, [pc, #156]	; (800ac18 <lwip_netconn_do_delconn+0x110>)
 800ab7c:	f007 fde8 	bl	8012750 <iprintf>
 800ab80:	e7cc      	b.n	800ab1c <lwip_netconn_do_delconn+0x14>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800ab82:	6823      	ldr	r3, [r4, #0]
 800ab84:	7f1b      	ldrb	r3, [r3, #28]
 800ab86:	f013 0f04 	tst.w	r3, #4
 800ab8a:	d1cd      	bne.n	800ab28 <lwip_netconn_do_delconn+0x20>
    msg->err = ERR_INPROGRESS;
 800ab8c:	23fb      	movs	r3, #251	; 0xfb
 800ab8e:	7123      	strb	r3, [r4, #4]
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800ab90:	6820      	ldr	r0, [r4, #0]
 800ab92:	300c      	adds	r0, #12
 800ab94:	f007 fbec 	bl	8012370 <sys_sem_valid>
}
 800ab98:	bd38      	pop	{r3, r4, r5, pc}
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800ab9a:	6a13      	ldr	r3, [r2, #32]
 800ab9c:	b133      	cbz	r3, 800abac <lwip_netconn_do_delconn+0xa4>
 800ab9e:	4b1c      	ldr	r3, [pc, #112]	; (800ac10 <lwip_netconn_do_delconn+0x108>)
 800aba0:	f240 4294 	movw	r2, #1172	; 0x494
 800aba4:	491d      	ldr	r1, [pc, #116]	; (800ac1c <lwip_netconn_do_delconn+0x114>)
 800aba6:	481c      	ldr	r0, [pc, #112]	; (800ac18 <lwip_netconn_do_delconn+0x110>)
 800aba8:	f007 fdd2 	bl	8012750 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800abac:	6823      	ldr	r3, [r4, #0]
 800abae:	2204      	movs	r2, #4
 800abb0:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800abb2:	2303      	movs	r3, #3
 800abb4:	7223      	strb	r3, [r4, #8]
          msg->conn->current_msg = msg;
 800abb6:	6823      	ldr	r3, [r4, #0]
 800abb8:	621c      	str	r4, [r3, #32]
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800abba:	2100      	movs	r1, #0
 800abbc:	6820      	ldr	r0, [r4, #0]
 800abbe:	f7ff fbc7 	bl	800a350 <lwip_netconn_do_close_internal>
 800abc2:	2800      	cmp	r0, #0
 800abc4:	d0e8      	beq.n	800ab98 <lwip_netconn_do_delconn+0x90>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800abc6:	6823      	ldr	r3, [r4, #0]
 800abc8:	785b      	ldrb	r3, [r3, #1]
 800abca:	2b04      	cmp	r3, #4
 800abcc:	d117      	bne.n	800abfe <lwip_netconn_do_delconn+0xf6>
            UNLOCK_TCPIP_CORE();
 800abce:	4d14      	ldr	r5, [pc, #80]	; (800ac20 <lwip_netconn_do_delconn+0x118>)
 800abd0:	4628      	mov	r0, r5
 800abd2:	f007 fbf1 	bl	80123b8 <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800abd6:	6820      	ldr	r0, [r4, #0]
 800abd8:	2100      	movs	r1, #0
 800abda:	300c      	adds	r0, #12
 800abdc:	f007 fb9f 	bl	801231e <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800abe0:	4628      	mov	r0, r5
 800abe2:	f007 fbe2 	bl	80123aa <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800abe6:	6823      	ldr	r3, [r4, #0]
 800abe8:	785b      	ldrb	r3, [r3, #1]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d0d4      	beq.n	800ab98 <lwip_netconn_do_delconn+0x90>
 800abee:	4b08      	ldr	r3, [pc, #32]	; (800ac10 <lwip_netconn_do_delconn+0x108>)
 800abf0:	f240 429e 	movw	r2, #1182	; 0x49e
 800abf4:	490b      	ldr	r1, [pc, #44]	; (800ac24 <lwip_netconn_do_delconn+0x11c>)
 800abf6:	4808      	ldr	r0, [pc, #32]	; (800ac18 <lwip_netconn_do_delconn+0x110>)
 800abf8:	f007 fdaa 	bl	8012750 <iprintf>
 800abfc:	e7cc      	b.n	800ab98 <lwip_netconn_do_delconn+0x90>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800abfe:	4b04      	ldr	r3, [pc, #16]	; (800ac10 <lwip_netconn_do_delconn+0x108>)
 800ac00:	f240 429a 	movw	r2, #1178	; 0x49a
 800ac04:	4907      	ldr	r1, [pc, #28]	; (800ac24 <lwip_netconn_do_delconn+0x11c>)
 800ac06:	4804      	ldr	r0, [pc, #16]	; (800ac18 <lwip_netconn_do_delconn+0x110>)
 800ac08:	f007 fda2 	bl	8012750 <iprintf>
 800ac0c:	e7df      	b.n	800abce <lwip_netconn_do_delconn+0xc6>
 800ac0e:	bf00      	nop
 800ac10:	08013d84 	.word	0x08013d84
 800ac14:	08014158 	.word	0x08014158
 800ac18:	08013b24 	.word	0x08013b24
 800ac1c:	0801416c 	.word	0x0801416c
 800ac20:	20012ab8 	.word	0x20012ab8
 800ac24:	08014188 	.word	0x08014188

0800ac28 <lwip_netconn_do_bind>:
{
 800ac28:	b510      	push	{r4, lr}
 800ac2a:	4604      	mov	r4, r0
  if (msg->conn->pcb.tcp != NULL) {
 800ac2c:	6803      	ldr	r3, [r0, #0]
 800ac2e:	6858      	ldr	r0, [r3, #4]
 800ac30:	b180      	cbz	r0, 800ac54 <lwip_netconn_do_bind+0x2c>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800ac32:	781b      	ldrb	r3, [r3, #0]
 800ac34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ac38:	2b10      	cmp	r3, #16
 800ac3a:	d006      	beq.n	800ac4a <lwip_netconn_do_bind+0x22>
 800ac3c:	2b20      	cmp	r3, #32
 800ac3e:	d10c      	bne.n	800ac5a <lwip_netconn_do_bind+0x32>
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800ac40:	89a2      	ldrh	r2, [r4, #12]
 800ac42:	68a1      	ldr	r1, [r4, #8]
 800ac44:	f005 fe22 	bl	801088c <udp_bind>
        break;
 800ac48:	e009      	b.n	800ac5e <lwip_netconn_do_bind+0x36>
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800ac4a:	89a2      	ldrh	r2, [r4, #12]
 800ac4c:	68a1      	ldr	r1, [r4, #8]
 800ac4e:	f001 fc89 	bl	800c564 <tcp_bind>
        break;
 800ac52:	e004      	b.n	800ac5e <lwip_netconn_do_bind+0x36>
    err = ERR_VAL;
 800ac54:	f06f 0005 	mvn.w	r0, #5
 800ac58:	e001      	b.n	800ac5e <lwip_netconn_do_bind+0x36>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800ac5a:	f06f 0005 	mvn.w	r0, #5
  msg->err = err;
 800ac5e:	7120      	strb	r0, [r4, #4]
}
 800ac60:	bd10      	pop	{r4, pc}
	...

0800ac64 <lwip_netconn_do_listen>:
{
 800ac64:	b530      	push	{r4, r5, lr}
 800ac66:	b083      	sub	sp, #12
 800ac68:	4604      	mov	r4, r0
  if (msg->conn->pcb.tcp != NULL) {
 800ac6a:	6803      	ldr	r3, [r0, #0]
 800ac6c:	6858      	ldr	r0, [r3, #4]
 800ac6e:	2800      	cmp	r0, #0
 800ac70:	d05b      	beq.n	800ad2a <lwip_netconn_do_listen+0xc6>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800ac72:	781a      	ldrb	r2, [r3, #0]
 800ac74:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800ac78:	2a10      	cmp	r2, #16
 800ac7a:	d007      	beq.n	800ac8c <lwip_netconn_do_listen+0x28>
      err = ERR_ARG;
 800ac7c:	23f0      	movs	r3, #240	; 0xf0
 800ac7e:	f88d 3007 	strb.w	r3, [sp, #7]
  msg->err = err;
 800ac82:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800ac86:	7123      	strb	r3, [r4, #4]
}
 800ac88:	b003      	add	sp, #12
 800ac8a:	bd30      	pop	{r4, r5, pc}
      if (msg->conn->state == NETCONN_NONE) {
 800ac8c:	785b      	ldrb	r3, [r3, #1]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d144      	bne.n	800ad1c <lwip_netconn_do_listen+0xb8>
        if (msg->conn->pcb.tcp->state != CLOSED) {
 800ac92:	7d03      	ldrb	r3, [r0, #20]
 800ac94:	b11b      	cbz	r3, 800ac9e <lwip_netconn_do_listen+0x3a>
          err = ERR_VAL;
 800ac96:	23fa      	movs	r3, #250	; 0xfa
 800ac98:	f88d 3007 	strb.w	r3, [sp, #7]
 800ac9c:	e7f1      	b.n	800ac82 <lwip_netconn_do_listen+0x1e>
          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 800ac9e:	f10d 0207 	add.w	r2, sp, #7
 800aca2:	21ff      	movs	r1, #255	; 0xff
 800aca4:	f001 fcbc 	bl	800c620 <tcp_listen_with_backlog_and_err>
          if (lpcb == NULL) {
 800aca8:	4605      	mov	r5, r0
 800acaa:	2800      	cmp	r0, #0
 800acac:	d0e9      	beq.n	800ac82 <lwip_netconn_do_listen+0x1e>
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 800acae:	6820      	ldr	r0, [r4, #0]
 800acb0:	3010      	adds	r0, #16
 800acb2:	f007 fb17 	bl	80122e4 <sys_mbox_valid>
 800acb6:	b9c8      	cbnz	r0, 800acec <lwip_netconn_do_listen+0x88>
            err = ERR_OK;
 800acb8:	2300      	movs	r3, #0
 800acba:	f88d 3007 	strb.w	r3, [sp, #7]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 800acbe:	6820      	ldr	r0, [r4, #0]
 800acc0:	3014      	adds	r0, #20
 800acc2:	f007 fb0f 	bl	80122e4 <sys_mbox_valid>
 800acc6:	b1d0      	cbz	r0, 800acfe <lwip_netconn_do_listen+0x9a>
            if (err == ERR_OK) {
 800acc8:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 800accc:	b9fb      	cbnz	r3, 800ad0e <lwip_netconn_do_listen+0xaa>
              msg->conn->state = NETCONN_LISTEN;
 800acce:	6823      	ldr	r3, [r4, #0]
 800acd0:	2202      	movs	r2, #2
 800acd2:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 800acd4:	6823      	ldr	r3, [r4, #0]
 800acd6:	605d      	str	r5, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 800acd8:	6821      	ldr	r1, [r4, #0]
 800acda:	6848      	ldr	r0, [r1, #4]
 800acdc:	f001 fdb8 	bl	800c850 <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 800ace0:	6823      	ldr	r3, [r4, #0]
 800ace2:	4914      	ldr	r1, [pc, #80]	; (800ad34 <lwip_netconn_do_listen+0xd0>)
 800ace4:	6858      	ldr	r0, [r3, #4]
 800ace6:	f001 fe05 	bl	800c8f4 <tcp_accept>
 800acea:	e7ca      	b.n	800ac82 <lwip_netconn_do_listen+0x1e>
              sys_mbox_free(&msg->conn->recvmbox);
 800acec:	6820      	ldr	r0, [r4, #0]
 800acee:	3010      	adds	r0, #16
 800acf0:	f007 fab3 	bl	801225a <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 800acf4:	6820      	ldr	r0, [r4, #0]
 800acf6:	3010      	adds	r0, #16
 800acf8:	f007 faf9 	bl	80122ee <sys_mbox_set_invalid>
 800acfc:	e7dc      	b.n	800acb8 <lwip_netconn_do_listen+0x54>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 800acfe:	6820      	ldr	r0, [r4, #0]
 800ad00:	2106      	movs	r1, #6
 800ad02:	3014      	adds	r0, #20
 800ad04:	f007 fa9c 	bl	8012240 <sys_mbox_new>
 800ad08:	f88d 0007 	strb.w	r0, [sp, #7]
 800ad0c:	e7dc      	b.n	800acc8 <lwip_netconn_do_listen+0x64>
              tcp_close(lpcb);
 800ad0e:	4628      	mov	r0, r5
 800ad10:	f002 f98e 	bl	800d030 <tcp_close>
              msg->conn->pcb.tcp = NULL;
 800ad14:	6823      	ldr	r3, [r4, #0]
 800ad16:	2200      	movs	r2, #0
 800ad18:	605a      	str	r2, [r3, #4]
 800ad1a:	e7b2      	b.n	800ac82 <lwip_netconn_do_listen+0x1e>
      } else if (msg->conn->state == NETCONN_LISTEN) {
 800ad1c:	2b02      	cmp	r3, #2
        err = ERR_OK;
 800ad1e:	bf0c      	ite	eq
 800ad20:	2300      	moveq	r3, #0
        err = ERR_CONN;
 800ad22:	23f5      	movne	r3, #245	; 0xf5
 800ad24:	f88d 3007 	strb.w	r3, [sp, #7]
 800ad28:	e7ab      	b.n	800ac82 <lwip_netconn_do_listen+0x1e>
    err = ERR_CONN;
 800ad2a:	23f5      	movs	r3, #245	; 0xf5
 800ad2c:	f88d 3007 	strb.w	r3, [sp, #7]
 800ad30:	e7a7      	b.n	800ac82 <lwip_netconn_do_listen+0x1e>
 800ad32:	bf00      	nop
 800ad34:	0800a9f1 	.word	0x0800a9f1

0800ad38 <lwip_netconn_do_recv>:
{
 800ad38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  msg->err = ERR_OK;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	7103      	strb	r3, [r0, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800ad3e:	6803      	ldr	r3, [r0, #0]
 800ad40:	685a      	ldr	r2, [r3, #4]
 800ad42:	b12a      	cbz	r2, 800ad50 <lwip_netconn_do_recv+0x18>
 800ad44:	4606      	mov	r6, r0
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800ad46:	781b      	ldrb	r3, [r3, #0]
 800ad48:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ad4c:	2b10      	cmp	r3, #16
 800ad4e:	d000      	beq.n	800ad52 <lwip_netconn_do_recv+0x1a>
}
 800ad50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      size_t remaining = msg->msg.r.len;
 800ad52:	6884      	ldr	r4, [r0, #8]
 800ad54:	f64f 77ff 	movw	r7, #65535	; 0xffff
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800ad58:	4625      	mov	r5, r4
 800ad5a:	42bc      	cmp	r4, r7
 800ad5c:	bf28      	it	cs
 800ad5e:	463d      	movcs	r5, r7
        tcp_recved(msg->conn->pcb.tcp, recved);
 800ad60:	6833      	ldr	r3, [r6, #0]
 800ad62:	b2a9      	uxth	r1, r5
 800ad64:	6858      	ldr	r0, [r3, #4]
 800ad66:	f001 fcfd 	bl	800c764 <tcp_recved>
      } while (remaining != 0);
 800ad6a:	1b64      	subs	r4, r4, r5
 800ad6c:	d1f4      	bne.n	800ad58 <lwip_netconn_do_recv+0x20>
 800ad6e:	e7ef      	b.n	800ad50 <lwip_netconn_do_recv+0x18>

0800ad70 <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 800ad70:	b538      	push	{r3, r4, r5, lr}
 800ad72:	4604      	mov	r4, r0
  struct api_msg *msg = (struct api_msg *)m;

  err_t err = netconn_err(msg->conn);
 800ad74:	6800      	ldr	r0, [r0, #0]
 800ad76:	f7fe fec7 	bl	8009b08 <netconn_err>
  if (err == ERR_OK) {
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	b938      	cbnz	r0, 800ad8e <lwip_netconn_do_write+0x1e>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800ad7e:	6822      	ldr	r2, [r4, #0]
 800ad80:	7813      	ldrb	r3, [r2, #0]
 800ad82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ad86:	2b10      	cmp	r3, #16
 800ad88:	d003      	beq.n	800ad92 <lwip_netconn_do_write+0x22>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 800ad8a:	f06f 0305 	mvn.w	r3, #5
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 800ad8e:	7123      	strb	r3, [r4, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800ad90:	bd38      	pop	{r3, r4, r5, pc}
      if (msg->conn->state != NETCONN_NONE) {
 800ad92:	7853      	ldrb	r3, [r2, #1]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d144      	bne.n	800ae22 <lwip_netconn_do_write+0xb2>
      } else if (msg->conn->pcb.tcp != NULL) {
 800ad98:	6853      	ldr	r3, [r2, #4]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d044      	beq.n	800ae28 <lwip_netconn_do_write+0xb8>
        msg->conn->state = NETCONN_WRITE;
 800ad9e:	2301      	movs	r3, #1
 800ada0:	7053      	strb	r3, [r2, #1]
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800ada2:	6823      	ldr	r3, [r4, #0]
 800ada4:	6a1b      	ldr	r3, [r3, #32]
 800ada6:	b133      	cbz	r3, 800adb6 <lwip_netconn_do_write+0x46>
 800ada8:	4b21      	ldr	r3, [pc, #132]	; (800ae30 <lwip_netconn_do_write+0xc0>)
 800adaa:	f240 7223 	movw	r2, #1827	; 0x723
 800adae:	4921      	ldr	r1, [pc, #132]	; (800ae34 <lwip_netconn_do_write+0xc4>)
 800adb0:	4821      	ldr	r0, [pc, #132]	; (800ae38 <lwip_netconn_do_write+0xc8>)
 800adb2:	f007 fccd 	bl	8012750 <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 800adb6:	6963      	ldr	r3, [r4, #20]
 800adb8:	b31b      	cbz	r3, 800ae02 <lwip_netconn_do_write+0x92>
        msg->conn->current_msg = msg;
 800adba:	6823      	ldr	r3, [r4, #0]
 800adbc:	621c      	str	r4, [r3, #32]
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 800adbe:	2100      	movs	r1, #0
 800adc0:	6820      	ldr	r0, [r4, #0]
 800adc2:	f7ff f981 	bl	800a0c8 <lwip_netconn_do_writemore>
 800adc6:	2800      	cmp	r0, #0
 800adc8:	d0e2      	beq.n	800ad90 <lwip_netconn_do_write+0x20>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 800adca:	6823      	ldr	r3, [r4, #0]
 800adcc:	785b      	ldrb	r3, [r3, #1]
 800adce:	2b01      	cmp	r3, #1
 800add0:	d11f      	bne.n	800ae12 <lwip_netconn_do_write+0xa2>
          UNLOCK_TCPIP_CORE();
 800add2:	4d1a      	ldr	r5, [pc, #104]	; (800ae3c <lwip_netconn_do_write+0xcc>)
 800add4:	4628      	mov	r0, r5
 800add6:	f007 faef 	bl	80123b8 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800adda:	6820      	ldr	r0, [r4, #0]
 800addc:	2100      	movs	r1, #0
 800adde:	300c      	adds	r0, #12
 800ade0:	f007 fa9d 	bl	801231e <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 800ade4:	4628      	mov	r0, r5
 800ade6:	f007 fae0 	bl	80123aa <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 800adea:	6823      	ldr	r3, [r4, #0]
 800adec:	785b      	ldrb	r3, [r3, #1]
 800adee:	2b01      	cmp	r3, #1
 800adf0:	d1ce      	bne.n	800ad90 <lwip_netconn_do_write+0x20>
 800adf2:	4b0f      	ldr	r3, [pc, #60]	; (800ae30 <lwip_netconn_do_write+0xc0>)
 800adf4:	f240 722c 	movw	r2, #1836	; 0x72c
 800adf8:	4911      	ldr	r1, [pc, #68]	; (800ae40 <lwip_netconn_do_write+0xd0>)
 800adfa:	480f      	ldr	r0, [pc, #60]	; (800ae38 <lwip_netconn_do_write+0xc8>)
 800adfc:	f007 fca8 	bl	8012750 <iprintf>
 800ae00:	e7c6      	b.n	800ad90 <lwip_netconn_do_write+0x20>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 800ae02:	4b0b      	ldr	r3, [pc, #44]	; (800ae30 <lwip_netconn_do_write+0xc0>)
 800ae04:	f240 7224 	movw	r2, #1828	; 0x724
 800ae08:	490e      	ldr	r1, [pc, #56]	; (800ae44 <lwip_netconn_do_write+0xd4>)
 800ae0a:	480b      	ldr	r0, [pc, #44]	; (800ae38 <lwip_netconn_do_write+0xc8>)
 800ae0c:	f007 fca0 	bl	8012750 <iprintf>
 800ae10:	e7d3      	b.n	800adba <lwip_netconn_do_write+0x4a>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 800ae12:	4b07      	ldr	r3, [pc, #28]	; (800ae30 <lwip_netconn_do_write+0xc0>)
 800ae14:	f44f 62e5 	mov.w	r2, #1832	; 0x728
 800ae18:	4909      	ldr	r1, [pc, #36]	; (800ae40 <lwip_netconn_do_write+0xd0>)
 800ae1a:	4807      	ldr	r0, [pc, #28]	; (800ae38 <lwip_netconn_do_write+0xc8>)
 800ae1c:	f007 fc98 	bl	8012750 <iprintf>
 800ae20:	e7d7      	b.n	800add2 <lwip_netconn_do_write+0x62>
        err = ERR_INPROGRESS;
 800ae22:	f06f 0304 	mvn.w	r3, #4
 800ae26:	e7b2      	b.n	800ad8e <lwip_netconn_do_write+0x1e>
        err = ERR_CONN;
 800ae28:	f06f 030a 	mvn.w	r3, #10
 800ae2c:	e7af      	b.n	800ad8e <lwip_netconn_do_write+0x1e>
 800ae2e:	bf00      	nop
 800ae30:	08013d84 	.word	0x08013d84
 800ae34:	0801416c 	.word	0x0801416c
 800ae38:	08013b24 	.word	0x08013b24
 800ae3c:	20012ab8 	.word	0x20012ab8
 800ae40:	08014188 	.word	0x08014188
 800ae44:	08014190 	.word	0x08014190

0800ae48 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800ae48:	b538      	push	{r3, r4, r5, lr}
 800ae4a:	4604      	mov	r4, r0
  struct api_msg *msg = (struct api_msg *)m;

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800ae4c:	6800      	ldr	r0, [r0, #0]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800ae4e:	6843      	ldr	r3, [r0, #4]
 800ae50:	b123      	cbz	r3, 800ae5c <lwip_netconn_do_close+0x14>
 800ae52:	7803      	ldrb	r3, [r0, #0]
 800ae54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ae58:	2b10      	cmp	r3, #16
 800ae5a:	d002      	beq.n	800ae62 <lwip_netconn_do_close+0x1a>
      return;
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800ae5c:	23f5      	movs	r3, #245	; 0xf5
 800ae5e:	7123      	strb	r3, [r4, #4]
  }
  TCPIP_APIMSG_ACK(msg);
}
 800ae60:	bd38      	pop	{r3, r4, r5, pc}
  enum netconn_state state = msg->conn->state;
 800ae62:	7843      	ldrb	r3, [r0, #1]
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800ae64:	7a22      	ldrb	r2, [r4, #8]
 800ae66:	2b02      	cmp	r3, #2
 800ae68:	d101      	bne.n	800ae6e <lwip_netconn_do_close+0x26>
 800ae6a:	2a03      	cmp	r2, #3
 800ae6c:	d1f6      	bne.n	800ae5c <lwip_netconn_do_close+0x14>
    if (state == NETCONN_CONNECT) {
 800ae6e:	2b03      	cmp	r3, #3
 800ae70:	d004      	beq.n	800ae7c <lwip_netconn_do_close+0x34>
    } else if (state == NETCONN_WRITE) {
 800ae72:	2b01      	cmp	r3, #1
 800ae74:	d105      	bne.n	800ae82 <lwip_netconn_do_close+0x3a>
      msg->err = ERR_INPROGRESS;
 800ae76:	23fb      	movs	r3, #251	; 0xfb
 800ae78:	7123      	strb	r3, [r4, #4]
 800ae7a:	e7f1      	b.n	800ae60 <lwip_netconn_do_close+0x18>
      msg->err = ERR_CONN;
 800ae7c:	23f5      	movs	r3, #245	; 0xf5
 800ae7e:	7123      	strb	r3, [r4, #4]
 800ae80:	e7ee      	b.n	800ae60 <lwip_netconn_do_close+0x18>
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800ae82:	f012 0f01 	tst.w	r2, #1
 800ae86:	d130      	bne.n	800aeea <lwip_netconn_do_close+0xa2>
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800ae88:	6823      	ldr	r3, [r4, #0]
 800ae8a:	6a1b      	ldr	r3, [r3, #32]
 800ae8c:	b133      	cbz	r3, 800ae9c <lwip_netconn_do_close+0x54>
 800ae8e:	4b1c      	ldr	r3, [pc, #112]	; (800af00 <lwip_netconn_do_close+0xb8>)
 800ae90:	f240 72bd 	movw	r2, #1981	; 0x7bd
 800ae94:	491b      	ldr	r1, [pc, #108]	; (800af04 <lwip_netconn_do_close+0xbc>)
 800ae96:	481c      	ldr	r0, [pc, #112]	; (800af08 <lwip_netconn_do_close+0xc0>)
 800ae98:	f007 fc5a 	bl	8012750 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800ae9c:	6823      	ldr	r3, [r4, #0]
 800ae9e:	2204      	movs	r2, #4
 800aea0:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800aea2:	6823      	ldr	r3, [r4, #0]
 800aea4:	621c      	str	r4, [r3, #32]
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800aea6:	2100      	movs	r1, #0
 800aea8:	6820      	ldr	r0, [r4, #0]
 800aeaa:	f7ff fa51 	bl	800a350 <lwip_netconn_do_close_internal>
 800aeae:	2800      	cmp	r0, #0
 800aeb0:	d0d6      	beq.n	800ae60 <lwip_netconn_do_close+0x18>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800aeb2:	6823      	ldr	r3, [r4, #0]
 800aeb4:	785b      	ldrb	r3, [r3, #1]
 800aeb6:	2b04      	cmp	r3, #4
 800aeb8:	d11a      	bne.n	800aef0 <lwip_netconn_do_close+0xa8>
        UNLOCK_TCPIP_CORE();
 800aeba:	4d14      	ldr	r5, [pc, #80]	; (800af0c <lwip_netconn_do_close+0xc4>)
 800aebc:	4628      	mov	r0, r5
 800aebe:	f007 fa7b 	bl	80123b8 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800aec2:	6820      	ldr	r0, [r4, #0]
 800aec4:	2100      	movs	r1, #0
 800aec6:	300c      	adds	r0, #12
 800aec8:	f007 fa29 	bl	801231e <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800aecc:	4628      	mov	r0, r5
 800aece:	f007 fa6c 	bl	80123aa <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800aed2:	6823      	ldr	r3, [r4, #0]
 800aed4:	785b      	ldrb	r3, [r3, #1]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d0c2      	beq.n	800ae60 <lwip_netconn_do_close+0x18>
 800aeda:	4b09      	ldr	r3, [pc, #36]	; (800af00 <lwip_netconn_do_close+0xb8>)
 800aedc:	f240 72c6 	movw	r2, #1990	; 0x7c6
 800aee0:	490b      	ldr	r1, [pc, #44]	; (800af10 <lwip_netconn_do_close+0xc8>)
 800aee2:	4809      	ldr	r0, [pc, #36]	; (800af08 <lwip_netconn_do_close+0xc0>)
 800aee4:	f007 fc34 	bl	8012750 <iprintf>
 800aee8:	e7ba      	b.n	800ae60 <lwip_netconn_do_close+0x18>
        netconn_drain(msg->conn);
 800aeea:	f7ff fd2b 	bl	800a944 <netconn_drain>
 800aeee:	e7cb      	b.n	800ae88 <lwip_netconn_do_close+0x40>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800aef0:	4b03      	ldr	r3, [pc, #12]	; (800af00 <lwip_netconn_do_close+0xb8>)
 800aef2:	f240 72c2 	movw	r2, #1986	; 0x7c2
 800aef6:	4906      	ldr	r1, [pc, #24]	; (800af10 <lwip_netconn_do_close+0xc8>)
 800aef8:	4803      	ldr	r0, [pc, #12]	; (800af08 <lwip_netconn_do_close+0xc0>)
 800aefa:	f007 fc29 	bl	8012750 <iprintf>
 800aefe:	e7dc      	b.n	800aeba <lwip_netconn_do_close+0x72>
 800af00:	08013d84 	.word	0x08013d84
 800af04:	0801416c 	.word	0x0801416c
 800af08:	08013b24 	.word	0x08013b24
 800af0c:	20012ab8 	.word	0x20012ab8
 800af10:	08014188 	.word	0x08014188

0800af14 <netbuf_delete>:
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
  if (buf != NULL) {
 800af14:	b168      	cbz	r0, 800af32 <netbuf_delete+0x1e>
{
 800af16:	b510      	push	{r4, lr}
 800af18:	4604      	mov	r4, r0
    if (buf->p != NULL) {
 800af1a:	6800      	ldr	r0, [r0, #0]
 800af1c:	b120      	cbz	r0, 800af28 <netbuf_delete+0x14>
      pbuf_free(buf->p);
 800af1e:	f000 ffa3 	bl	800be68 <pbuf_free>
      buf->p = buf->ptr = NULL;
 800af22:	2300      	movs	r3, #0
 800af24:	6063      	str	r3, [r4, #4]
 800af26:	6023      	str	r3, [r4, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800af28:	4621      	mov	r1, r4
 800af2a:	2006      	movs	r0, #6
 800af2c:	f000 fcdc 	bl	800b8e8 <memp_free>
  }
}
 800af30:	bd10      	pop	{r4, pc}
 800af32:	4770      	bx	lr

0800af34 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 800af34:	b508      	push	{r3, lr}
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 800af36:	b158      	cbz	r0, 800af50 <netbuf_data+0x1c>
 800af38:	4603      	mov	r3, r0
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800af3a:	b191      	cbz	r1, 800af62 <netbuf_data+0x2e>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 800af3c:	b1d2      	cbz	r2, 800af74 <netbuf_data+0x40>

  if (buf->ptr == NULL) {
 800af3e:	6840      	ldr	r0, [r0, #4]
 800af40:	b308      	cbz	r0, 800af86 <netbuf_data+0x52>
    return ERR_BUF;
  }
  *dataptr = buf->ptr->payload;
 800af42:	6840      	ldr	r0, [r0, #4]
 800af44:	6008      	str	r0, [r1, #0]
  *len = buf->ptr->len;
 800af46:	685b      	ldr	r3, [r3, #4]
 800af48:	895b      	ldrh	r3, [r3, #10]
 800af4a:	8013      	strh	r3, [r2, #0]
  return ERR_OK;
 800af4c:	2000      	movs	r0, #0
}
 800af4e:	bd08      	pop	{r3, pc}
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 800af50:	4b0e      	ldr	r3, [pc, #56]	; (800af8c <netbuf_data+0x58>)
 800af52:	22c6      	movs	r2, #198	; 0xc6
 800af54:	490e      	ldr	r1, [pc, #56]	; (800af90 <netbuf_data+0x5c>)
 800af56:	480f      	ldr	r0, [pc, #60]	; (800af94 <netbuf_data+0x60>)
 800af58:	f007 fbfa 	bl	8012750 <iprintf>
 800af5c:	f06f 000f 	mvn.w	r0, #15
 800af60:	e7f5      	b.n	800af4e <netbuf_data+0x1a>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 800af62:	4b0a      	ldr	r3, [pc, #40]	; (800af8c <netbuf_data+0x58>)
 800af64:	22c7      	movs	r2, #199	; 0xc7
 800af66:	490c      	ldr	r1, [pc, #48]	; (800af98 <netbuf_data+0x64>)
 800af68:	480a      	ldr	r0, [pc, #40]	; (800af94 <netbuf_data+0x60>)
 800af6a:	f007 fbf1 	bl	8012750 <iprintf>
 800af6e:	f06f 000f 	mvn.w	r0, #15
 800af72:	e7ec      	b.n	800af4e <netbuf_data+0x1a>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 800af74:	4b05      	ldr	r3, [pc, #20]	; (800af8c <netbuf_data+0x58>)
 800af76:	22c8      	movs	r2, #200	; 0xc8
 800af78:	4908      	ldr	r1, [pc, #32]	; (800af9c <netbuf_data+0x68>)
 800af7a:	4806      	ldr	r0, [pc, #24]	; (800af94 <netbuf_data+0x60>)
 800af7c:	f007 fbe8 	bl	8012750 <iprintf>
 800af80:	f06f 000f 	mvn.w	r0, #15
 800af84:	e7e3      	b.n	800af4e <netbuf_data+0x1a>
    return ERR_BUF;
 800af86:	f06f 0001 	mvn.w	r0, #1
 800af8a:	e7e0      	b.n	800af4e <netbuf_data+0x1a>
 800af8c:	080141a8 	.word	0x080141a8
 800af90:	0801421c 	.word	0x0801421c
 800af94:	08013b24 	.word	0x08013b24
 800af98:	08014238 	.word	0x08014238
 800af9c:	08014258 	.word	0x08014258

0800afa0 <netbuf_next>:
 *         1  if moved to the next part but now there is no next part
 *         0  if moved to the next part and there are still more parts
 */
s8_t
netbuf_next(struct netbuf *buf)
{
 800afa0:	b508      	push	{r3, lr}
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 800afa2:	b140      	cbz	r0, 800afb6 <netbuf_next+0x16>
  if (buf->ptr->next == NULL) {
 800afa4:	6843      	ldr	r3, [r0, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	b173      	cbz	r3, 800afc8 <netbuf_next+0x28>
    return -1;
  }
  buf->ptr = buf->ptr->next;
 800afaa:	6043      	str	r3, [r0, #4]
  if (buf->ptr->next == NULL) {
 800afac:	6818      	ldr	r0, [r3, #0]
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 800afae:	fab0 f080 	clz	r0, r0
 800afb2:	0940      	lsrs	r0, r0, #5
    return 1;
  }
  return 0;
}
 800afb4:	bd08      	pop	{r3, pc}
  LWIP_ERROR("netbuf_next: invalid buf", (buf != NULL), return -1;);
 800afb6:	4b06      	ldr	r3, [pc, #24]	; (800afd0 <netbuf_next+0x30>)
 800afb8:	22e0      	movs	r2, #224	; 0xe0
 800afba:	4906      	ldr	r1, [pc, #24]	; (800afd4 <netbuf_next+0x34>)
 800afbc:	4806      	ldr	r0, [pc, #24]	; (800afd8 <netbuf_next+0x38>)
 800afbe:	f007 fbc7 	bl	8012750 <iprintf>
 800afc2:	f04f 30ff 	mov.w	r0, #4294967295
 800afc6:	e7f5      	b.n	800afb4 <netbuf_next+0x14>
    return -1;
 800afc8:	f04f 30ff 	mov.w	r0, #4294967295
 800afcc:	e7f2      	b.n	800afb4 <netbuf_next+0x14>
 800afce:	bf00      	nop
 800afd0:	080141a8 	.word	0x080141a8
 800afd4:	08014274 	.word	0x08014274
 800afd8:	08013b24 	.word	0x08013b24

0800afdc <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800afdc:	b500      	push	{lr}
 800afde:	b083      	sub	sp, #12
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800afe0:	4831      	ldr	r0, [pc, #196]	; (800b0a8 <tcpip_thread+0xcc>)
 800afe2:	f007 f9e2 	bl	80123aa <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800afe6:	4b31      	ldr	r3, [pc, #196]	; (800b0ac <tcpip_thread+0xd0>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	b113      	cbz	r3, 800aff2 <tcpip_thread+0x16>
    tcpip_init_done(tcpip_init_done_arg);
 800afec:	4a30      	ldr	r2, [pc, #192]	; (800b0b0 <tcpip_thread+0xd4>)
 800afee:	6810      	ldr	r0, [r2, #0]
 800aff0:	4798      	blx	r3
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800aff2:	4e30      	ldr	r6, [pc, #192]	; (800b0b4 <tcpip_thread+0xd8>)
  UNLOCK_TCPIP_CORE();
 800aff4:	4d2c      	ldr	r5, [pc, #176]	; (800b0a8 <tcpip_thread+0xcc>)
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
 800aff6:	e01e      	b.n	800b036 <tcpip_thread+0x5a>
    UNLOCK_TCPIP_CORE();
 800aff8:	4628      	mov	r0, r5
 800affa:	f007 f9dd 	bl	80123b8 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800affe:	2200      	movs	r2, #0
 800b000:	a901      	add	r1, sp, #4
 800b002:	4630      	mov	r0, r6
 800b004:	f007 f942 	bl	801228c <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800b008:	4628      	mov	r0, r5
 800b00a:	f007 f9ce 	bl	80123aa <sys_mutex_lock>

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
    if (msg == NULL) {
 800b00e:	9c01      	ldr	r4, [sp, #4]
 800b010:	b34c      	cbz	r4, 800b066 <tcpip_thread+0x8a>
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
  switch (msg->type) {
 800b012:	7823      	ldrb	r3, [r4, #0]
 800b014:	2b01      	cmp	r3, #1
 800b016:	d03b      	beq.n	800b090 <tcpip_thread+0xb4>
 800b018:	2b02      	cmp	r3, #2
 800b01a:	d041      	beq.n	800b0a0 <tcpip_thread+0xc4>
 800b01c:	b353      	cbz	r3, 800b074 <tcpip_thread+0x98>
      msg->msg.cb.function(msg->msg.cb.ctx);
      break;

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800b01e:	4b26      	ldr	r3, [pc, #152]	; (800b0b8 <tcpip_thread+0xdc>)
 800b020:	22cf      	movs	r2, #207	; 0xcf
 800b022:	4926      	ldr	r1, [pc, #152]	; (800b0bc <tcpip_thread+0xe0>)
 800b024:	4826      	ldr	r0, [pc, #152]	; (800b0c0 <tcpip_thread+0xe4>)
 800b026:	f007 fb93 	bl	8012750 <iprintf>
      break;
 800b02a:	e004      	b.n	800b036 <tcpip_thread+0x5a>
    sys_check_timeouts();
 800b02c:	f005 faea 	bl	8010604 <sys_check_timeouts>
    goto again;
 800b030:	e001      	b.n	800b036 <tcpip_thread+0x5a>
    sys_check_timeouts();
 800b032:	f005 fae7 	bl	8010604 <sys_check_timeouts>
  sleeptime = sys_timeouts_sleeptime();
 800b036:	f005 fb09 	bl	801064c <sys_timeouts_sleeptime>
 800b03a:	4604      	mov	r4, r0
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800b03c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b040:	d0da      	beq.n	800aff8 <tcpip_thread+0x1c>
  } else if (sleeptime == 0) {
 800b042:	2800      	cmp	r0, #0
 800b044:	d0f2      	beq.n	800b02c <tcpip_thread+0x50>
  UNLOCK_TCPIP_CORE();
 800b046:	4628      	mov	r0, r5
 800b048:	f007 f9b6 	bl	80123b8 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800b04c:	4622      	mov	r2, r4
 800b04e:	a901      	add	r1, sp, #4
 800b050:	4630      	mov	r0, r6
 800b052:	f007 f91b 	bl	801228c <sys_arch_mbox_fetch>
 800b056:	4604      	mov	r4, r0
  LOCK_TCPIP_CORE();
 800b058:	4628      	mov	r0, r5
 800b05a:	f007 f9a6 	bl	80123aa <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800b05e:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b062:	d0e6      	beq.n	800b032 <tcpip_thread+0x56>
 800b064:	e7d3      	b.n	800b00e <tcpip_thread+0x32>
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800b066:	4b14      	ldr	r3, [pc, #80]	; (800b0b8 <tcpip_thread+0xdc>)
 800b068:	2291      	movs	r2, #145	; 0x91
 800b06a:	4914      	ldr	r1, [pc, #80]	; (800b0bc <tcpip_thread+0xe0>)
 800b06c:	4814      	ldr	r0, [pc, #80]	; (800b0c0 <tcpip_thread+0xe4>)
 800b06e:	f007 fb6f 	bl	8012750 <iprintf>
      continue;
 800b072:	e7e0      	b.n	800b036 <tcpip_thread+0x5a>
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800b074:	68e3      	ldr	r3, [r4, #12]
 800b076:	68a1      	ldr	r1, [r4, #8]
 800b078:	6860      	ldr	r0, [r4, #4]
 800b07a:	4798      	blx	r3
 800b07c:	b920      	cbnz	r0, 800b088 <tcpip_thread+0xac>
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800b07e:	4621      	mov	r1, r4
 800b080:	2009      	movs	r0, #9
 800b082:	f000 fc31 	bl	800b8e8 <memp_free>
      break;
 800b086:	e7d6      	b.n	800b036 <tcpip_thread+0x5a>
        pbuf_free(msg->msg.inp.p);
 800b088:	6860      	ldr	r0, [r4, #4]
 800b08a:	f000 feed 	bl	800be68 <pbuf_free>
 800b08e:	e7f6      	b.n	800b07e <tcpip_thread+0xa2>
      msg->msg.cb.function(msg->msg.cb.ctx);
 800b090:	6863      	ldr	r3, [r4, #4]
 800b092:	68a0      	ldr	r0, [r4, #8]
 800b094:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800b096:	4621      	mov	r1, r4
 800b098:	2008      	movs	r0, #8
 800b09a:	f000 fc25 	bl	800b8e8 <memp_free>
      break;
 800b09e:	e7ca      	b.n	800b036 <tcpip_thread+0x5a>
      msg->msg.cb.function(msg->msg.cb.ctx);
 800b0a0:	6863      	ldr	r3, [r4, #4]
 800b0a2:	68a0      	ldr	r0, [r4, #8]
 800b0a4:	4798      	blx	r3
      break;
 800b0a6:	e7c6      	b.n	800b036 <tcpip_thread+0x5a>
 800b0a8:	20012ab8 	.word	0x20012ab8
 800b0ac:	2000e070 	.word	0x2000e070
 800b0b0:	2000e074 	.word	0x2000e074
 800b0b4:	2000e078 	.word	0x2000e078
 800b0b8:	08014290 	.word	0x08014290
 800b0bc:	080142c0 	.word	0x080142c0
 800b0c0:	08013b24 	.word	0x08013b24

0800b0c4 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800b0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0c6:	4607      	mov	r7, r0
 800b0c8:	460e      	mov	r6, r1
 800b0ca:	4615      	mov	r5, r2
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b0cc:	4812      	ldr	r0, [pc, #72]	; (800b118 <tcpip_inpkt+0x54>)
 800b0ce:	f007 f909 	bl	80122e4 <sys_mbox_valid>
 800b0d2:	b178      	cbz	r0, 800b0f4 <tcpip_inpkt+0x30>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800b0d4:	2009      	movs	r0, #9
 800b0d6:	f000 fbed 	bl	800b8b4 <memp_malloc>
  if (msg == NULL) {
 800b0da:	4604      	mov	r4, r0
 800b0dc:	b1c0      	cbz	r0, 800b110 <tcpip_inpkt+0x4c>
    return ERR_MEM;
  }

  msg->type = TCPIP_MSG_INPKT;
 800b0de:	2300      	movs	r3, #0
 800b0e0:	7003      	strb	r3, [r0, #0]
  msg->msg.inp.p = p;
 800b0e2:	6047      	str	r7, [r0, #4]
  msg->msg.inp.netif = inp;
 800b0e4:	6086      	str	r6, [r0, #8]
  msg->msg.inp.input_fn = input_fn;
 800b0e6:	60c5      	str	r5, [r0, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800b0e8:	4601      	mov	r1, r0
 800b0ea:	480b      	ldr	r0, [pc, #44]	; (800b118 <tcpip_inpkt+0x54>)
 800b0ec:	f007 f8be 	bl	801226c <sys_mbox_trypost>
 800b0f0:	b938      	cbnz	r0, 800b102 <tcpip_inpkt+0x3e>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
    return ERR_MEM;
  }
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800b0f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b0f4:	4b09      	ldr	r3, [pc, #36]	; (800b11c <tcpip_inpkt+0x58>)
 800b0f6:	22fc      	movs	r2, #252	; 0xfc
 800b0f8:	4909      	ldr	r1, [pc, #36]	; (800b120 <tcpip_inpkt+0x5c>)
 800b0fa:	480a      	ldr	r0, [pc, #40]	; (800b124 <tcpip_inpkt+0x60>)
 800b0fc:	f007 fb28 	bl	8012750 <iprintf>
 800b100:	e7e8      	b.n	800b0d4 <tcpip_inpkt+0x10>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800b102:	4621      	mov	r1, r4
 800b104:	2009      	movs	r0, #9
 800b106:	f000 fbef 	bl	800b8e8 <memp_free>
    return ERR_MEM;
 800b10a:	f04f 30ff 	mov.w	r0, #4294967295
 800b10e:	e7f0      	b.n	800b0f2 <tcpip_inpkt+0x2e>
    return ERR_MEM;
 800b110:	f04f 30ff 	mov.w	r0, #4294967295
 800b114:	e7ed      	b.n	800b0f2 <tcpip_inpkt+0x2e>
 800b116:	bf00      	nop
 800b118:	2000e078 	.word	0x2000e078
 800b11c:	08014290 	.word	0x08014290
 800b120:	080142e0 	.word	0x080142e0
 800b124:	08013b24 	.word	0x08013b24

0800b128 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800b128:	b508      	push	{r3, lr}
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800b12a:	f891 302d 	ldrb.w	r3, [r1, #45]	; 0x2d
 800b12e:	f013 0f18 	tst.w	r3, #24
    return tcpip_inpkt(p, inp, ethernet_input);
 800b132:	bf14      	ite	ne
 800b134:	4a02      	ldrne	r2, [pc, #8]	; (800b140 <tcpip_input+0x18>)
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800b136:	4a03      	ldreq	r2, [pc, #12]	; (800b144 <tcpip_input+0x1c>)
 800b138:	f7ff ffc4 	bl	800b0c4 <tcpip_inpkt>
}
 800b13c:	bd08      	pop	{r3, pc}
 800b13e:	bf00      	nop
 800b140:	08012129 	.word	0x08012129
 800b144:	0801155d 	.word	0x0801155d

0800b148 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800b148:	b570      	push	{r4, r5, r6, lr}
 800b14a:	4606      	mov	r6, r0
 800b14c:	460d      	mov	r5, r1
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b14e:	4812      	ldr	r0, [pc, #72]	; (800b198 <tcpip_try_callback+0x50>)
 800b150:	f007 f8c8 	bl	80122e4 <sys_mbox_valid>
 800b154:	b170      	cbz	r0, 800b174 <tcpip_try_callback+0x2c>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800b156:	2008      	movs	r0, #8
 800b158:	f000 fbac 	bl	800b8b4 <memp_malloc>
  if (msg == NULL) {
 800b15c:	4604      	mov	r4, r0
 800b15e:	b1c0      	cbz	r0, 800b192 <tcpip_try_callback+0x4a>
    return ERR_MEM;
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800b160:	2301      	movs	r3, #1
 800b162:	7003      	strb	r3, [r0, #0]
  msg->msg.cb.function = function;
 800b164:	6046      	str	r6, [r0, #4]
  msg->msg.cb.ctx = ctx;
 800b166:	6085      	str	r5, [r0, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800b168:	4601      	mov	r1, r0
 800b16a:	480b      	ldr	r0, [pc, #44]	; (800b198 <tcpip_try_callback+0x50>)
 800b16c:	f007 f87e 	bl	801226c <sys_mbox_trypost>
 800b170:	b940      	cbnz	r0, 800b184 <tcpip_try_callback+0x3c>
    memp_free(MEMP_TCPIP_MSG_API, msg);
    return ERR_MEM;
  }
  return ERR_OK;
}
 800b172:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800b174:	4b09      	ldr	r3, [pc, #36]	; (800b19c <tcpip_try_callback+0x54>)
 800b176:	f240 125d 	movw	r2, #349	; 0x15d
 800b17a:	4909      	ldr	r1, [pc, #36]	; (800b1a0 <tcpip_try_callback+0x58>)
 800b17c:	4809      	ldr	r0, [pc, #36]	; (800b1a4 <tcpip_try_callback+0x5c>)
 800b17e:	f007 fae7 	bl	8012750 <iprintf>
 800b182:	e7e8      	b.n	800b156 <tcpip_try_callback+0xe>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800b184:	4621      	mov	r1, r4
 800b186:	2008      	movs	r0, #8
 800b188:	f000 fbae 	bl	800b8e8 <memp_free>
    return ERR_MEM;
 800b18c:	f04f 30ff 	mov.w	r0, #4294967295
 800b190:	e7ef      	b.n	800b172 <tcpip_try_callback+0x2a>
    return ERR_MEM;
 800b192:	f04f 30ff 	mov.w	r0, #4294967295
 800b196:	e7ec      	b.n	800b172 <tcpip_try_callback+0x2a>
 800b198:	2000e078 	.word	0x2000e078
 800b19c:	08014290 	.word	0x08014290
 800b1a0:	080142e0 	.word	0x080142e0
 800b1a4:	08013b24 	.word	0x08013b24

0800b1a8 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 800b1a8:	b570      	push	{r4, r5, r6, lr}
 800b1aa:	4604      	mov	r4, r0
 800b1ac:	460d      	mov	r5, r1
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 800b1ae:	4e05      	ldr	r6, [pc, #20]	; (800b1c4 <tcpip_send_msg_wait_sem+0x1c>)
 800b1b0:	4630      	mov	r0, r6
 800b1b2:	f007 f8fa 	bl	80123aa <sys_mutex_lock>
  fn(apimsg);
 800b1b6:	4628      	mov	r0, r5
 800b1b8:	47a0      	blx	r4
  UNLOCK_TCPIP_CORE();
 800b1ba:	4630      	mov	r0, r6
 800b1bc:	f007 f8fc 	bl	80123b8 <sys_mutex_unlock>
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 800b1c0:	2000      	movs	r0, #0
 800b1c2:	bd70      	pop	{r4, r5, r6, pc}
 800b1c4:	20012ab8 	.word	0x20012ab8

0800b1c8 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800b1c8:	b530      	push	{r4, r5, lr}
 800b1ca:	b083      	sub	sp, #12
 800b1cc:	4605      	mov	r5, r0
 800b1ce:	460c      	mov	r4, r1
  lwip_init();
 800b1d0:	f000 f84d 	bl	800b26e <lwip_init>

  tcpip_init_done = initfunc;
 800b1d4:	4b13      	ldr	r3, [pc, #76]	; (800b224 <tcpip_init+0x5c>)
 800b1d6:	601d      	str	r5, [r3, #0]
  tcpip_init_done_arg = arg;
 800b1d8:	4b13      	ldr	r3, [pc, #76]	; (800b228 <tcpip_init+0x60>)
 800b1da:	601c      	str	r4, [r3, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800b1dc:	2106      	movs	r1, #6
 800b1de:	4813      	ldr	r0, [pc, #76]	; (800b22c <tcpip_init+0x64>)
 800b1e0:	f007 f82e 	bl	8012240 <sys_mbox_new>
 800b1e4:	b970      	cbnz	r0, 800b204 <tcpip_init+0x3c>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800b1e6:	4812      	ldr	r0, [pc, #72]	; (800b230 <tcpip_init+0x68>)
 800b1e8:	f007 f8d4 	bl	8012394 <sys_mutex_new>
 800b1ec:	b990      	cbnz	r0, 800b214 <tcpip_init+0x4c>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800b1ee:	2318      	movs	r3, #24
 800b1f0:	9300      	str	r3, [sp, #0]
 800b1f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	490e      	ldr	r1, [pc, #56]	; (800b234 <tcpip_init+0x6c>)
 800b1fa:	480f      	ldr	r0, [pc, #60]	; (800b238 <tcpip_init+0x70>)
 800b1fc:	f007 f8e1 	bl	80123c2 <sys_thread_new>
}
 800b200:	b003      	add	sp, #12
 800b202:	bd30      	pop	{r4, r5, pc}
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800b204:	4b0d      	ldr	r3, [pc, #52]	; (800b23c <tcpip_init+0x74>)
 800b206:	f240 2261 	movw	r2, #609	; 0x261
 800b20a:	490d      	ldr	r1, [pc, #52]	; (800b240 <tcpip_init+0x78>)
 800b20c:	480d      	ldr	r0, [pc, #52]	; (800b244 <tcpip_init+0x7c>)
 800b20e:	f007 fa9f 	bl	8012750 <iprintf>
 800b212:	e7e8      	b.n	800b1e6 <tcpip_init+0x1e>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800b214:	4b09      	ldr	r3, [pc, #36]	; (800b23c <tcpip_init+0x74>)
 800b216:	f240 2265 	movw	r2, #613	; 0x265
 800b21a:	490b      	ldr	r1, [pc, #44]	; (800b248 <tcpip_init+0x80>)
 800b21c:	4809      	ldr	r0, [pc, #36]	; (800b244 <tcpip_init+0x7c>)
 800b21e:	f007 fa97 	bl	8012750 <iprintf>
 800b222:	e7e4      	b.n	800b1ee <tcpip_init+0x26>
 800b224:	2000e070 	.word	0x2000e070
 800b228:	2000e074 	.word	0x2000e074
 800b22c:	2000e078 	.word	0x2000e078
 800b230:	20012ab8 	.word	0x20012ab8
 800b234:	0800afdd 	.word	0x0800afdd
 800b238:	08014338 	.word	0x08014338
 800b23c:	08014290 	.word	0x08014290
 800b240:	080142f0 	.word	0x080142f0
 800b244:	08013b24 	.word	0x08013b24
 800b248:	08014314 	.word	0x08014314

0800b24c <lwip_htons>:
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
  return PP_HTONS(n);
 800b24c:	0a03      	lsrs	r3, r0, #8
 800b24e:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
}
 800b252:	b280      	uxth	r0, r0
 800b254:	4770      	bx	lr

0800b256 <lwip_htonl>:
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
  return PP_HTONL(n);
 800b256:	0e03      	lsrs	r3, r0, #24
 800b258:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 800b25c:	0202      	lsls	r2, r0, #8
 800b25e:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
 800b262:	4313      	orrs	r3, r2
 800b264:	0a00      	lsrs	r0, r0, #8
 800b266:	f400 407f 	and.w	r0, r0, #65280	; 0xff00
}
 800b26a:	4318      	orrs	r0, r3
 800b26c:	4770      	bx	lr

0800b26e <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800b26e:	b508      	push	{r3, lr}
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800b270:	f007 f886 	bl	8012380 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800b274:	f000 f80c 	bl	800b290 <mem_init>
  memp_init();
 800b278:	f000 fb0e 	bl	800b898 <memp_init>
  pbuf_init();
  netif_init();
 800b27c:	f000 fbae 	bl	800b9dc <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800b280:	f005 fa08 	bl	8010694 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800b284:	f001 f94a 	bl	800c51c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800b288:	f005 f9a6 	bl	80105d8 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800b28c:	bd08      	pop	{r3, pc}
	...

0800b290 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800b290:	b508      	push	{r3, lr}

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800b292:	4b10      	ldr	r3, [pc, #64]	; (800b2d4 <mem_init+0x44>)
 800b294:	f023 0303 	bic.w	r3, r3, #3
 800b298:	4a0f      	ldr	r2, [pc, #60]	; (800b2d8 <mem_init+0x48>)
 800b29a:	6013      	str	r3, [r2, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
  mem->next = MEM_SIZE_ALIGNED;
 800b29c:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 800b2a0:	8019      	strh	r1, [r3, #0]
  mem->prev = 0;
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800b2a6:	711a      	strb	r2, [r3, #4]
  return (struct mem *)(void *)&ram[ptr];
 800b2a8:	185a      	adds	r2, r3, r1
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800b2aa:	480c      	ldr	r0, [pc, #48]	; (800b2dc <mem_init+0x4c>)
 800b2ac:	6002      	str	r2, [r0, #0]
  ram_end->used = 1;
 800b2ae:	2001      	movs	r0, #1
 800b2b0:	7110      	strb	r0, [r2, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800b2b2:	8011      	strh	r1, [r2, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800b2b4:	8051      	strh	r1, [r2, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800b2b6:	4a0a      	ldr	r2, [pc, #40]	; (800b2e0 <mem_init+0x50>)
 800b2b8:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800b2ba:	480a      	ldr	r0, [pc, #40]	; (800b2e4 <mem_init+0x54>)
 800b2bc:	f007 f86a 	bl	8012394 <sys_mutex_new>
 800b2c0:	b900      	cbnz	r0, 800b2c4 <mem_init+0x34>
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800b2c2:	bd08      	pop	{r3, pc}
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800b2c4:	4b08      	ldr	r3, [pc, #32]	; (800b2e8 <mem_init+0x58>)
 800b2c6:	f240 221f 	movw	r2, #543	; 0x21f
 800b2ca:	4908      	ldr	r1, [pc, #32]	; (800b2ec <mem_init+0x5c>)
 800b2cc:	4808      	ldr	r0, [pc, #32]	; (800b2f0 <mem_init+0x60>)
 800b2ce:	f007 fa3f 	bl	8012750 <iprintf>
}
 800b2d2:	e7f6      	b.n	800b2c2 <mem_init+0x32>
 800b2d4:	20012ad7 	.word	0x20012ad7
 800b2d8:	2000e084 	.word	0x2000e084
 800b2dc:	2000e088 	.word	0x2000e088
 800b2e0:	2000e07c 	.word	0x2000e07c
 800b2e4:	2000e080 	.word	0x2000e080
 800b2e8:	08014348 	.word	0x08014348
 800b2ec:	08014378 	.word	0x08014378
 800b2f0:	08013b24 	.word	0x08013b24

0800b2f4 <mem_free>:
mem_free(void *rmem)
{
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800b2f4:	2800      	cmp	r0, #0
 800b2f6:	f000 80dd 	beq.w	800b4b4 <mem_free+0x1c0>
{
 800b2fa:	b538      	push	{r3, r4, r5, lr}
 800b2fc:	4604      	mov	r4, r0
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800b2fe:	f010 0f03 	tst.w	r0, #3
 800b302:	d117      	bne.n	800b334 <mem_free+0x40>
    return;
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b304:	f1a0 0508 	sub.w	r5, r0, #8

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800b308:	4b6b      	ldr	r3, [pc, #428]	; (800b4b8 <mem_free+0x1c4>)
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	42ab      	cmp	r3, r5
 800b30e:	d805      	bhi.n	800b31c <mem_free+0x28>
 800b310:	f100 030c 	add.w	r3, r0, #12
 800b314:	4a69      	ldr	r2, [pc, #420]	; (800b4bc <mem_free+0x1c8>)
 800b316:	6812      	ldr	r2, [r2, #0]
 800b318:	429a      	cmp	r2, r3
 800b31a:	d217      	bcs.n	800b34c <mem_free+0x58>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800b31c:	4b68      	ldr	r3, [pc, #416]	; (800b4c0 <mem_free+0x1cc>)
 800b31e:	f240 227f 	movw	r2, #639	; 0x27f
 800b322:	4968      	ldr	r1, [pc, #416]	; (800b4c4 <mem_free+0x1d0>)
 800b324:	4868      	ldr	r0, [pc, #416]	; (800b4c8 <mem_free+0x1d4>)
 800b326:	f007 fa13 	bl	8012750 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b32a:	f007 f861 	bl	80123f0 <sys_arch_protect>
 800b32e:	f007 f86b 	bl	8012408 <sys_arch_unprotect>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800b332:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800b334:	4b62      	ldr	r3, [pc, #392]	; (800b4c0 <mem_free+0x1cc>)
 800b336:	f240 2273 	movw	r2, #627	; 0x273
 800b33a:	4964      	ldr	r1, [pc, #400]	; (800b4cc <mem_free+0x1d8>)
 800b33c:	4862      	ldr	r0, [pc, #392]	; (800b4c8 <mem_free+0x1d4>)
 800b33e:	f007 fa07 	bl	8012750 <iprintf>
    MEM_STATS_INC_LOCKED(illegal);
 800b342:	f007 f855 	bl	80123f0 <sys_arch_protect>
 800b346:	f007 f85f 	bl	8012408 <sys_arch_unprotect>
    return;
 800b34a:	e7f2      	b.n	800b332 <mem_free+0x3e>
  LWIP_MEM_FREE_PROTECT();
 800b34c:	4860      	ldr	r0, [pc, #384]	; (800b4d0 <mem_free+0x1dc>)
 800b34e:	f007 f82c 	bl	80123aa <sys_mutex_lock>
  if (!mem->used) {
 800b352:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d05c      	beq.n	800b414 <mem_free+0x120>
  nmem = ptr_to_mem(mem->next);
 800b35a:	f834 3c08 	ldrh.w	r3, [r4, #-8]
  pmem = ptr_to_mem(mem->prev);
 800b35e:	f834 2c06 	ldrh.w	r2, [r4, #-6]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b362:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800b366:	f200 8096 	bhi.w	800b496 <mem_free+0x1a2>
 800b36a:	f5b2 5f20 	cmp.w	r2, #10240	; 0x2800
 800b36e:	f200 8092 	bhi.w	800b496 <mem_free+0x1a2>
  return (mem_size_t)((u8_t *)mem - ram);
 800b372:	4951      	ldr	r1, [pc, #324]	; (800b4b8 <mem_free+0x1c4>)
 800b374:	6809      	ldr	r1, [r1, #0]
 800b376:	1a68      	subs	r0, r5, r1
 800b378:	b280      	uxth	r0, r0
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b37a:	4282      	cmp	r2, r0
 800b37c:	d003      	beq.n	800b386 <mem_free+0x92>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b37e:	5a8a      	ldrh	r2, [r1, r2]
 800b380:	4282      	cmp	r2, r0
 800b382:	f040 8088 	bne.w	800b496 <mem_free+0x1a2>
  return (struct mem *)(void *)&ram[ptr];
 800b386:	440b      	add	r3, r1
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b388:	4a4c      	ldr	r2, [pc, #304]	; (800b4bc <mem_free+0x1c8>)
 800b38a:	6812      	ldr	r2, [r2, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d002      	beq.n	800b396 <mem_free+0xa2>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b390:	885b      	ldrh	r3, [r3, #2]
 800b392:	4283      	cmp	r3, r0
 800b394:	d17f      	bne.n	800b496 <mem_free+0x1a2>
  mem->used = 0;
 800b396:	2300      	movs	r3, #0
 800b398:	f804 3c04 	strb.w	r3, [r4, #-4]
  if (mem < lfree) {
 800b39c:	4b4d      	ldr	r3, [pc, #308]	; (800b4d4 <mem_free+0x1e0>)
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	42ab      	cmp	r3, r5
 800b3a2:	d846      	bhi.n	800b432 <mem_free+0x13e>
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b3a4:	428d      	cmp	r5, r1
 800b3a6:	d347      	bcc.n	800b438 <mem_free+0x144>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b3a8:	4295      	cmp	r5, r2
 800b3aa:	d250      	bcs.n	800b44e <mem_free+0x15a>
  return (struct mem *)(void *)&ram[ptr];
 800b3ac:	4b42      	ldr	r3, [pc, #264]	; (800b4b8 <mem_free+0x1c4>)
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	f834 1c08 	ldrh.w	r1, [r4, #-8]
 800b3b4:	185a      	adds	r2, r3, r1
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800b3b6:	4295      	cmp	r5, r2
 800b3b8:	d013      	beq.n	800b3e2 <mem_free+0xee>
 800b3ba:	7910      	ldrb	r0, [r2, #4]
 800b3bc:	b988      	cbnz	r0, 800b3e2 <mem_free+0xee>
 800b3be:	483f      	ldr	r0, [pc, #252]	; (800b4bc <mem_free+0x1c8>)
 800b3c0:	6800      	ldr	r0, [r0, #0]
 800b3c2:	4290      	cmp	r0, r2
 800b3c4:	d00d      	beq.n	800b3e2 <mem_free+0xee>
    if (lfree == nmem) {
 800b3c6:	4843      	ldr	r0, [pc, #268]	; (800b4d4 <mem_free+0x1e0>)
 800b3c8:	6800      	ldr	r0, [r0, #0]
 800b3ca:	4290      	cmp	r0, r2
 800b3cc:	d05d      	beq.n	800b48a <mem_free+0x196>
    mem->next = nmem->next;
 800b3ce:	5a5a      	ldrh	r2, [r3, r1]
 800b3d0:	f824 2c08 	strh.w	r2, [r4, #-8]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800b3d4:	5a5a      	ldrh	r2, [r3, r1]
 800b3d6:	f5b2 5f20 	cmp.w	r2, #10240	; 0x2800
 800b3da:	d002      	beq.n	800b3e2 <mem_free+0xee>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800b3dc:	441a      	add	r2, r3
  return (mem_size_t)((u8_t *)mem - ram);
 800b3de:	1ae9      	subs	r1, r5, r3
 800b3e0:	8051      	strh	r1, [r2, #2]
  pmem = ptr_to_mem(mem->prev);
 800b3e2:	f834 1c06 	ldrh.w	r1, [r4, #-6]
  return (struct mem *)(void *)&ram[ptr];
 800b3e6:	185a      	adds	r2, r3, r1
  if (pmem != mem && pmem->used == 0) {
 800b3e8:	4295      	cmp	r5, r2
 800b3ea:	d00f      	beq.n	800b40c <mem_free+0x118>
 800b3ec:	7910      	ldrb	r0, [r2, #4]
 800b3ee:	b968      	cbnz	r0, 800b40c <mem_free+0x118>
    if (lfree == mem) {
 800b3f0:	4838      	ldr	r0, [pc, #224]	; (800b4d4 <mem_free+0x1e0>)
 800b3f2:	6800      	ldr	r0, [r0, #0]
 800b3f4:	4285      	cmp	r5, r0
 800b3f6:	d04b      	beq.n	800b490 <mem_free+0x19c>
    pmem->next = mem->next;
 800b3f8:	f834 2c08 	ldrh.w	r2, [r4, #-8]
 800b3fc:	525a      	strh	r2, [r3, r1]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800b3fe:	f834 2c08 	ldrh.w	r2, [r4, #-8]
 800b402:	f5b2 5f20 	cmp.w	r2, #10240	; 0x2800
 800b406:	d001      	beq.n	800b40c <mem_free+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800b408:	4413      	add	r3, r2
 800b40a:	8059      	strh	r1, [r3, #2]
  LWIP_MEM_FREE_UNPROTECT();
 800b40c:	4830      	ldr	r0, [pc, #192]	; (800b4d0 <mem_free+0x1dc>)
 800b40e:	f006 ffd3 	bl	80123b8 <sys_mutex_unlock>
 800b412:	e78e      	b.n	800b332 <mem_free+0x3e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800b414:	4b2a      	ldr	r3, [pc, #168]	; (800b4c0 <mem_free+0x1cc>)
 800b416:	f44f 7223 	mov.w	r2, #652	; 0x28c
 800b41a:	492f      	ldr	r1, [pc, #188]	; (800b4d8 <mem_free+0x1e4>)
 800b41c:	482a      	ldr	r0, [pc, #168]	; (800b4c8 <mem_free+0x1d4>)
 800b41e:	f007 f997 	bl	8012750 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800b422:	482b      	ldr	r0, [pc, #172]	; (800b4d0 <mem_free+0x1dc>)
 800b424:	f006 ffc8 	bl	80123b8 <sys_mutex_unlock>
    MEM_STATS_INC_LOCKED(illegal);
 800b428:	f006 ffe2 	bl	80123f0 <sys_arch_protect>
 800b42c:	f006 ffec 	bl	8012408 <sys_arch_unprotect>
    return;
 800b430:	e77f      	b.n	800b332 <mem_free+0x3e>
    lfree = mem;
 800b432:	4b28      	ldr	r3, [pc, #160]	; (800b4d4 <mem_free+0x1e0>)
 800b434:	601d      	str	r5, [r3, #0]
 800b436:	e7b5      	b.n	800b3a4 <mem_free+0xb0>
  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b438:	4b21      	ldr	r3, [pc, #132]	; (800b4c0 <mem_free+0x1cc>)
 800b43a:	f240 12df 	movw	r2, #479	; 0x1df
 800b43e:	4927      	ldr	r1, [pc, #156]	; (800b4dc <mem_free+0x1e8>)
 800b440:	4821      	ldr	r0, [pc, #132]	; (800b4c8 <mem_free+0x1d4>)
 800b442:	f007 f985 	bl	8012750 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b446:	4b1d      	ldr	r3, [pc, #116]	; (800b4bc <mem_free+0x1c8>)
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	429d      	cmp	r5, r3
 800b44c:	d306      	bcc.n	800b45c <mem_free+0x168>
 800b44e:	4b1c      	ldr	r3, [pc, #112]	; (800b4c0 <mem_free+0x1cc>)
 800b450:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800b454:	4922      	ldr	r1, [pc, #136]	; (800b4e0 <mem_free+0x1ec>)
 800b456:	481c      	ldr	r0, [pc, #112]	; (800b4c8 <mem_free+0x1d4>)
 800b458:	f007 f97a 	bl	8012750 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800b45c:	f814 3c04 	ldrb.w	r3, [r4, #-4]
 800b460:	b133      	cbz	r3, 800b470 <mem_free+0x17c>
 800b462:	4b17      	ldr	r3, [pc, #92]	; (800b4c0 <mem_free+0x1cc>)
 800b464:	f240 12e1 	movw	r2, #481	; 0x1e1
 800b468:	491e      	ldr	r1, [pc, #120]	; (800b4e4 <mem_free+0x1f0>)
 800b46a:	4817      	ldr	r0, [pc, #92]	; (800b4c8 <mem_free+0x1d4>)
 800b46c:	f007 f970 	bl	8012750 <iprintf>
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800b470:	f834 3c08 	ldrh.w	r3, [r4, #-8]
 800b474:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800b478:	d998      	bls.n	800b3ac <mem_free+0xb8>
 800b47a:	4b11      	ldr	r3, [pc, #68]	; (800b4c0 <mem_free+0x1cc>)
 800b47c:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 800b480:	4919      	ldr	r1, [pc, #100]	; (800b4e8 <mem_free+0x1f4>)
 800b482:	4811      	ldr	r0, [pc, #68]	; (800b4c8 <mem_free+0x1d4>)
 800b484:	f007 f964 	bl	8012750 <iprintf>
 800b488:	e790      	b.n	800b3ac <mem_free+0xb8>
      lfree = mem;
 800b48a:	4a12      	ldr	r2, [pc, #72]	; (800b4d4 <mem_free+0x1e0>)
 800b48c:	6015      	str	r5, [r2, #0]
 800b48e:	e79e      	b.n	800b3ce <mem_free+0xda>
      lfree = pmem;
 800b490:	4810      	ldr	r0, [pc, #64]	; (800b4d4 <mem_free+0x1e0>)
 800b492:	6002      	str	r2, [r0, #0]
 800b494:	e7b0      	b.n	800b3f8 <mem_free+0x104>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800b496:	4b0a      	ldr	r3, [pc, #40]	; (800b4c0 <mem_free+0x1cc>)
 800b498:	f240 2295 	movw	r2, #661	; 0x295
 800b49c:	4913      	ldr	r1, [pc, #76]	; (800b4ec <mem_free+0x1f8>)
 800b49e:	480a      	ldr	r0, [pc, #40]	; (800b4c8 <mem_free+0x1d4>)
 800b4a0:	f007 f956 	bl	8012750 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800b4a4:	480a      	ldr	r0, [pc, #40]	; (800b4d0 <mem_free+0x1dc>)
 800b4a6:	f006 ff87 	bl	80123b8 <sys_mutex_unlock>
    MEM_STATS_INC_LOCKED(illegal);
 800b4aa:	f006 ffa1 	bl	80123f0 <sys_arch_protect>
 800b4ae:	f006 ffab 	bl	8012408 <sys_arch_unprotect>
    return;
 800b4b2:	e73e      	b.n	800b332 <mem_free+0x3e>
 800b4b4:	4770      	bx	lr
 800b4b6:	bf00      	nop
 800b4b8:	2000e084 	.word	0x2000e084
 800b4bc:	2000e088 	.word	0x2000e088
 800b4c0:	08014348 	.word	0x08014348
 800b4c4:	080143b8 	.word	0x080143b8
 800b4c8:	08013b24 	.word	0x08013b24
 800b4cc:	08014394 	.word	0x08014394
 800b4d0:	2000e080 	.word	0x2000e080
 800b4d4:	2000e07c 	.word	0x2000e07c
 800b4d8:	080143d4 	.word	0x080143d4
 800b4dc:	080143fc 	.word	0x080143fc
 800b4e0:	08014414 	.word	0x08014414
 800b4e4:	08014430 	.word	0x08014430
 800b4e8:	0801444c 	.word	0x0801444c
 800b4ec:	08014478 	.word	0x08014478

0800b4f0 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800b4f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800b4f4:	1ccb      	adds	r3, r1, #3
 800b4f6:	f023 0303 	bic.w	r3, r3, #3
 800b4fa:	b29b      	uxth	r3, r3
  if (newsize < MIN_SIZE_ALIGNED) {
 800b4fc:	461d      	mov	r5, r3
 800b4fe:	2b0c      	cmp	r3, #12
 800b500:	bf38      	it	cc
 800b502:	250c      	movcc	r5, #12
    newsize = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800b504:	428d      	cmp	r5, r1
 800b506:	f0c0 809f 	bcc.w	800b648 <mem_trim+0x158>
 800b50a:	4604      	mov	r4, r0
 800b50c:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800b510:	f200 809a 	bhi.w	800b648 <mem_trim+0x158>
    return NULL;
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800b514:	4b4e      	ldr	r3, [pc, #312]	; (800b650 <mem_trim+0x160>)
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	4283      	cmp	r3, r0
 800b51a:	d803      	bhi.n	800b524 <mem_trim+0x34>
 800b51c:	4a4d      	ldr	r2, [pc, #308]	; (800b654 <mem_trim+0x164>)
 800b51e:	6812      	ldr	r2, [r2, #0]
 800b520:	4282      	cmp	r2, r0
 800b522:	d815      	bhi.n	800b550 <mem_trim+0x60>
 800b524:	4b4c      	ldr	r3, [pc, #304]	; (800b658 <mem_trim+0x168>)
 800b526:	f240 22d1 	movw	r2, #721	; 0x2d1
 800b52a:	494c      	ldr	r1, [pc, #304]	; (800b65c <mem_trim+0x16c>)
 800b52c:	484c      	ldr	r0, [pc, #304]	; (800b660 <mem_trim+0x170>)
 800b52e:	f007 f90f 	bl	8012750 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800b532:	4b47      	ldr	r3, [pc, #284]	; (800b650 <mem_trim+0x160>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	42a3      	cmp	r3, r4
 800b538:	d803      	bhi.n	800b542 <mem_trim+0x52>
 800b53a:	4a46      	ldr	r2, [pc, #280]	; (800b654 <mem_trim+0x164>)
 800b53c:	6812      	ldr	r2, [r2, #0]
 800b53e:	42a2      	cmp	r2, r4
 800b540:	d806      	bhi.n	800b550 <mem_trim+0x60>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b542:	f006 ff55 	bl	80123f0 <sys_arch_protect>
 800b546:	f006 ff5f 	bl	8012408 <sys_arch_unprotect>
    return rmem;
 800b54a:	4620      	mov	r0, r4
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
}
 800b54c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b550:	f1a4 0708 	sub.w	r7, r4, #8
  return (mem_size_t)((u8_t *)mem - ram);
 800b554:	1afb      	subs	r3, r7, r3
 800b556:	b29f      	uxth	r7, r3
  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800b558:	f834 6c08 	ldrh.w	r6, [r4, #-8]
 800b55c:	3e08      	subs	r6, #8
 800b55e:	1bf6      	subs	r6, r6, r7
 800b560:	b2b6      	uxth	r6, r6
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800b562:	42b5      	cmp	r5, r6
 800b564:	d82f      	bhi.n	800b5c6 <mem_trim+0xd6>
  if (newsize == size) {
 800b566:	42b5      	cmp	r5, r6
 800b568:	d070      	beq.n	800b64c <mem_trim+0x15c>
  LWIP_MEM_FREE_PROTECT();
 800b56a:	483e      	ldr	r0, [pc, #248]	; (800b664 <mem_trim+0x174>)
 800b56c:	f006 ff1d 	bl	80123aa <sys_mutex_lock>
  mem2 = ptr_to_mem(mem->next);
 800b570:	f834 8c08 	ldrh.w	r8, [r4, #-8]
  return (struct mem *)(void *)&ram[ptr];
 800b574:	4b36      	ldr	r3, [pc, #216]	; (800b650 <mem_trim+0x160>)
 800b576:	f8d3 a000 	ldr.w	sl, [r3]
 800b57a:	eb0a 0908 	add.w	r9, sl, r8
  if (mem2->used == 0) {
 800b57e:	f899 3004 	ldrb.w	r3, [r9, #4]
 800b582:	2b00      	cmp	r3, #0
 800b584:	d136      	bne.n	800b5f4 <mem_trim+0x104>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b586:	f5b8 5f20 	cmp.w	r8, #10240	; 0x2800
 800b58a:	d025      	beq.n	800b5d8 <mem_trim+0xe8>
    next = mem2->next;
 800b58c:	f83a 1008 	ldrh.w	r1, [sl, r8]
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b590:	3508      	adds	r5, #8
 800b592:	443d      	add	r5, r7
 800b594:	b2ad      	uxth	r5, r5
    if (lfree == mem2) {
 800b596:	4b34      	ldr	r3, [pc, #208]	; (800b668 <mem_trim+0x178>)
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	454b      	cmp	r3, r9
 800b59c:	d024      	beq.n	800b5e8 <mem_trim+0xf8>
  return (struct mem *)(void *)&ram[ptr];
 800b59e:	4b2c      	ldr	r3, [pc, #176]	; (800b650 <mem_trim+0x160>)
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	195a      	adds	r2, r3, r5
    mem2->used = 0;
 800b5a4:	2000      	movs	r0, #0
 800b5a6:	7110      	strb	r0, [r2, #4]
    mem2->next = next;
 800b5a8:	5359      	strh	r1, [r3, r5]
    mem2->prev = ptr;
 800b5aa:	8057      	strh	r7, [r2, #2]
    mem->next = ptr2;
 800b5ac:	f824 5c08 	strh.w	r5, [r4, #-8]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b5b0:	5b5a      	ldrh	r2, [r3, r5]
 800b5b2:	f5b2 5f20 	cmp.w	r2, #10240	; 0x2800
 800b5b6:	d001      	beq.n	800b5bc <mem_trim+0xcc>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b5b8:	4413      	add	r3, r2
 800b5ba:	805d      	strh	r5, [r3, #2]
  LWIP_MEM_FREE_UNPROTECT();
 800b5bc:	4829      	ldr	r0, [pc, #164]	; (800b664 <mem_trim+0x174>)
 800b5be:	f006 fefb 	bl	80123b8 <sys_mutex_unlock>
  return rmem;
 800b5c2:	4620      	mov	r0, r4
 800b5c4:	e7c2      	b.n	800b54c <mem_trim+0x5c>
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800b5c6:	4b24      	ldr	r3, [pc, #144]	; (800b658 <mem_trim+0x168>)
 800b5c8:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 800b5cc:	4927      	ldr	r1, [pc, #156]	; (800b66c <mem_trim+0x17c>)
 800b5ce:	4824      	ldr	r0, [pc, #144]	; (800b660 <mem_trim+0x170>)
 800b5d0:	f007 f8be 	bl	8012750 <iprintf>
    return NULL;
 800b5d4:	2000      	movs	r0, #0
 800b5d6:	e7b9      	b.n	800b54c <mem_trim+0x5c>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b5d8:	4b1f      	ldr	r3, [pc, #124]	; (800b658 <mem_trim+0x168>)
 800b5da:	f240 22f5 	movw	r2, #757	; 0x2f5
 800b5de:	4924      	ldr	r1, [pc, #144]	; (800b670 <mem_trim+0x180>)
 800b5e0:	481f      	ldr	r0, [pc, #124]	; (800b660 <mem_trim+0x170>)
 800b5e2:	f007 f8b5 	bl	8012750 <iprintf>
 800b5e6:	e7d1      	b.n	800b58c <mem_trim+0x9c>
  return (struct mem *)(void *)&ram[ptr];
 800b5e8:	4b19      	ldr	r3, [pc, #100]	; (800b650 <mem_trim+0x160>)
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	442b      	add	r3, r5
      lfree = ptr_to_mem(ptr2);
 800b5ee:	4a1e      	ldr	r2, [pc, #120]	; (800b668 <mem_trim+0x178>)
 800b5f0:	6013      	str	r3, [r2, #0]
 800b5f2:	e7d4      	b.n	800b59e <mem_trim+0xae>
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800b5f4:	f105 0314 	add.w	r3, r5, #20
 800b5f8:	42b3      	cmp	r3, r6
 800b5fa:	d8df      	bhi.n	800b5bc <mem_trim+0xcc>
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b5fc:	3508      	adds	r5, #8
 800b5fe:	443d      	add	r5, r7
 800b600:	b2ad      	uxth	r5, r5
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b602:	f5b8 5f20 	cmp.w	r8, #10240	; 0x2800
 800b606:	d017      	beq.n	800b638 <mem_trim+0x148>
  return (struct mem *)(void *)&ram[ptr];
 800b608:	4b11      	ldr	r3, [pc, #68]	; (800b650 <mem_trim+0x160>)
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	195a      	adds	r2, r3, r5
    if (mem2 < lfree) {
 800b60e:	4916      	ldr	r1, [pc, #88]	; (800b668 <mem_trim+0x178>)
 800b610:	6809      	ldr	r1, [r1, #0]
 800b612:	4291      	cmp	r1, r2
 800b614:	d901      	bls.n	800b61a <mem_trim+0x12a>
      lfree = mem2;
 800b616:	4914      	ldr	r1, [pc, #80]	; (800b668 <mem_trim+0x178>)
 800b618:	600a      	str	r2, [r1, #0]
    mem2->used = 0;
 800b61a:	2100      	movs	r1, #0
 800b61c:	7111      	strb	r1, [r2, #4]
    mem2->next = mem->next;
 800b61e:	f834 1c08 	ldrh.w	r1, [r4, #-8]
 800b622:	5359      	strh	r1, [r3, r5]
    mem2->prev = ptr;
 800b624:	8057      	strh	r7, [r2, #2]
    mem->next = ptr2;
 800b626:	f824 5c08 	strh.w	r5, [r4, #-8]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b62a:	5b5a      	ldrh	r2, [r3, r5]
 800b62c:	f5b2 5f20 	cmp.w	r2, #10240	; 0x2800
 800b630:	d0c4      	beq.n	800b5bc <mem_trim+0xcc>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b632:	4413      	add	r3, r2
 800b634:	805d      	strh	r5, [r3, #2]
 800b636:	e7c1      	b.n	800b5bc <mem_trim+0xcc>
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b638:	4b07      	ldr	r3, [pc, #28]	; (800b658 <mem_trim+0x168>)
 800b63a:	f240 3216 	movw	r2, #790	; 0x316
 800b63e:	490c      	ldr	r1, [pc, #48]	; (800b670 <mem_trim+0x180>)
 800b640:	4807      	ldr	r0, [pc, #28]	; (800b660 <mem_trim+0x170>)
 800b642:	f007 f885 	bl	8012750 <iprintf>
 800b646:	e7df      	b.n	800b608 <mem_trim+0x118>
    return NULL;
 800b648:	2000      	movs	r0, #0
 800b64a:	e77f      	b.n	800b54c <mem_trim+0x5c>
    return rmem;
 800b64c:	4620      	mov	r0, r4
 800b64e:	e77d      	b.n	800b54c <mem_trim+0x5c>
 800b650:	2000e084 	.word	0x2000e084
 800b654:	2000e088 	.word	0x2000e088
 800b658:	08014348 	.word	0x08014348
 800b65c:	080144ac 	.word	0x080144ac
 800b660:	08013b24 	.word	0x08013b24
 800b664:	2000e080 	.word	0x2000e080
 800b668:	2000e07c 	.word	0x2000e07c
 800b66c:	080144c4 	.word	0x080144c4
 800b670:	080144e4 	.word	0x080144e4

0800b674 <mem_malloc>:
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800b674:	2800      	cmp	r0, #0
 800b676:	f000 809c 	beq.w	800b7b2 <mem_malloc+0x13e>
{
 800b67a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    return NULL;
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800b67c:	1cc3      	adds	r3, r0, #3
 800b67e:	f023 0303 	bic.w	r3, r3, #3
 800b682:	b29b      	uxth	r3, r3
  if (size < MIN_SIZE_ALIGNED) {
 800b684:	461e      	mov	r6, r3
 800b686:	2b0c      	cmp	r3, #12
 800b688:	bf38      	it	cc
 800b68a:	260c      	movcc	r6, #12
    size = MIN_SIZE_ALIGNED;
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800b68c:	4286      	cmp	r6, r0
 800b68e:	f0c0 8092 	bcc.w	800b7b6 <mem_malloc+0x142>
 800b692:	f5b3 5f20 	cmp.w	r3, #10240	; 0x2800
 800b696:	f200 808e 	bhi.w	800b7b6 <mem_malloc+0x142>
    return NULL;
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800b69a:	4849      	ldr	r0, [pc, #292]	; (800b7c0 <mem_malloc+0x14c>)
 800b69c:	f006 fe85 	bl	80123aa <sys_mutex_lock>
  return (mem_size_t)((u8_t *)mem - ram);
 800b6a0:	4b48      	ldr	r3, [pc, #288]	; (800b7c4 <mem_malloc+0x150>)
 800b6a2:	6819      	ldr	r1, [r3, #0]
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b6a4:	4b48      	ldr	r3, [pc, #288]	; (800b7c8 <mem_malloc+0x154>)
  return (mem_size_t)((u8_t *)mem - ram);
 800b6a6:	681c      	ldr	r4, [r3, #0]
 800b6a8:	1a64      	subs	r4, r4, r1
 800b6aa:	b2a4      	uxth	r4, r4
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b6ac:	4623      	mov	r3, r4
 800b6ae:	4637      	mov	r7, r6
 800b6b0:	f5c6 5020 	rsb	r0, r6, #10240	; 0x2800
 800b6b4:	42a0      	cmp	r0, r4
 800b6b6:	d977      	bls.n	800b7a8 <mem_malloc+0x134>
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800b6b8:	f06f 0c07 	mvn.w	ip, #7
 800b6bc:	e039      	b.n	800b732 <mem_malloc+0xbe>
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800b6be:	4b43      	ldr	r3, [pc, #268]	; (800b7cc <mem_malloc+0x158>)
 800b6c0:	f240 3287 	movw	r2, #903	; 0x387
 800b6c4:	4942      	ldr	r1, [pc, #264]	; (800b7d0 <mem_malloc+0x15c>)
 800b6c6:	4843      	ldr	r0, [pc, #268]	; (800b7d4 <mem_malloc+0x160>)
 800b6c8:	f007 f842 	bl	8012750 <iprintf>
 800b6cc:	e046      	b.n	800b75c <mem_malloc+0xe8>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800b6ce:	2301      	movs	r3, #1
 800b6d0:	712b      	strb	r3, [r5, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800b6d2:	4b3d      	ldr	r3, [pc, #244]	; (800b7c8 <mem_malloc+0x154>)
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	42ab      	cmp	r3, r5
 800b6d8:	d057      	beq.n	800b78a <mem_malloc+0x116>
          }
          lfree = cur;
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800b6da:	4839      	ldr	r0, [pc, #228]	; (800b7c0 <mem_malloc+0x14c>)
 800b6dc:	f006 fe6c 	bl	80123b8 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800b6e0:	3608      	adds	r6, #8
 800b6e2:	442e      	add	r6, r5
 800b6e4:	4b3c      	ldr	r3, [pc, #240]	; (800b7d8 <mem_malloc+0x164>)
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	42b3      	cmp	r3, r6
 800b6ea:	d305      	bcc.n	800b6f8 <mem_malloc+0x84>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800b6ec:	f015 0f03 	tst.w	r5, #3
 800b6f0:	d10a      	bne.n	800b708 <mem_malloc+0x94>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800b6f2:	f105 0008 	add.w	r0, r5, #8
 800b6f6:	e05b      	b.n	800b7b0 <mem_malloc+0x13c>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800b6f8:	4b34      	ldr	r3, [pc, #208]	; (800b7cc <mem_malloc+0x158>)
 800b6fa:	f240 32b9 	movw	r2, #953	; 0x3b9
 800b6fe:	4937      	ldr	r1, [pc, #220]	; (800b7dc <mem_malloc+0x168>)
 800b700:	4834      	ldr	r0, [pc, #208]	; (800b7d4 <mem_malloc+0x160>)
 800b702:	f007 f825 	bl	8012750 <iprintf>
 800b706:	e7f1      	b.n	800b6ec <mem_malloc+0x78>
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800b708:	4e30      	ldr	r6, [pc, #192]	; (800b7cc <mem_malloc+0x158>)
 800b70a:	4c32      	ldr	r4, [pc, #200]	; (800b7d4 <mem_malloc+0x160>)
 800b70c:	4633      	mov	r3, r6
 800b70e:	f240 32bb 	movw	r2, #955	; 0x3bb
 800b712:	4933      	ldr	r1, [pc, #204]	; (800b7e0 <mem_malloc+0x16c>)
 800b714:	4620      	mov	r0, r4
 800b716:	f007 f81b 	bl	8012750 <iprintf>
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800b71a:	4633      	mov	r3, r6
 800b71c:	f240 32bd 	movw	r2, #957	; 0x3bd
 800b720:	4930      	ldr	r1, [pc, #192]	; (800b7e4 <mem_malloc+0x170>)
 800b722:	4620      	mov	r0, r4
 800b724:	f007 f814 	bl	8012750 <iprintf>
 800b728:	e7e3      	b.n	800b6f2 <mem_malloc+0x7e>
         ptr = ptr_to_mem(ptr)->next) {
 800b72a:	882c      	ldrh	r4, [r5, #0]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b72c:	4623      	mov	r3, r4
 800b72e:	42a0      	cmp	r0, r4
 800b730:	d93a      	bls.n	800b7a8 <mem_malloc+0x134>
  return (struct mem *)(void *)&ram[ptr];
 800b732:	18cd      	adds	r5, r1, r3
      if ((!mem->used) &&
 800b734:	792a      	ldrb	r2, [r5, #4]
 800b736:	2a00      	cmp	r2, #0
 800b738:	d1f7      	bne.n	800b72a <mem_malloc+0xb6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800b73a:	5aca      	ldrh	r2, [r1, r3]
 800b73c:	ebac 0303 	sub.w	r3, ip, r3
 800b740:	4413      	add	r3, r2
      if ((!mem->used) &&
 800b742:	42bb      	cmp	r3, r7
 800b744:	d3f1      	bcc.n	800b72a <mem_malloc+0xb6>
        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800b746:	f106 0214 	add.w	r2, r6, #20
 800b74a:	4293      	cmp	r3, r2
 800b74c:	d3bf      	bcc.n	800b6ce <mem_malloc+0x5a>
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800b74e:	f106 0708 	add.w	r7, r6, #8
 800b752:	4427      	add	r7, r4
 800b754:	b2bf      	uxth	r7, r7
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800b756:	f5b7 5f20 	cmp.w	r7, #10240	; 0x2800
 800b75a:	d0b0      	beq.n	800b6be <mem_malloc+0x4a>
  return (struct mem *)(void *)&ram[ptr];
 800b75c:	4b19      	ldr	r3, [pc, #100]	; (800b7c4 <mem_malloc+0x150>)
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	19da      	adds	r2, r3, r7
          mem2->used = 0;
 800b762:	2100      	movs	r1, #0
 800b764:	7111      	strb	r1, [r2, #4]
          mem2->next = mem->next;
 800b766:	8829      	ldrh	r1, [r5, #0]
 800b768:	53d9      	strh	r1, [r3, r7]
          mem2->prev = ptr;
 800b76a:	8054      	strh	r4, [r2, #2]
          mem->next = ptr2;
 800b76c:	802f      	strh	r7, [r5, #0]
          mem->used = 1;
 800b76e:	2201      	movs	r2, #1
 800b770:	712a      	strb	r2, [r5, #4]
          if (mem2->next != MEM_SIZE_ALIGNED) {
 800b772:	5bda      	ldrh	r2, [r3, r7]
 800b774:	f5b2 5f20 	cmp.w	r2, #10240	; 0x2800
 800b778:	d0ab      	beq.n	800b6d2 <mem_malloc+0x5e>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800b77a:	4413      	add	r3, r2
 800b77c:	805f      	strh	r7, [r3, #2]
        if (mem == lfree) {
 800b77e:	4b12      	ldr	r3, [pc, #72]	; (800b7c8 <mem_malloc+0x154>)
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	42ab      	cmp	r3, r5
 800b784:	d1a9      	bne.n	800b6da <mem_malloc+0x66>
          while (cur->used && cur != ram_end) {
 800b786:	792b      	ldrb	r3, [r5, #4]
 800b788:	b1bb      	cbz	r3, 800b7ba <mem_malloc+0x146>
 800b78a:	4b13      	ldr	r3, [pc, #76]	; (800b7d8 <mem_malloc+0x164>)
 800b78c:	6819      	ldr	r1, [r3, #0]
  return (struct mem *)(void *)&ram[ptr];
 800b78e:	4b0d      	ldr	r3, [pc, #52]	; (800b7c4 <mem_malloc+0x150>)
 800b790:	6818      	ldr	r0, [r3, #0]
 800b792:	462b      	mov	r3, r5
          while (cur->used && cur != ram_end) {
 800b794:	4299      	cmp	r1, r3
 800b796:	d004      	beq.n	800b7a2 <mem_malloc+0x12e>
  return (struct mem *)(void *)&ram[ptr];
 800b798:	881b      	ldrh	r3, [r3, #0]
 800b79a:	4403      	add	r3, r0
          while (cur->used && cur != ram_end) {
 800b79c:	791a      	ldrb	r2, [r3, #4]
 800b79e:	2a00      	cmp	r2, #0
 800b7a0:	d1f8      	bne.n	800b794 <mem_malloc+0x120>
          lfree = cur;
 800b7a2:	4a09      	ldr	r2, [pc, #36]	; (800b7c8 <mem_malloc+0x154>)
 800b7a4:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800b7a6:	e798      	b.n	800b6da <mem_malloc+0x66>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800b7a8:	4805      	ldr	r0, [pc, #20]	; (800b7c0 <mem_malloc+0x14c>)
 800b7aa:	f006 fe05 	bl	80123b8 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800b7ae:	2000      	movs	r0, #0
}
 800b7b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return NULL;
 800b7b2:	2000      	movs	r0, #0
}
 800b7b4:	4770      	bx	lr
    return NULL;
 800b7b6:	2000      	movs	r0, #0
 800b7b8:	e7fa      	b.n	800b7b0 <mem_malloc+0x13c>
  return (struct mem *)(void *)&ram[ptr];
 800b7ba:	462b      	mov	r3, r5
 800b7bc:	e7f1      	b.n	800b7a2 <mem_malloc+0x12e>
 800b7be:	bf00      	nop
 800b7c0:	2000e080 	.word	0x2000e080
 800b7c4:	2000e084 	.word	0x2000e084
 800b7c8:	2000e07c 	.word	0x2000e07c
 800b7cc:	08014348 	.word	0x08014348
 800b7d0:	080144e4 	.word	0x080144e4
 800b7d4:	08013b24 	.word	0x08013b24
 800b7d8:	2000e088 	.word	0x2000e088
 800b7dc:	080144f8 	.word	0x080144f8
 800b7e0:	08014528 	.word	0x08014528
 800b7e4:	08014558 	.word	0x08014558

0800b7e8 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800b7e8:	b538      	push	{r3, r4, r5, lr}
 800b7ea:	4604      	mov	r4, r0

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800b7ec:	f006 fe00 	bl	80123f0 <sys_arch_protect>
 800b7f0:	4605      	mov	r5, r0

  memp = *desc->tab;
 800b7f2:	68a3      	ldr	r3, [r4, #8]
 800b7f4:	681c      	ldr	r4, [r3, #0]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800b7f6:	b18c      	cbz	r4, 800b81c <do_memp_malloc_pool+0x34>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800b7f8:	6822      	ldr	r2, [r4, #0]
 800b7fa:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800b7fc:	f014 0f03 	tst.w	r4, #3
 800b800:	d104      	bne.n	800b80c <do_memp_malloc_pool+0x24>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800b802:	4628      	mov	r0, r5
 800b804:	f006 fe00 	bl	8012408 <sys_arch_unprotect>
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
}
 800b808:	4620      	mov	r0, r4
 800b80a:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800b80c:	4b05      	ldr	r3, [pc, #20]	; (800b824 <do_memp_malloc_pool+0x3c>)
 800b80e:	f44f 728c 	mov.w	r2, #280	; 0x118
 800b812:	4905      	ldr	r1, [pc, #20]	; (800b828 <do_memp_malloc_pool+0x40>)
 800b814:	4805      	ldr	r0, [pc, #20]	; (800b82c <do_memp_malloc_pool+0x44>)
 800b816:	f006 ff9b 	bl	8012750 <iprintf>
 800b81a:	e7f2      	b.n	800b802 <do_memp_malloc_pool+0x1a>
    SYS_ARCH_UNPROTECT(old_level);
 800b81c:	f006 fdf4 	bl	8012408 <sys_arch_unprotect>
  return NULL;
 800b820:	e7f2      	b.n	800b808 <do_memp_malloc_pool+0x20>
 800b822:	bf00      	nop
 800b824:	0801457c 	.word	0x0801457c
 800b828:	080145ac 	.word	0x080145ac
 800b82c:	08013b24 	.word	0x08013b24

0800b830 <do_memp_free_pool>:
  return memp;
}

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800b830:	b538      	push	{r3, r4, r5, lr}
 800b832:	4605      	mov	r5, r0
 800b834:	460c      	mov	r4, r1
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800b836:	f011 0f03 	tst.w	r1, #3
 800b83a:	d109      	bne.n	800b850 <do_memp_free_pool+0x20>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);

  SYS_ARCH_PROTECT(old_level);
 800b83c:	f006 fdd8 	bl	80123f0 <sys_arch_protect>
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800b840:	68ab      	ldr	r3, [r5, #8]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	6023      	str	r3, [r4, #0]
  *desc->tab = memp;
 800b846:	68ab      	ldr	r3, [r5, #8]
 800b848:	601c      	str	r4, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800b84a:	f006 fddd 	bl	8012408 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800b84e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("memp_free: mem properly aligned",
 800b850:	4b03      	ldr	r3, [pc, #12]	; (800b860 <do_memp_free_pool+0x30>)
 800b852:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800b856:	4903      	ldr	r1, [pc, #12]	; (800b864 <do_memp_free_pool+0x34>)
 800b858:	4803      	ldr	r0, [pc, #12]	; (800b868 <do_memp_free_pool+0x38>)
 800b85a:	f006 ff79 	bl	8012750 <iprintf>
 800b85e:	e7ed      	b.n	800b83c <do_memp_free_pool+0xc>
 800b860:	0801457c 	.word	0x0801457c
 800b864:	080145d0 	.word	0x080145d0
 800b868:	08013b24 	.word	0x08013b24

0800b86c <memp_init_pool>:
  *desc->tab = NULL;
 800b86c:	6883      	ldr	r3, [r0, #8]
 800b86e:	2200      	movs	r2, #0
 800b870:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800b872:	6843      	ldr	r3, [r0, #4]
 800b874:	3303      	adds	r3, #3
 800b876:	f023 0303 	bic.w	r3, r3, #3
  for (i = 0; i < desc->num; ++i) {
 800b87a:	8842      	ldrh	r2, [r0, #2]
 800b87c:	b15a      	cbz	r2, 800b896 <memp_init_pool+0x2a>
 800b87e:	2200      	movs	r2, #0
    memp->next = *desc->tab;
 800b880:	6881      	ldr	r1, [r0, #8]
 800b882:	6809      	ldr	r1, [r1, #0]
 800b884:	6019      	str	r1, [r3, #0]
    *desc->tab = memp;
 800b886:	6881      	ldr	r1, [r0, #8]
 800b888:	600b      	str	r3, [r1, #0]
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800b88a:	8801      	ldrh	r1, [r0, #0]
 800b88c:	440b      	add	r3, r1
  for (i = 0; i < desc->num; ++i) {
 800b88e:	3201      	adds	r2, #1
 800b890:	8841      	ldrh	r1, [r0, #2]
 800b892:	4291      	cmp	r1, r2
 800b894:	dcf4      	bgt.n	800b880 <memp_init_pool+0x14>
}
 800b896:	4770      	bx	lr

0800b898 <memp_init>:
{
 800b898:	b538      	push	{r3, r4, r5, lr}
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b89a:	4c05      	ldr	r4, [pc, #20]	; (800b8b0 <memp_init+0x18>)
 800b89c:	f104 0534 	add.w	r5, r4, #52	; 0x34
    memp_init_pool(memp_pools[i]);
 800b8a0:	f854 0b04 	ldr.w	r0, [r4], #4
 800b8a4:	f7ff ffe2 	bl	800b86c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b8a8:	42ac      	cmp	r4, r5
 800b8aa:	d1f9      	bne.n	800b8a0 <memp_init+0x8>
}
 800b8ac:	bd38      	pop	{r3, r4, r5, pc}
 800b8ae:	bf00      	nop
 800b8b0:	080146c8 	.word	0x080146c8

0800b8b4 <memp_malloc>:
{
 800b8b4:	b508      	push	{r3, lr}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800b8b6:	280c      	cmp	r0, #12
 800b8b8:	d805      	bhi.n	800b8c6 <memp_malloc+0x12>
  memp = do_memp_malloc_pool(memp_pools[type]);
 800b8ba:	4b07      	ldr	r3, [pc, #28]	; (800b8d8 <memp_malloc+0x24>)
 800b8bc:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800b8c0:	f7ff ff92 	bl	800b7e8 <do_memp_malloc_pool>
}
 800b8c4:	bd08      	pop	{r3, pc}
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800b8c6:	4b05      	ldr	r3, [pc, #20]	; (800b8dc <memp_malloc+0x28>)
 800b8c8:	f240 1257 	movw	r2, #343	; 0x157
 800b8cc:	4904      	ldr	r1, [pc, #16]	; (800b8e0 <memp_malloc+0x2c>)
 800b8ce:	4805      	ldr	r0, [pc, #20]	; (800b8e4 <memp_malloc+0x30>)
 800b8d0:	f006 ff3e 	bl	8012750 <iprintf>
 800b8d4:	2000      	movs	r0, #0
 800b8d6:	e7f5      	b.n	800b8c4 <memp_malloc+0x10>
 800b8d8:	080146c8 	.word	0x080146c8
 800b8dc:	0801457c 	.word	0x0801457c
 800b8e0:	080145f0 	.word	0x080145f0
 800b8e4:	08013b24 	.word	0x08013b24

0800b8e8 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800b8e8:	b508      	push	{r3, lr}
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800b8ea:	280c      	cmp	r0, #12
 800b8ec:	d806      	bhi.n	800b8fc <memp_free+0x14>

  if (mem == NULL) {
 800b8ee:	b121      	cbz	r1, 800b8fa <memp_free+0x12>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800b8f0:	4b06      	ldr	r3, [pc, #24]	; (800b90c <memp_free+0x24>)
 800b8f2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800b8f6:	f7ff ff9b 	bl	800b830 <do_memp_free_pool>
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800b8fa:	bd08      	pop	{r3, pc}
  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800b8fc:	4b04      	ldr	r3, [pc, #16]	; (800b910 <memp_free+0x28>)
 800b8fe:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 800b902:	4904      	ldr	r1, [pc, #16]	; (800b914 <memp_free+0x2c>)
 800b904:	4804      	ldr	r0, [pc, #16]	; (800b918 <memp_free+0x30>)
 800b906:	f006 ff23 	bl	8012750 <iprintf>
 800b90a:	e7f6      	b.n	800b8fa <memp_free+0x12>
 800b90c:	080146c8 	.word	0x080146c8
 800b910:	0801457c 	.word	0x0801457c
 800b914:	08014610 	.word	0x08014610
 800b918:	08013b24 	.word	0x08013b24

0800b91c <netif_null_output_ip4>:
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
}
 800b91c:	f06f 000b 	mvn.w	r0, #11
 800b920:	4770      	bx	lr
	...

0800b924 <netif_issue_reports>:
{
 800b924:	b538      	push	{r3, r4, r5, lr}
 800b926:	460c      	mov	r4, r1
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800b928:	4605      	mov	r5, r0
 800b92a:	b170      	cbz	r0, 800b94a <netif_issue_reports+0x26>
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800b92c:	f895 302d 	ldrb.w	r3, [r5, #45]	; 0x2d
 800b930:	f003 0205 	and.w	r2, r3, #5
 800b934:	2a05      	cmp	r2, #5
 800b936:	d107      	bne.n	800b948 <netif_issue_reports+0x24>
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800b938:	f014 0f01 	tst.w	r4, #1
 800b93c:	d004      	beq.n	800b948 <netif_issue_reports+0x24>
 800b93e:	686a      	ldr	r2, [r5, #4]
 800b940:	b112      	cbz	r2, 800b948 <netif_issue_reports+0x24>
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800b942:	f013 0f08 	tst.w	r3, #8
 800b946:	d108      	bne.n	800b95a <netif_issue_reports+0x36>
}
 800b948:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800b94a:	4b06      	ldr	r3, [pc, #24]	; (800b964 <netif_issue_reports+0x40>)
 800b94c:	f240 326d 	movw	r2, #877	; 0x36d
 800b950:	4905      	ldr	r1, [pc, #20]	; (800b968 <netif_issue_reports+0x44>)
 800b952:	4806      	ldr	r0, [pc, #24]	; (800b96c <netif_issue_reports+0x48>)
 800b954:	f006 fefc 	bl	8012750 <iprintf>
 800b958:	e7e8      	b.n	800b92c <netif_issue_reports+0x8>
      etharp_gratuitous(netif);
 800b95a:	1d29      	adds	r1, r5, #4
 800b95c:	4628      	mov	r0, r5
 800b95e:	f005 fa7f 	bl	8010e60 <etharp_request>
 800b962:	e7f1      	b.n	800b948 <netif_issue_reports+0x24>
 800b964:	080146fc 	.word	0x080146fc
 800b968:	08014730 	.word	0x08014730
 800b96c:	08013b24 	.word	0x08013b24

0800b970 <netif_do_set_ipaddr>:
{
 800b970:	b570      	push	{r4, r5, r6, lr}
 800b972:	b082      	sub	sp, #8
 800b974:	4605      	mov	r5, r0
 800b976:	4614      	mov	r4, r2
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800b978:	460e      	mov	r6, r1
 800b97a:	b139      	cbz	r1, 800b98c <netif_do_set_ipaddr+0x1c>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800b97c:	b174      	cbz	r4, 800b99c <netif_do_set_ipaddr+0x2c>
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800b97e:	686b      	ldr	r3, [r5, #4]
 800b980:	6832      	ldr	r2, [r6, #0]
 800b982:	429a      	cmp	r2, r3
 800b984:	d112      	bne.n	800b9ac <netif_do_set_ipaddr+0x3c>
  return 0; /* address unchanged */
 800b986:	2000      	movs	r0, #0
}
 800b988:	b002      	add	sp, #8
 800b98a:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800b98c:	4b10      	ldr	r3, [pc, #64]	; (800b9d0 <netif_do_set_ipaddr+0x60>)
 800b98e:	f240 12cb 	movw	r2, #459	; 0x1cb
 800b992:	4910      	ldr	r1, [pc, #64]	; (800b9d4 <netif_do_set_ipaddr+0x64>)
 800b994:	4810      	ldr	r0, [pc, #64]	; (800b9d8 <netif_do_set_ipaddr+0x68>)
 800b996:	f006 fedb 	bl	8012750 <iprintf>
 800b99a:	e7ef      	b.n	800b97c <netif_do_set_ipaddr+0xc>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800b99c:	4b0c      	ldr	r3, [pc, #48]	; (800b9d0 <netif_do_set_ipaddr+0x60>)
 800b99e:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800b9a2:	490c      	ldr	r1, [pc, #48]	; (800b9d4 <netif_do_set_ipaddr+0x64>)
 800b9a4:	480c      	ldr	r0, [pc, #48]	; (800b9d8 <netif_do_set_ipaddr+0x68>)
 800b9a6:	f006 fed3 	bl	8012750 <iprintf>
 800b9aa:	e7e8      	b.n	800b97e <netif_do_set_ipaddr+0xe>
    *ip_2_ip4(&new_addr) = *ipaddr;
 800b9ac:	9201      	str	r2, [sp, #4]
    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800b9ae:	6023      	str	r3, [r4, #0]
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800b9b0:	a901      	add	r1, sp, #4
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	f001 f96e 	bl	800cc94 <tcp_netif_ip_addr_changed>
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800b9b8:	a901      	add	r1, sp, #4
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	f005 f838 	bl	8010a30 <udp_netif_ip_addr_changed>
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800b9c0:	6833      	ldr	r3, [r6, #0]
 800b9c2:	606b      	str	r3, [r5, #4]
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800b9c4:	2101      	movs	r1, #1
 800b9c6:	4628      	mov	r0, r5
 800b9c8:	f7ff ffac 	bl	800b924 <netif_issue_reports>
    return 1; /* address changed */
 800b9cc:	2001      	movs	r0, #1
 800b9ce:	e7db      	b.n	800b988 <netif_do_set_ipaddr+0x18>
 800b9d0:	080146fc 	.word	0x080146fc
 800b9d4:	08013d0c 	.word	0x08013d0c
 800b9d8:	08013b24 	.word	0x08013b24

0800b9dc <netif_init>:
}
 800b9dc:	4770      	bx	lr
	...

0800b9e0 <netif_set_addr>:
{
 800b9e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9e2:	b083      	sub	sp, #12
 800b9e4:	4604      	mov	r4, r0
    ipaddr = IP4_ADDR_ANY4;
 800b9e6:	4d15      	ldr	r5, [pc, #84]	; (800ba3c <netif_set_addr+0x5c>)
 800b9e8:	2900      	cmp	r1, #0
 800b9ea:	bf18      	it	ne
 800b9ec:	460d      	movne	r5, r1
    netmask = IP4_ADDR_ANY4;
 800b9ee:	4f13      	ldr	r7, [pc, #76]	; (800ba3c <netif_set_addr+0x5c>)
 800b9f0:	2a00      	cmp	r2, #0
 800b9f2:	bf18      	it	ne
 800b9f4:	4617      	movne	r7, r2
    gw = IP4_ADDR_ANY4;
 800b9f6:	4e11      	ldr	r6, [pc, #68]	; (800ba3c <netif_set_addr+0x5c>)
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	bf18      	it	ne
 800b9fc:	461e      	movne	r6, r3
  remove = ip4_addr_isany(ipaddr);
 800b9fe:	b10d      	cbz	r5, 800ba04 <netif_set_addr+0x24>
 800ba00:	682b      	ldr	r3, [r5, #0]
 800ba02:	b993      	cbnz	r3, 800ba2a <netif_set_addr+0x4a>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800ba04:	aa01      	add	r2, sp, #4
 800ba06:	4629      	mov	r1, r5
 800ba08:	4620      	mov	r0, r4
 800ba0a:	f7ff ffb1 	bl	800b970 <netif_do_set_ipaddr>
 800ba0e:	2101      	movs	r1, #1
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	68a2      	ldr	r2, [r4, #8]
 800ba14:	4293      	cmp	r3, r2
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800ba16:	bf18      	it	ne
 800ba18:	60a3      	strne	r3, [r4, #8]
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800ba1a:	6833      	ldr	r3, [r6, #0]
 800ba1c:	68e2      	ldr	r2, [r4, #12]
 800ba1e:	4293      	cmp	r3, r2
    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800ba20:	bf18      	it	ne
 800ba22:	60e3      	strne	r3, [r4, #12]
  if (!remove) {
 800ba24:	b119      	cbz	r1, 800ba2e <netif_set_addr+0x4e>
}
 800ba26:	b003      	add	sp, #12
 800ba28:	bdf0      	pop	{r4, r5, r6, r7, pc}
  remove = ip4_addr_isany(ipaddr);
 800ba2a:	2100      	movs	r1, #0
 800ba2c:	e7f0      	b.n	800ba10 <netif_set_addr+0x30>
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800ba2e:	aa01      	add	r2, sp, #4
 800ba30:	4629      	mov	r1, r5
 800ba32:	4620      	mov	r0, r4
 800ba34:	f7ff ff9c 	bl	800b970 <netif_do_set_ipaddr>
}
 800ba38:	e7f5      	b.n	800ba26 <netif_set_addr+0x46>
 800ba3a:	bf00      	nop
 800ba3c:	080161a8 	.word	0x080161a8

0800ba40 <netif_add>:
{
 800ba40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba44:	9c09      	ldr	r4, [sp, #36]	; 0x24
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800ba46:	4606      	mov	r6, r0
 800ba48:	2800      	cmp	r0, #0
 800ba4a:	d02c      	beq.n	800baa6 <netif_add+0x66>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800ba4c:	2c00      	cmp	r4, #0
 800ba4e:	d033      	beq.n	800bab8 <netif_add+0x78>
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800ba50:	2000      	movs	r0, #0
 800ba52:	6070      	str	r0, [r6, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800ba54:	60b0      	str	r0, [r6, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800ba56:	60f0      	str	r0, [r6, #12]
  netif->output = netif_null_output_ip4;
 800ba58:	4d3c      	ldr	r5, [pc, #240]	; (800bb4c <netif_add+0x10c>)
 800ba5a:	6175      	str	r5, [r6, #20]
  netif->mtu = 0;
 800ba5c:	84b0      	strh	r0, [r6, #36]	; 0x24
  netif->flags = 0;
 800ba5e:	f886 002d 	strb.w	r0, [r6, #45]	; 0x2d
  netif->link_callback = NULL;
 800ba62:	61f0      	str	r0, [r6, #28]
  netif->state = state;
 800ba64:	9808      	ldr	r0, [sp, #32]
 800ba66:	6230      	str	r0, [r6, #32]
  netif->num = netif_num;
 800ba68:	4839      	ldr	r0, [pc, #228]	; (800bb50 <netif_add+0x110>)
 800ba6a:	7800      	ldrb	r0, [r0, #0]
 800ba6c:	f886 0030 	strb.w	r0, [r6, #48]	; 0x30
  netif->input = input;
 800ba70:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ba72:	6130      	str	r0, [r6, #16]
  netif_set_addr(netif, ipaddr, netmask, gw);
 800ba74:	4837      	ldr	r0, [pc, #220]	; (800bb54 <netif_add+0x114>)
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	bf08      	it	eq
 800ba7a:	4603      	moveq	r3, r0
 800ba7c:	2a00      	cmp	r2, #0
 800ba7e:	bf08      	it	eq
 800ba80:	4602      	moveq	r2, r0
 800ba82:	2900      	cmp	r1, #0
 800ba84:	bf08      	it	eq
 800ba86:	4601      	moveq	r1, r0
 800ba88:	4630      	mov	r0, r6
 800ba8a:	f7ff ffa9 	bl	800b9e0 <netif_set_addr>
  if (init(netif) != ERR_OK) {
 800ba8e:	4630      	mov	r0, r6
 800ba90:	47a0      	blx	r4
 800ba92:	2800      	cmp	r0, #0
 800ba94:	d148      	bne.n	800bb28 <netif_add+0xe8>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ba96:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800bb6c <netif_add+0x12c>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800ba9a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 800bb60 <netif_add+0x120>
 800ba9e:	4f2e      	ldr	r7, [pc, #184]	; (800bb58 <netif_add+0x118>)
 800baa0:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 800bb70 <netif_add+0x130>
 800baa4:	e035      	b.n	800bb12 <netif_add+0xd2>
  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800baa6:	4b2c      	ldr	r3, [pc, #176]	; (800bb58 <netif_add+0x118>)
 800baa8:	f240 1227 	movw	r2, #295	; 0x127
 800baac:	492b      	ldr	r1, [pc, #172]	; (800bb5c <netif_add+0x11c>)
 800baae:	482c      	ldr	r0, [pc, #176]	; (800bb60 <netif_add+0x120>)
 800bab0:	f006 fe4e 	bl	8012750 <iprintf>
 800bab4:	4630      	mov	r0, r6
 800bab6:	e046      	b.n	800bb46 <netif_add+0x106>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800bab8:	4b27      	ldr	r3, [pc, #156]	; (800bb58 <netif_add+0x118>)
 800baba:	f44f 7294 	mov.w	r2, #296	; 0x128
 800babe:	4929      	ldr	r1, [pc, #164]	; (800bb64 <netif_add+0x124>)
 800bac0:	4827      	ldr	r0, [pc, #156]	; (800bb60 <netif_add+0x120>)
 800bac2:	f006 fe45 	bl	8012750 <iprintf>
 800bac6:	2000      	movs	r0, #0
 800bac8:	e03d      	b.n	800bb46 <netif_add+0x106>
        netif->num = 0;
 800baca:	2300      	movs	r3, #0
 800bacc:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
 800bad0:	e023      	b.n	800bb1a <netif_add+0xda>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800bad2:	463b      	mov	r3, r7
 800bad4:	f240 128b 	movw	r2, #395	; 0x18b
 800bad8:	4649      	mov	r1, r9
 800bada:	4640      	mov	r0, r8
 800badc:	f006 fe38 	bl	8012750 <iprintf>
 800bae0:	e010      	b.n	800bb04 <netif_add+0xc4>
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800bae2:	463b      	mov	r3, r7
 800bae4:	f240 128d 	movw	r2, #397	; 0x18d
 800bae8:	491f      	ldr	r1, [pc, #124]	; (800bb68 <netif_add+0x128>)
 800baea:	4640      	mov	r0, r8
 800baec:	f006 fe30 	bl	8012750 <iprintf>
        if (netif2->num == netif->num) {
 800baf0:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
 800baf4:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 800baf8:	429a      	cmp	r2, r3
 800bafa:	d007      	beq.n	800bb0c <netif_add+0xcc>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800bafc:	6824      	ldr	r4, [r4, #0]
 800bafe:	b1ac      	cbz	r4, 800bb2c <netif_add+0xec>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800bb00:	42a6      	cmp	r6, r4
 800bb02:	d0e6      	beq.n	800bad2 <netif_add+0x92>
        num_netifs++;
 800bb04:	3501      	adds	r5, #1
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800bb06:	2dff      	cmp	r5, #255	; 0xff
 800bb08:	ddf2      	ble.n	800baf0 <netif_add+0xb0>
 800bb0a:	e7ea      	b.n	800bae2 <netif_add+0xa2>
          netif->num++;
 800bb0c:	3301      	adds	r3, #1
 800bb0e:	f886 3030 	strb.w	r3, [r6, #48]	; 0x30
      if (netif->num == 255) {
 800bb12:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
 800bb16:	2bff      	cmp	r3, #255	; 0xff
 800bb18:	d0d7      	beq.n	800baca <netif_add+0x8a>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800bb1a:	f8da 4000 	ldr.w	r4, [sl]
 800bb1e:	b12c      	cbz	r4, 800bb2c <netif_add+0xec>
      num_netifs = 0;
 800bb20:	2500      	movs	r5, #0
 800bb22:	e7ed      	b.n	800bb00 <netif_add+0xc0>
    netif_num = 0;
 800bb24:	2300      	movs	r3, #0
 800bb26:	e007      	b.n	800bb38 <netif_add+0xf8>
    return NULL;
 800bb28:	2000      	movs	r0, #0
 800bb2a:	e00c      	b.n	800bb46 <netif_add+0x106>
  if (netif->num == 254) {
 800bb2c:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
 800bb30:	2bfe      	cmp	r3, #254	; 0xfe
 800bb32:	d0f7      	beq.n	800bb24 <netif_add+0xe4>
    netif_num = (u8_t)(netif->num + 1);
 800bb34:	3301      	adds	r3, #1
 800bb36:	b2db      	uxtb	r3, r3
 800bb38:	4a05      	ldr	r2, [pc, #20]	; (800bb50 <netif_add+0x110>)
 800bb3a:	7013      	strb	r3, [r2, #0]
  netif->next = netif_list;
 800bb3c:	4b0b      	ldr	r3, [pc, #44]	; (800bb6c <netif_add+0x12c>)
 800bb3e:	681a      	ldr	r2, [r3, #0]
 800bb40:	6032      	str	r2, [r6, #0]
  netif_list = netif;
 800bb42:	601e      	str	r6, [r3, #0]
  return netif;
 800bb44:	4630      	mov	r0, r6
}
 800bb46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb4a:	bf00      	nop
 800bb4c:	0800b91d 	.word	0x0800b91d
 800bb50:	2000e0c0 	.word	0x2000e0c0
 800bb54:	080161a8 	.word	0x080161a8
 800bb58:	080146fc 	.word	0x080146fc
 800bb5c:	08014754 	.word	0x08014754
 800bb60:	08013b24 	.word	0x08013b24
 800bb64:	08014770 	.word	0x08014770
 800bb68:	080147a8 	.word	0x080147a8
 800bb6c:	20018380 	.word	0x20018380
 800bb70:	08014794 	.word	0x08014794

0800bb74 <netif_set_default>:
  netif_default = netif;
 800bb74:	4b01      	ldr	r3, [pc, #4]	; (800bb7c <netif_set_default+0x8>)
 800bb76:	6018      	str	r0, [r3, #0]
}
 800bb78:	4770      	bx	lr
 800bb7a:	bf00      	nop
 800bb7c:	20018384 	.word	0x20018384

0800bb80 <netif_set_up>:
{
 800bb80:	b508      	push	{r3, lr}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800bb82:	b128      	cbz	r0, 800bb90 <netif_set_up+0x10>
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800bb84:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 800bb88:	f013 0f01 	tst.w	r3, #1
 800bb8c:	d008      	beq.n	800bba0 <netif_set_up+0x20>
}
 800bb8e:	bd08      	pop	{r3, pc}
  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800bb90:	4b07      	ldr	r3, [pc, #28]	; (800bbb0 <netif_set_up+0x30>)
 800bb92:	f44f 7254 	mov.w	r2, #848	; 0x350
 800bb96:	4907      	ldr	r1, [pc, #28]	; (800bbb4 <netif_set_up+0x34>)
 800bb98:	4807      	ldr	r0, [pc, #28]	; (800bbb8 <netif_set_up+0x38>)
 800bb9a:	f006 fdd9 	bl	8012750 <iprintf>
 800bb9e:	e7f6      	b.n	800bb8e <netif_set_up+0xe>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800bba0:	f043 0301 	orr.w	r3, r3, #1
 800bba4:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800bba8:	2103      	movs	r1, #3
 800bbaa:	f7ff febb 	bl	800b924 <netif_issue_reports>
 800bbae:	e7ee      	b.n	800bb8e <netif_set_up+0xe>
 800bbb0:	080146fc 	.word	0x080146fc
 800bbb4:	080147d8 	.word	0x080147d8
 800bbb8:	08013b24 	.word	0x08013b24

0800bbbc <netif_set_down>:
{
 800bbbc:	b508      	push	{r3, lr}
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800bbbe:	b160      	cbz	r0, 800bbda <netif_set_down+0x1e>
  if (netif->flags & NETIF_FLAG_UP) {
 800bbc0:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 800bbc4:	f013 0f01 	tst.w	r3, #1
 800bbc8:	d006      	beq.n	800bbd8 <netif_set_down+0x1c>
    netif_clear_flags(netif, NETIF_FLAG_UP);
 800bbca:	f023 0101 	bic.w	r1, r3, #1
 800bbce:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800bbd2:	f013 0f08 	tst.w	r3, #8
 800bbd6:	d108      	bne.n	800bbea <netif_set_down+0x2e>
}
 800bbd8:	bd08      	pop	{r3, pc}
  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800bbda:	4b05      	ldr	r3, [pc, #20]	; (800bbf0 <netif_set_down+0x34>)
 800bbdc:	f240 329b 	movw	r2, #923	; 0x39b
 800bbe0:	4904      	ldr	r1, [pc, #16]	; (800bbf4 <netif_set_down+0x38>)
 800bbe2:	4805      	ldr	r0, [pc, #20]	; (800bbf8 <netif_set_down+0x3c>)
 800bbe4:	f006 fdb4 	bl	8012750 <iprintf>
 800bbe8:	e7f6      	b.n	800bbd8 <netif_set_down+0x1c>
      etharp_cleanup_netif(netif);
 800bbea:	f005 f875 	bl	8010cd8 <etharp_cleanup_netif>
    NETIF_STATUS_CALLBACK(netif);
 800bbee:	e7f3      	b.n	800bbd8 <netif_set_down+0x1c>
 800bbf0:	080146fc 	.word	0x080146fc
 800bbf4:	080147f4 	.word	0x080147f4
 800bbf8:	08013b24 	.word	0x08013b24

0800bbfc <netif_set_link_up>:
{
 800bbfc:	b510      	push	{r4, lr}
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800bbfe:	b130      	cbz	r0, 800bc0e <netif_set_link_up+0x12>
 800bc00:	4604      	mov	r4, r0
  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800bc02:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 800bc06:	f013 0f04 	tst.w	r3, #4
 800bc0a:	d008      	beq.n	800bc1e <netif_set_link_up+0x22>
}
 800bc0c:	bd10      	pop	{r4, pc}
  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800bc0e:	4b0a      	ldr	r3, [pc, #40]	; (800bc38 <netif_set_link_up+0x3c>)
 800bc10:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800bc14:	4909      	ldr	r1, [pc, #36]	; (800bc3c <netif_set_link_up+0x40>)
 800bc16:	480a      	ldr	r0, [pc, #40]	; (800bc40 <netif_set_link_up+0x44>)
 800bc18:	f006 fd9a 	bl	8012750 <iprintf>
 800bc1c:	e7f6      	b.n	800bc0c <netif_set_link_up+0x10>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800bc1e:	f043 0304 	orr.w	r3, r3, #4
 800bc22:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800bc26:	2103      	movs	r1, #3
 800bc28:	f7ff fe7c 	bl	800b924 <netif_issue_reports>
    NETIF_LINK_CALLBACK(netif);
 800bc2c:	69e3      	ldr	r3, [r4, #28]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d0ec      	beq.n	800bc0c <netif_set_link_up+0x10>
 800bc32:	4620      	mov	r0, r4
 800bc34:	4798      	blx	r3
 800bc36:	e7e9      	b.n	800bc0c <netif_set_link_up+0x10>
 800bc38:	080146fc 	.word	0x080146fc
 800bc3c:	08014814 	.word	0x08014814
 800bc40:	08013b24 	.word	0x08013b24

0800bc44 <netif_set_link_down>:
{
 800bc44:	b508      	push	{r3, lr}
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800bc46:	b160      	cbz	r0, 800bc62 <netif_set_link_down+0x1e>
  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800bc48:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 800bc4c:	f013 0f04 	tst.w	r3, #4
 800bc50:	d006      	beq.n	800bc60 <netif_set_link_down+0x1c>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800bc52:	f023 0304 	bic.w	r3, r3, #4
 800bc56:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 800bc5a:	69c3      	ldr	r3, [r0, #28]
 800bc5c:	b103      	cbz	r3, 800bc60 <netif_set_link_down+0x1c>
 800bc5e:	4798      	blx	r3
}
 800bc60:	bd08      	pop	{r3, pc}
  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800bc62:	4b04      	ldr	r3, [pc, #16]	; (800bc74 <netif_set_link_down+0x30>)
 800bc64:	f240 4206 	movw	r2, #1030	; 0x406
 800bc68:	4903      	ldr	r1, [pc, #12]	; (800bc78 <netif_set_link_down+0x34>)
 800bc6a:	4804      	ldr	r0, [pc, #16]	; (800bc7c <netif_set_link_down+0x38>)
 800bc6c:	f006 fd70 	bl	8012750 <iprintf>
 800bc70:	e7f6      	b.n	800bc60 <netif_set_link_down+0x1c>
 800bc72:	bf00      	nop
 800bc74:	080146fc 	.word	0x080146fc
 800bc78:	08014838 	.word	0x08014838
 800bc7c:	08013b24 	.word	0x08013b24

0800bc80 <netif_set_link_callback>:
  if (netif) {
 800bc80:	b100      	cbz	r0, 800bc84 <netif_set_link_callback+0x4>
    netif->link_callback = link_callback;
 800bc82:	61c1      	str	r1, [r0, #28]
}
 800bc84:	4770      	bx	lr
	...

0800bc88 <netif_get_by_index>:
{
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800bc88:	4602      	mov	r2, r0
 800bc8a:	b160      	cbz	r0, 800bca6 <netif_get_by_index+0x1e>
    NETIF_FOREACH(netif) {
 800bc8c:	4b07      	ldr	r3, [pc, #28]	; (800bcac <netif_get_by_index+0x24>)
 800bc8e:	6818      	ldr	r0, [r3, #0]
 800bc90:	b150      	cbz	r0, 800bca8 <netif_get_by_index+0x20>
      if (idx == netif_get_index(netif)) {
 800bc92:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 800bc96:	3301      	adds	r3, #1
 800bc98:	b2db      	uxtb	r3, r3
 800bc9a:	4293      	cmp	r3, r2
 800bc9c:	d004      	beq.n	800bca8 <netif_get_by_index+0x20>
    NETIF_FOREACH(netif) {
 800bc9e:	6800      	ldr	r0, [r0, #0]
 800bca0:	2800      	cmp	r0, #0
 800bca2:	d1f6      	bne.n	800bc92 <netif_get_by_index+0xa>
 800bca4:	4770      	bx	lr
        return netif; /* found! */
      }
    }
  }

  return NULL;
 800bca6:	2000      	movs	r0, #0
}
 800bca8:	4770      	bx	lr
 800bcaa:	bf00      	nop
 800bcac:	20018380 	.word	0x20018380

0800bcb0 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800bcb0:	b538      	push	{r3, r4, r5, lr}
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800bcb2:	b1c0      	cbz	r0, 800bce6 <pbuf_add_header_impl+0x36>
 800bcb4:	4603      	mov	r3, r0
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800bcb6:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800bcba:	d225      	bcs.n	800bd08 <pbuf_add_header_impl+0x58>
    return 1;
  }
  if (header_size_increment == 0) {
 800bcbc:	b331      	cbz	r1, 800bd0c <pbuf_add_header_impl+0x5c>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_increment;
 800bcbe:	b28c      	uxth	r4, r1
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800bcc0:	8900      	ldrh	r0, [r0, #8]
 800bcc2:	4420      	add	r0, r4
 800bcc4:	b280      	uxth	r0, r0
 800bcc6:	42a0      	cmp	r0, r4
 800bcc8:	d322      	bcc.n	800bd10 <pbuf_add_header_impl+0x60>
  }

  type_internal = p->type_internal;

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800bcca:	f993 500c 	ldrsb.w	r5, [r3, #12]
 800bcce:	2d00      	cmp	r5, #0
 800bcd0:	db12      	blt.n	800bcf8 <pbuf_add_header_impl+0x48>
      return 1;
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800bcd2:	b1fa      	cbz	r2, 800bd14 <pbuf_add_header_impl+0x64>
      payload = (u8_t *)p->payload - header_size_increment;
 800bcd4:	685a      	ldr	r2, [r3, #4]
 800bcd6:	1a51      	subs	r1, r2, r1
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800bcd8:	6059      	str	r1, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800bcda:	895a      	ldrh	r2, [r3, #10]
 800bcdc:	4414      	add	r4, r2
 800bcde:	815c      	strh	r4, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800bce0:	8118      	strh	r0, [r3, #8]


  return 0;
 800bce2:	2000      	movs	r0, #0
 800bce4:	e013      	b.n	800bd0e <pbuf_add_header_impl+0x5e>
  LWIP_ASSERT("p != NULL", p != NULL);
 800bce6:	4b0c      	ldr	r3, [pc, #48]	; (800bd18 <pbuf_add_header_impl+0x68>)
 800bce8:	f240 12df 	movw	r2, #479	; 0x1df
 800bcec:	490b      	ldr	r1, [pc, #44]	; (800bd1c <pbuf_add_header_impl+0x6c>)
 800bcee:	480c      	ldr	r0, [pc, #48]	; (800bd20 <pbuf_add_header_impl+0x70>)
 800bcf0:	f006 fd2e 	bl	8012750 <iprintf>
    return 1;
 800bcf4:	2001      	movs	r0, #1
 800bcf6:	e00a      	b.n	800bd0e <pbuf_add_header_impl+0x5e>
    payload = (u8_t *)p->payload - header_size_increment;
 800bcf8:	685a      	ldr	r2, [r3, #4]
 800bcfa:	1a51      	subs	r1, r2, r1
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800bcfc:	f103 0210 	add.w	r2, r3, #16
 800bd00:	4291      	cmp	r1, r2
 800bd02:	d2e9      	bcs.n	800bcd8 <pbuf_add_header_impl+0x28>
      return 1;
 800bd04:	2001      	movs	r0, #1
 800bd06:	e002      	b.n	800bd0e <pbuf_add_header_impl+0x5e>
    return 1;
 800bd08:	2001      	movs	r0, #1
 800bd0a:	e000      	b.n	800bd0e <pbuf_add_header_impl+0x5e>
    return 0;
 800bd0c:	2000      	movs	r0, #0
}
 800bd0e:	bd38      	pop	{r3, r4, r5, pc}
    return 1;
 800bd10:	2001      	movs	r0, #1
 800bd12:	e7fc      	b.n	800bd0e <pbuf_add_header_impl+0x5e>
      return 1;
 800bd14:	2001      	movs	r0, #1
 800bd16:	e7fa      	b.n	800bd0e <pbuf_add_header_impl+0x5e>
 800bd18:	0801485c 	.word	0x0801485c
 800bd1c:	08013ebc 	.word	0x08013ebc
 800bd20:	08013b24 	.word	0x08013b24

0800bd24 <pbuf_free_ooseq_callback>:
{
 800bd24:	b508      	push	{r3, lr}
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800bd26:	f006 fb63 	bl	80123f0 <sys_arch_protect>
 800bd2a:	4b08      	ldr	r3, [pc, #32]	; (800bd4c <pbuf_free_ooseq_callback+0x28>)
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	701a      	strb	r2, [r3, #0]
 800bd30:	f006 fb6a 	bl	8012408 <sys_arch_unprotect>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800bd34:	4b06      	ldr	r3, [pc, #24]	; (800bd50 <pbuf_free_ooseq_callback+0x2c>)
 800bd36:	6818      	ldr	r0, [r3, #0]
 800bd38:	b138      	cbz	r0, 800bd4a <pbuf_free_ooseq_callback+0x26>
    if (pcb->ooseq != NULL) {
 800bd3a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800bd3c:	b91b      	cbnz	r3, 800bd46 <pbuf_free_ooseq_callback+0x22>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800bd3e:	68c0      	ldr	r0, [r0, #12]
 800bd40:	2800      	cmp	r0, #0
 800bd42:	d1fa      	bne.n	800bd3a <pbuf_free_ooseq_callback+0x16>
 800bd44:	e001      	b.n	800bd4a <pbuf_free_ooseq_callback+0x26>
      tcp_free_ooseq(pcb);
 800bd46:	f000 fe3b 	bl	800c9c0 <tcp_free_ooseq>
}
 800bd4a:	bd08      	pop	{r3, pc}
 800bd4c:	20018388 	.word	0x20018388
 800bd50:	20018390 	.word	0x20018390

0800bd54 <pbuf_alloc_reference>:
{
 800bd54:	b570      	push	{r4, r5, r6, lr}
 800bd56:	4606      	mov	r6, r0
 800bd58:	460d      	mov	r5, r1
 800bd5a:	4614      	mov	r4, r2
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800bd5c:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 800bd60:	b29b      	uxth	r3, r3
 800bd62:	2b01      	cmp	r3, #1
 800bd64:	d110      	bne.n	800bd88 <pbuf_alloc_reference+0x34>
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800bd66:	200b      	movs	r0, #11
 800bd68:	f7ff fda4 	bl	800b8b4 <memp_malloc>
  if (p == NULL) {
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	b148      	cbz	r0, 800bd84 <pbuf_alloc_reference+0x30>
  p->next = NULL;
 800bd70:	2200      	movs	r2, #0
 800bd72:	6002      	str	r2, [r0, #0]
  p->payload = payload;
 800bd74:	6046      	str	r6, [r0, #4]
  p->tot_len = tot_len;
 800bd76:	8105      	strh	r5, [r0, #8]
  p->len = len;
 800bd78:	8145      	strh	r5, [r0, #10]
  p->type_internal = (u8_t)type;
 800bd7a:	7304      	strb	r4, [r0, #12]
  p->flags = flags;
 800bd7c:	7342      	strb	r2, [r0, #13]
  p->ref = 1;
 800bd7e:	2101      	movs	r1, #1
 800bd80:	7381      	strb	r1, [r0, #14]
  p->if_idx = NETIF_NO_INDEX;
 800bd82:	73c2      	strb	r2, [r0, #15]
}
 800bd84:	4618      	mov	r0, r3
 800bd86:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800bd88:	4b03      	ldr	r3, [pc, #12]	; (800bd98 <pbuf_alloc_reference+0x44>)
 800bd8a:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800bd8e:	4903      	ldr	r1, [pc, #12]	; (800bd9c <pbuf_alloc_reference+0x48>)
 800bd90:	4803      	ldr	r0, [pc, #12]	; (800bda0 <pbuf_alloc_reference+0x4c>)
 800bd92:	f006 fcdd 	bl	8012750 <iprintf>
 800bd96:	e7e6      	b.n	800bd66 <pbuf_alloc_reference+0x12>
 800bd98:	0801485c 	.word	0x0801485c
 800bd9c:	0801488c 	.word	0x0801488c
 800bda0:	08013b24 	.word	0x08013b24

0800bda4 <pbuf_alloced_custom>:
{
 800bda4:	b470      	push	{r4, r5, r6}
 800bda6:	9c03      	ldr	r4, [sp, #12]
  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800bda8:	3003      	adds	r0, #3
 800bdaa:	f020 0003 	bic.w	r0, r0, #3
 800bdae:	180e      	adds	r6, r1, r0
 800bdb0:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 800bdb4:	42ae      	cmp	r6, r5
 800bdb6:	d80f      	bhi.n	800bdd8 <pbuf_alloced_custom+0x34>
  if (payload_mem != NULL) {
 800bdb8:	b104      	cbz	r4, 800bdbc <pbuf_alloced_custom+0x18>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800bdba:	4404      	add	r4, r0
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800bdbc:	4618      	mov	r0, r3
  p->next = NULL;
 800bdbe:	2500      	movs	r5, #0
 800bdc0:	601d      	str	r5, [r3, #0]
  p->payload = payload;
 800bdc2:	605c      	str	r4, [r3, #4]
  p->tot_len = tot_len;
 800bdc4:	8119      	strh	r1, [r3, #8]
  p->len = len;
 800bdc6:	8159      	strh	r1, [r3, #10]
  p->type_internal = (u8_t)type;
 800bdc8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800bdca:	2202      	movs	r2, #2
 800bdcc:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800bdce:	2201      	movs	r2, #1
 800bdd0:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800bdd2:	73dd      	strb	r5, [r3, #15]
}
 800bdd4:	bc70      	pop	{r4, r5, r6}
 800bdd6:	4770      	bx	lr
    return NULL;
 800bdd8:	2000      	movs	r0, #0
 800bdda:	e7fb      	b.n	800bdd4 <pbuf_alloced_custom+0x30>

0800bddc <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800bddc:	b508      	push	{r3, lr}
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800bdde:	2200      	movs	r2, #0
 800bde0:	f7ff ff66 	bl	800bcb0 <pbuf_add_header_impl>
}
 800bde4:	bd08      	pop	{r3, pc}
	...

0800bde8 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800bde8:	b510      	push	{r4, lr}
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800bdea:	b190      	cbz	r0, 800be12 <pbuf_remove_header+0x2a>
 800bdec:	4603      	mov	r3, r0
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800bdee:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800bdf2:	d220      	bcs.n	800be36 <pbuf_remove_header+0x4e>
    return 1;
  }
  if (header_size_decrement == 0) {
 800bdf4:	b309      	cbz	r1, 800be3a <pbuf_remove_header+0x52>
    return 0;
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800bdf6:	b288      	uxth	r0, r1
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800bdf8:	895a      	ldrh	r2, [r3, #10]
 800bdfa:	4282      	cmp	r2, r0
 800bdfc:	d312      	bcc.n	800be24 <pbuf_remove_header+0x3c>
  /* remember current payload pointer */
  payload = p->payload;
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800bdfe:	685c      	ldr	r4, [r3, #4]
 800be00:	4421      	add	r1, r4
 800be02:	6059      	str	r1, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800be04:	1a12      	subs	r2, r2, r0
 800be06:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800be08:	891a      	ldrh	r2, [r3, #8]
 800be0a:	1a10      	subs	r0, r2, r0
 800be0c:	8118      	strh	r0, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800be0e:	2000      	movs	r0, #0
}
 800be10:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 800be12:	4b0b      	ldr	r3, [pc, #44]	; (800be40 <pbuf_remove_header+0x58>)
 800be14:	f240 224b 	movw	r2, #587	; 0x24b
 800be18:	490a      	ldr	r1, [pc, #40]	; (800be44 <pbuf_remove_header+0x5c>)
 800be1a:	480b      	ldr	r0, [pc, #44]	; (800be48 <pbuf_remove_header+0x60>)
 800be1c:	f006 fc98 	bl	8012750 <iprintf>
    return 1;
 800be20:	2001      	movs	r0, #1
 800be22:	e7f5      	b.n	800be10 <pbuf_remove_header+0x28>
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800be24:	4b06      	ldr	r3, [pc, #24]	; (800be40 <pbuf_remove_header+0x58>)
 800be26:	f240 2255 	movw	r2, #597	; 0x255
 800be2a:	4908      	ldr	r1, [pc, #32]	; (800be4c <pbuf_remove_header+0x64>)
 800be2c:	4806      	ldr	r0, [pc, #24]	; (800be48 <pbuf_remove_header+0x60>)
 800be2e:	f006 fc8f 	bl	8012750 <iprintf>
 800be32:	2001      	movs	r0, #1
 800be34:	e7ec      	b.n	800be10 <pbuf_remove_header+0x28>
    return 1;
 800be36:	2001      	movs	r0, #1
 800be38:	e7ea      	b.n	800be10 <pbuf_remove_header+0x28>
    return 0;
 800be3a:	2000      	movs	r0, #0
 800be3c:	e7e8      	b.n	800be10 <pbuf_remove_header+0x28>
 800be3e:	bf00      	nop
 800be40:	0801485c 	.word	0x0801485c
 800be44:	08013ebc 	.word	0x08013ebc
 800be48:	08013b24 	.word	0x08013b24
 800be4c:	080148a0 	.word	0x080148a0

0800be50 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800be50:	b508      	push	{r3, lr}
  if (header_size_increment < 0) {
 800be52:	2900      	cmp	r1, #0
 800be54:	db03      	blt.n	800be5e <pbuf_header_force+0xe>
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800be56:	2201      	movs	r2, #1
 800be58:	f7ff ff2a 	bl	800bcb0 <pbuf_add_header_impl>
  return pbuf_header_impl(p, header_size_increment, 1);
}
 800be5c:	bd08      	pop	{r3, pc}
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800be5e:	4249      	negs	r1, r1
 800be60:	f7ff ffc2 	bl	800bde8 <pbuf_remove_header>
 800be64:	e7fa      	b.n	800be5c <pbuf_header_force+0xc>
	...

0800be68 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800be68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800be6c:	b140      	cbz	r0, 800be80 <pbuf_free+0x18>
 800be6e:	4604      	mov	r4, r0
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800be70:	2600      	movs	r6, #0
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800be72:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 800bf30 <pbuf_free+0xc8>
 800be76:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 800bf44 <pbuf_free+0xdc>
 800be7a:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 800bf38 <pbuf_free+0xd0>
 800be7e:	e01a      	b.n	800beb6 <pbuf_free+0x4e>
    LWIP_ASSERT("p != NULL", p != NULL);
 800be80:	4b2b      	ldr	r3, [pc, #172]	; (800bf30 <pbuf_free+0xc8>)
 800be82:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 800be86:	492b      	ldr	r1, [pc, #172]	; (800bf34 <pbuf_free+0xcc>)
 800be88:	482b      	ldr	r0, [pc, #172]	; (800bf38 <pbuf_free+0xd0>)
 800be8a:	f006 fc61 	bl	8012750 <iprintf>
    return 0;
 800be8e:	2600      	movs	r6, #0
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
}
 800be90:	4630      	mov	r0, r6
 800be92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800be96:	464b      	mov	r3, r9
 800be98:	f240 22f1 	movw	r2, #753	; 0x2f1
 800be9c:	4651      	mov	r1, sl
 800be9e:	4640      	mov	r0, r8
 800bea0:	f006 fc56 	bl	8012750 <iprintf>
 800bea4:	e00d      	b.n	800bec2 <pbuf_free+0x5a>
        pc->custom_free_function(p);
 800bea6:	6923      	ldr	r3, [r4, #16]
 800bea8:	4620      	mov	r0, r4
 800beaa:	4798      	blx	r3
      count++;
 800beac:	3601      	adds	r6, #1
 800beae:	b2f6      	uxtb	r6, r6
  while (p != NULL) {
 800beb0:	2d00      	cmp	r5, #0
 800beb2:	d0ed      	beq.n	800be90 <pbuf_free+0x28>
      p = q;
 800beb4:	462c      	mov	r4, r5
    SYS_ARCH_PROTECT(old_level);
 800beb6:	f006 fa9b 	bl	80123f0 <sys_arch_protect>
 800beba:	4607      	mov	r7, r0
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800bebc:	7ba3      	ldrb	r3, [r4, #14]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d0e9      	beq.n	800be96 <pbuf_free+0x2e>
    ref = --(p->ref);
 800bec2:	7ba5      	ldrb	r5, [r4, #14]
 800bec4:	3d01      	subs	r5, #1
 800bec6:	b2ed      	uxtb	r5, r5
 800bec8:	73a5      	strb	r5, [r4, #14]
    SYS_ARCH_UNPROTECT(old_level);
 800beca:	4638      	mov	r0, r7
 800becc:	f006 fa9c 	bl	8012408 <sys_arch_unprotect>
    if (ref == 0) {
 800bed0:	2d00      	cmp	r5, #0
 800bed2:	d1dd      	bne.n	800be90 <pbuf_free+0x28>
      q = p->next;
 800bed4:	6825      	ldr	r5, [r4, #0]
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800bed6:	7b63      	ldrb	r3, [r4, #13]
 800bed8:	f013 0f02 	tst.w	r3, #2
 800bedc:	d00a      	beq.n	800bef4 <pbuf_free+0x8c>
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800bede:	6923      	ldr	r3, [r4, #16]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d1e0      	bne.n	800bea6 <pbuf_free+0x3e>
 800bee4:	464b      	mov	r3, r9
 800bee6:	f240 22ff 	movw	r2, #767	; 0x2ff
 800beea:	4914      	ldr	r1, [pc, #80]	; (800bf3c <pbuf_free+0xd4>)
 800beec:	4640      	mov	r0, r8
 800beee:	f006 fc2f 	bl	8012750 <iprintf>
 800bef2:	e7d8      	b.n	800bea6 <pbuf_free+0x3e>
      alloc_src = pbuf_get_allocsrc(p);
 800bef4:	7b23      	ldrb	r3, [r4, #12]
 800bef6:	f003 030f 	and.w	r3, r3, #15
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800befa:	2b02      	cmp	r3, #2
 800befc:	d006      	beq.n	800bf0c <pbuf_free+0xa4>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800befe:	2b01      	cmp	r3, #1
 800bf00:	d009      	beq.n	800bf16 <pbuf_free+0xae>
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800bf02:	b96b      	cbnz	r3, 800bf20 <pbuf_free+0xb8>
          mem_free(p);
 800bf04:	4620      	mov	r0, r4
 800bf06:	f7ff f9f5 	bl	800b2f4 <mem_free>
 800bf0a:	e7cf      	b.n	800beac <pbuf_free+0x44>
          memp_free(MEMP_PBUF_POOL, p);
 800bf0c:	4621      	mov	r1, r4
 800bf0e:	200c      	movs	r0, #12
 800bf10:	f7ff fcea 	bl	800b8e8 <memp_free>
 800bf14:	e7ca      	b.n	800beac <pbuf_free+0x44>
          memp_free(MEMP_PBUF, p);
 800bf16:	4621      	mov	r1, r4
 800bf18:	200b      	movs	r0, #11
 800bf1a:	f7ff fce5 	bl	800b8e8 <memp_free>
 800bf1e:	e7c5      	b.n	800beac <pbuf_free+0x44>
          LWIP_ASSERT("invalid pbuf type", 0);
 800bf20:	464b      	mov	r3, r9
 800bf22:	f240 320f 	movw	r2, #783	; 0x30f
 800bf26:	4906      	ldr	r1, [pc, #24]	; (800bf40 <pbuf_free+0xd8>)
 800bf28:	4640      	mov	r0, r8
 800bf2a:	f006 fc11 	bl	8012750 <iprintf>
 800bf2e:	e7bd      	b.n	800beac <pbuf_free+0x44>
 800bf30:	0801485c 	.word	0x0801485c
 800bf34:	08013ebc 	.word	0x08013ebc
 800bf38:	08013b24 	.word	0x08013b24
 800bf3c:	080148d8 	.word	0x080148d8
 800bf40:	080148fc 	.word	0x080148fc
 800bf44:	080148c0 	.word	0x080148c0

0800bf48 <pbuf_alloc>:
{
 800bf48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf4c:	460e      	mov	r6, r1
  u16_t offset = (u16_t)layer;
 800bf4e:	b285      	uxth	r5, r0
  switch (type) {
 800bf50:	f5b2 7fc1 	cmp.w	r2, #386	; 0x182
 800bf54:	d03d      	beq.n	800bfd2 <pbuf_alloc+0x8a>
 800bf56:	4604      	mov	r4, r0
 800bf58:	d80e      	bhi.n	800bf78 <pbuf_alloc+0x30>
 800bf5a:	f022 0340 	bic.w	r3, r2, #64	; 0x40
 800bf5e:	b29b      	uxth	r3, r3
 800bf60:	2b01      	cmp	r3, #1
 800bf62:	d02f      	beq.n	800bfc4 <pbuf_alloc+0x7c>
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800bf64:	4b47      	ldr	r3, [pc, #284]	; (800c084 <pbuf_alloc+0x13c>)
 800bf66:	f240 1227 	movw	r2, #295	; 0x127
 800bf6a:	4947      	ldr	r1, [pc, #284]	; (800c088 <pbuf_alloc+0x140>)
 800bf6c:	4847      	ldr	r0, [pc, #284]	; (800c08c <pbuf_alloc+0x144>)
 800bf6e:	f006 fbef 	bl	8012750 <iprintf>
      return NULL;
 800bf72:	f04f 0800 	mov.w	r8, #0
 800bf76:	e029      	b.n	800bfcc <pbuf_alloc+0x84>
  switch (type) {
 800bf78:	f5b2 7f20 	cmp.w	r2, #640	; 0x280
 800bf7c:	d1f2      	bne.n	800bf64 <pbuf_alloc+0x1c>
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800bf7e:	1ceb      	adds	r3, r5, #3
 800bf80:	f023 0303 	bic.w	r3, r3, #3
 800bf84:	1cca      	adds	r2, r1, #3
 800bf86:	f022 0503 	bic.w	r5, r2, #3
 800bf8a:	442b      	add	r3, r5
 800bf8c:	b29b      	uxth	r3, r3
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800bf8e:	f103 0010 	add.w	r0, r3, #16
 800bf92:	b280      	uxth	r0, r0
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800bf94:	42ab      	cmp	r3, r5
 800bf96:	d36e      	bcc.n	800c076 <pbuf_alloc+0x12e>
 800bf98:	4285      	cmp	r5, r0
 800bf9a:	d86f      	bhi.n	800c07c <pbuf_alloc+0x134>
      p = (struct pbuf *)mem_malloc(alloc_len);
 800bf9c:	f7ff fb6a 	bl	800b674 <mem_malloc>
      if (p == NULL) {
 800bfa0:	4680      	mov	r8, r0
 800bfa2:	b198      	cbz	r0, 800bfcc <pbuf_alloc+0x84>
  p->next = NULL;
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	6002      	str	r2, [r0, #0]
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800bfa8:	1903      	adds	r3, r0, r4
 800bfaa:	3313      	adds	r3, #19
 800bfac:	f023 0303 	bic.w	r3, r3, #3
  p->payload = payload;
 800bfb0:	6043      	str	r3, [r0, #4]
  p->tot_len = tot_len;
 800bfb2:	8106      	strh	r6, [r0, #8]
  p->len = len;
 800bfb4:	8146      	strh	r6, [r0, #10]
  p->type_internal = (u8_t)type;
 800bfb6:	2380      	movs	r3, #128	; 0x80
 800bfb8:	7303      	strb	r3, [r0, #12]
  p->flags = flags;
 800bfba:	7342      	strb	r2, [r0, #13]
  p->ref = 1;
 800bfbc:	2301      	movs	r3, #1
 800bfbe:	7383      	strb	r3, [r0, #14]
  p->if_idx = NETIF_NO_INDEX;
 800bfc0:	73c2      	strb	r2, [r0, #15]
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800bfc2:	e003      	b.n	800bfcc <pbuf_alloc+0x84>
      p = pbuf_alloc_reference(NULL, length, type);
 800bfc4:	2000      	movs	r0, #0
 800bfc6:	f7ff fec5 	bl	800bd54 <pbuf_alloc_reference>
 800bfca:	4680      	mov	r8, r0
}
 800bfcc:	4640      	mov	r0, r8
 800bfce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  switch (type) {
 800bfd2:	2400      	movs	r4, #0
 800bfd4:	46a0      	mov	r8, r4
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800bfd6:	f04f 0a0c 	mov.w	sl, #12
  p->next = NULL;
 800bfda:	4627      	mov	r7, r4
  p->type_internal = (u8_t)type;
 800bfdc:	f04f 0b82 	mov.w	fp, #130	; 0x82
 800bfe0:	e025      	b.n	800c02e <pbuf_alloc+0xe6>
  SYS_ARCH_PROTECT(old_level);
 800bfe2:	f006 fa05 	bl	80123f0 <sys_arch_protect>
  queued = pbuf_free_ooseq_pending;
 800bfe6:	4b2a      	ldr	r3, [pc, #168]	; (800c090 <pbuf_alloc+0x148>)
 800bfe8:	781d      	ldrb	r5, [r3, #0]
 800bfea:	b2ed      	uxtb	r5, r5
  pbuf_free_ooseq_pending = 1;
 800bfec:	2201      	movs	r2, #1
 800bfee:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800bff0:	f006 fa0a 	bl	8012408 <sys_arch_unprotect>
  if (!queued) {
 800bff4:	b13d      	cbz	r5, 800c006 <pbuf_alloc+0xbe>
          if (p) {
 800bff6:	f1b8 0f00 	cmp.w	r8, #0
 800bffa:	d0e7      	beq.n	800bfcc <pbuf_alloc+0x84>
            pbuf_free(p);
 800bffc:	4640      	mov	r0, r8
 800bffe:	f7ff ff33 	bl	800be68 <pbuf_free>
          return NULL;
 800c002:	46a0      	mov	r8, r4
 800c004:	e7e2      	b.n	800bfcc <pbuf_alloc+0x84>
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800c006:	2100      	movs	r1, #0
 800c008:	4822      	ldr	r0, [pc, #136]	; (800c094 <pbuf_alloc+0x14c>)
 800c00a:	f7ff f89d 	bl	800b148 <tcpip_try_callback>
 800c00e:	2800      	cmp	r0, #0
 800c010:	d0f1      	beq.n	800bff6 <pbuf_alloc+0xae>
 800c012:	f006 f9ed 	bl	80123f0 <sys_arch_protect>
 800c016:	4b1e      	ldr	r3, [pc, #120]	; (800c090 <pbuf_alloc+0x148>)
 800c018:	2200      	movs	r2, #0
 800c01a:	701a      	strb	r2, [r3, #0]
 800c01c:	f006 f9f4 	bl	8012408 <sys_arch_unprotect>
 800c020:	e7e9      	b.n	800bff6 <pbuf_alloc+0xae>
          p = q;
 800c022:	4680      	mov	r8, r0
        rem_len = (u16_t)(rem_len - qlen);
 800c024:	1a76      	subs	r6, r6, r1
 800c026:	b2b6      	uxth	r6, r6
        offset = 0;
 800c028:	463d      	mov	r5, r7
      } while (rem_len > 0);
 800c02a:	2e00      	cmp	r6, #0
 800c02c:	d0ce      	beq.n	800bfcc <pbuf_alloc+0x84>
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800c02e:	46a1      	mov	r9, r4
 800c030:	4650      	mov	r0, sl
 800c032:	f7ff fc3f 	bl	800b8b4 <memp_malloc>
        if (q == NULL) {
 800c036:	4604      	mov	r4, r0
 800c038:	2800      	cmp	r0, #0
 800c03a:	d0d2      	beq.n	800bfe2 <pbuf_alloc+0x9a>
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800c03c:	1ce9      	adds	r1, r5, #3
 800c03e:	f021 0103 	bic.w	r1, r1, #3
 800c042:	f5c1 7114 	rsb	r1, r1, #592	; 0x250
 800c046:	b289      	uxth	r1, r1
 800c048:	42b1      	cmp	r1, r6
 800c04a:	bf28      	it	cs
 800c04c:	4631      	movcs	r1, r6
  p->next = NULL;
 800c04e:	6007      	str	r7, [r0, #0]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800c050:	4405      	add	r5, r0
 800c052:	3513      	adds	r5, #19
 800c054:	f025 0503 	bic.w	r5, r5, #3
  p->payload = payload;
 800c058:	6045      	str	r5, [r0, #4]
  p->tot_len = tot_len;
 800c05a:	8106      	strh	r6, [r0, #8]
  p->len = len;
 800c05c:	8141      	strh	r1, [r0, #10]
  p->type_internal = (u8_t)type;
 800c05e:	f880 b00c 	strb.w	fp, [r0, #12]
  p->flags = flags;
 800c062:	7347      	strb	r7, [r0, #13]
  p->ref = 1;
 800c064:	2301      	movs	r3, #1
 800c066:	7383      	strb	r3, [r0, #14]
  p->if_idx = NETIF_NO_INDEX;
 800c068:	73c7      	strb	r7, [r0, #15]
        if (p == NULL) {
 800c06a:	f1b8 0f00 	cmp.w	r8, #0
 800c06e:	d0d8      	beq.n	800c022 <pbuf_alloc+0xda>
          last->next = q;
 800c070:	f8c9 0000 	str.w	r0, [r9]
 800c074:	e7d6      	b.n	800c024 <pbuf_alloc+0xdc>
        return NULL;
 800c076:	f04f 0800 	mov.w	r8, #0
 800c07a:	e7a7      	b.n	800bfcc <pbuf_alloc+0x84>
 800c07c:	f04f 0800 	mov.w	r8, #0
 800c080:	e7a4      	b.n	800bfcc <pbuf_alloc+0x84>
 800c082:	bf00      	nop
 800c084:	0801485c 	.word	0x0801485c
 800c088:	08014910 	.word	0x08014910
 800c08c:	08013b24 	.word	0x08013b24
 800c090:	20018388 	.word	0x20018388
 800c094:	0800bd25 	.word	0x0800bd25

0800c098 <pbuf_realloc>:
{
 800c098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c09c:	460e      	mov	r6, r1
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800c09e:	4604      	mov	r4, r0
 800c0a0:	b168      	cbz	r0, 800c0be <pbuf_realloc+0x26>
  if (new_len >= p->tot_len) {
 800c0a2:	8927      	ldrh	r7, [r4, #8]
 800c0a4:	42b7      	cmp	r7, r6
 800c0a6:	d935      	bls.n	800c114 <pbuf_realloc+0x7c>
  while (rem_len > q->len) {
 800c0a8:	8963      	ldrh	r3, [r4, #10]
 800c0aa:	429e      	cmp	r6, r3
 800c0ac:	d923      	bls.n	800c0f6 <pbuf_realloc+0x5e>
  rem_len = new_len;
 800c0ae:	4635      	mov	r5, r6
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800c0b0:	f8df a090 	ldr.w	sl, [pc, #144]	; 800c144 <pbuf_realloc+0xac>
 800c0b4:	f8df 909c 	ldr.w	r9, [pc, #156]	; 800c154 <pbuf_realloc+0xbc>
 800c0b8:	f8df 8090 	ldr.w	r8, [pc, #144]	; 800c14c <pbuf_realloc+0xb4>
 800c0bc:	e00a      	b.n	800c0d4 <pbuf_realloc+0x3c>
  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800c0be:	4b21      	ldr	r3, [pc, #132]	; (800c144 <pbuf_realloc+0xac>)
 800c0c0:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800c0c4:	4920      	ldr	r1, [pc, #128]	; (800c148 <pbuf_realloc+0xb0>)
 800c0c6:	4821      	ldr	r0, [pc, #132]	; (800c14c <pbuf_realloc+0xb4>)
 800c0c8:	f006 fb42 	bl	8012750 <iprintf>
 800c0cc:	e7e9      	b.n	800c0a2 <pbuf_realloc+0xa>
  while (rem_len > q->len) {
 800c0ce:	8963      	ldrh	r3, [r4, #10]
 800c0d0:	42ab      	cmp	r3, r5
 800c0d2:	d211      	bcs.n	800c0f8 <pbuf_realloc+0x60>
    rem_len = (u16_t)(rem_len - q->len);
 800c0d4:	1aed      	subs	r5, r5, r3
 800c0d6:	b2ad      	uxth	r5, r5
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800c0d8:	1bf3      	subs	r3, r6, r7
 800c0da:	8922      	ldrh	r2, [r4, #8]
 800c0dc:	4413      	add	r3, r2
 800c0de:	8123      	strh	r3, [r4, #8]
    q = q->next;
 800c0e0:	6824      	ldr	r4, [r4, #0]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800c0e2:	2c00      	cmp	r4, #0
 800c0e4:	d1f3      	bne.n	800c0ce <pbuf_realloc+0x36>
 800c0e6:	4653      	mov	r3, sl
 800c0e8:	f240 12af 	movw	r2, #431	; 0x1af
 800c0ec:	4649      	mov	r1, r9
 800c0ee:	4640      	mov	r0, r8
 800c0f0:	f006 fb2e 	bl	8012750 <iprintf>
 800c0f4:	e7eb      	b.n	800c0ce <pbuf_realloc+0x36>
  rem_len = new_len;
 800c0f6:	4635      	mov	r5, r6
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800c0f8:	7b22      	ldrb	r2, [r4, #12]
 800c0fa:	f012 0f0f 	tst.w	r2, #15
 800c0fe:	d101      	bne.n	800c104 <pbuf_realloc+0x6c>
 800c100:	42ab      	cmp	r3, r5
 800c102:	d109      	bne.n	800c118 <pbuf_realloc+0x80>
  q->len = rem_len;
 800c104:	8165      	strh	r5, [r4, #10]
  q->tot_len = q->len;
 800c106:	8125      	strh	r5, [r4, #8]
  if (q->next != NULL) {
 800c108:	6820      	ldr	r0, [r4, #0]
 800c10a:	b108      	cbz	r0, 800c110 <pbuf_realloc+0x78>
    pbuf_free(q->next);
 800c10c:	f7ff feac 	bl	800be68 <pbuf_free>
  q->next = NULL;
 800c110:	2300      	movs	r3, #0
 800c112:	6023      	str	r3, [r4, #0]
}
 800c114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800c118:	7b63      	ldrb	r3, [r4, #13]
 800c11a:	f013 0f02 	tst.w	r3, #2
 800c11e:	d1f1      	bne.n	800c104 <pbuf_realloc+0x6c>
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800c120:	6863      	ldr	r3, [r4, #4]
 800c122:	1b1b      	subs	r3, r3, r4
 800c124:	18e9      	adds	r1, r5, r3
 800c126:	b289      	uxth	r1, r1
 800c128:	4620      	mov	r0, r4
 800c12a:	f7ff f9e1 	bl	800b4f0 <mem_trim>
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800c12e:	4604      	mov	r4, r0
 800c130:	2800      	cmp	r0, #0
 800c132:	d1e7      	bne.n	800c104 <pbuf_realloc+0x6c>
 800c134:	4b03      	ldr	r3, [pc, #12]	; (800c144 <pbuf_realloc+0xac>)
 800c136:	f240 12bd 	movw	r2, #445	; 0x1bd
 800c13a:	4905      	ldr	r1, [pc, #20]	; (800c150 <pbuf_realloc+0xb8>)
 800c13c:	4803      	ldr	r0, [pc, #12]	; (800c14c <pbuf_realloc+0xb4>)
 800c13e:	f006 fb07 	bl	8012750 <iprintf>
 800c142:	e7df      	b.n	800c104 <pbuf_realloc+0x6c>
 800c144:	0801485c 	.word	0x0801485c
 800c148:	0801492c 	.word	0x0801492c
 800c14c:	08013b24 	.word	0x08013b24
 800c150:	0801495c 	.word	0x0801495c
 800c154:	08014944 	.word	0x08014944

0800c158 <pbuf_clen>:
pbuf_clen(const struct pbuf *p)
{
  u16_t len;

  len = 0;
  while (p != NULL) {
 800c158:	4603      	mov	r3, r0
 800c15a:	b130      	cbz	r0, 800c16a <pbuf_clen+0x12>
  len = 0;
 800c15c:	2000      	movs	r0, #0
    ++len;
 800c15e:	3001      	adds	r0, #1
 800c160:	b280      	uxth	r0, r0
    p = p->next;
 800c162:	681b      	ldr	r3, [r3, #0]
  while (p != NULL) {
 800c164:	2b00      	cmp	r3, #0
 800c166:	d1fa      	bne.n	800c15e <pbuf_clen+0x6>
 800c168:	4770      	bx	lr
  len = 0;
 800c16a:	2000      	movs	r0, #0
  }
  return len;
}
 800c16c:	4770      	bx	lr
	...

0800c170 <pbuf_ref>:
 */
void
pbuf_ref(struct pbuf *p)
{
  /* pbuf given? */
  if (p != NULL) {
 800c170:	b198      	cbz	r0, 800c19a <pbuf_ref+0x2a>
{
 800c172:	b510      	push	{r4, lr}
 800c174:	4604      	mov	r4, r0
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800c176:	f006 f93b 	bl	80123f0 <sys_arch_protect>
 800c17a:	7ba3      	ldrb	r3, [r4, #14]
 800c17c:	3301      	adds	r3, #1
 800c17e:	73a3      	strb	r3, [r4, #14]
 800c180:	f006 f942 	bl	8012408 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800c184:	7ba3      	ldrb	r3, [r4, #14]
 800c186:	b103      	cbz	r3, 800c18a <pbuf_ref+0x1a>
  }
}
 800c188:	bd10      	pop	{r4, pc}
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800c18a:	4b04      	ldr	r3, [pc, #16]	; (800c19c <pbuf_ref+0x2c>)
 800c18c:	f240 3242 	movw	r2, #834	; 0x342
 800c190:	4903      	ldr	r1, [pc, #12]	; (800c1a0 <pbuf_ref+0x30>)
 800c192:	4804      	ldr	r0, [pc, #16]	; (800c1a4 <pbuf_ref+0x34>)
 800c194:	f006 fadc 	bl	8012750 <iprintf>
}
 800c198:	e7f6      	b.n	800c188 <pbuf_ref+0x18>
 800c19a:	4770      	bx	lr
 800c19c:	0801485c 	.word	0x0801485c
 800c1a0:	08014978 	.word	0x08014978
 800c1a4:	08013b24 	.word	0x08013b24

0800c1a8 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800c1a8:	b538      	push	{r3, r4, r5, lr}
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800c1aa:	b130      	cbz	r0, 800c1ba <pbuf_cat+0x12>
 800c1ac:	460d      	mov	r5, r1
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	b119      	cbz	r1, 800c1ba <pbuf_cat+0x12>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800c1b2:	6804      	ldr	r4, [r0, #0]
 800c1b4:	b954      	cbnz	r4, 800c1cc <pbuf_cat+0x24>
 800c1b6:	4604      	mov	r4, r0
 800c1b8:	e010      	b.n	800c1dc <pbuf_cat+0x34>
  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800c1ba:	4b15      	ldr	r3, [pc, #84]	; (800c210 <pbuf_cat+0x68>)
 800c1bc:	f240 3259 	movw	r2, #857	; 0x359
 800c1c0:	4914      	ldr	r1, [pc, #80]	; (800c214 <pbuf_cat+0x6c>)
 800c1c2:	4815      	ldr	r0, [pc, #84]	; (800c218 <pbuf_cat+0x70>)
 800c1c4:	f006 fac4 	bl	8012750 <iprintf>
 800c1c8:	e021      	b.n	800c20e <pbuf_cat+0x66>
  for (p = h; p->next != NULL; p = p->next) {
 800c1ca:	461c      	mov	r4, r3
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c1cc:	8913      	ldrh	r3, [r2, #8]
 800c1ce:	8928      	ldrh	r0, [r5, #8]
 800c1d0:	4403      	add	r3, r0
 800c1d2:	8113      	strh	r3, [r2, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800c1d4:	6823      	ldr	r3, [r4, #0]
 800c1d6:	4622      	mov	r2, r4
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d1f6      	bne.n	800c1ca <pbuf_cat+0x22>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800c1dc:	8922      	ldrh	r2, [r4, #8]
 800c1de:	8963      	ldrh	r3, [r4, #10]
 800c1e0:	429a      	cmp	r2, r3
 800c1e2:	d00f      	beq.n	800c204 <pbuf_cat+0x5c>
 800c1e4:	4b0a      	ldr	r3, [pc, #40]	; (800c210 <pbuf_cat+0x68>)
 800c1e6:	f240 3262 	movw	r2, #866	; 0x362
 800c1ea:	490c      	ldr	r1, [pc, #48]	; (800c21c <pbuf_cat+0x74>)
 800c1ec:	480a      	ldr	r0, [pc, #40]	; (800c218 <pbuf_cat+0x70>)
 800c1ee:	f006 faaf 	bl	8012750 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800c1f2:	6823      	ldr	r3, [r4, #0]
 800c1f4:	b133      	cbz	r3, 800c204 <pbuf_cat+0x5c>
 800c1f6:	4b06      	ldr	r3, [pc, #24]	; (800c210 <pbuf_cat+0x68>)
 800c1f8:	f240 3263 	movw	r2, #867	; 0x363
 800c1fc:	4908      	ldr	r1, [pc, #32]	; (800c220 <pbuf_cat+0x78>)
 800c1fe:	4806      	ldr	r0, [pc, #24]	; (800c218 <pbuf_cat+0x70>)
 800c200:	f006 faa6 	bl	8012750 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c204:	8923      	ldrh	r3, [r4, #8]
 800c206:	892a      	ldrh	r2, [r5, #8]
 800c208:	4413      	add	r3, r2
 800c20a:	8123      	strh	r3, [r4, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800c20c:	6025      	str	r5, [r4, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800c20e:	bd38      	pop	{r3, r4, r5, pc}
 800c210:	0801485c 	.word	0x0801485c
 800c214:	0801498c 	.word	0x0801498c
 800c218:	08013b24 	.word	0x08013b24
 800c21c:	080149c4 	.word	0x080149c4
 800c220:	080149f4 	.word	0x080149f4

0800c224 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800c224:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800c228:	b178      	cbz	r0, 800c24a <pbuf_copy+0x26>
 800c22a:	460d      	mov	r5, r1
 800c22c:	4606      	mov	r6, r0
 800c22e:	b161      	cbz	r1, 800c24a <pbuf_copy+0x26>
 800c230:	8902      	ldrh	r2, [r0, #8]
 800c232:	890b      	ldrh	r3, [r1, #8]
 800c234:	429a      	cmp	r2, r3
 800c236:	d308      	bcc.n	800c24a <pbuf_copy+0x26>
  size_t offset_to = 0, offset_from = 0, len;
 800c238:	2700      	movs	r7, #0
 800c23a:	46b8      	mov	r8, r7
      len = p_to->len - offset_to;
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
    offset_to += len;
    offset_from += len;
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800c23c:	f8df a11c 	ldr.w	sl, [pc, #284]	; 800c35c <pbuf_copy+0x138>
 800c240:	f8df b130 	ldr.w	fp, [pc, #304]	; 800c374 <pbuf_copy+0x150>
 800c244:	f8df 911c 	ldr.w	r9, [pc, #284]	; 800c364 <pbuf_copy+0x140>
 800c248:	e050      	b.n	800c2ec <pbuf_copy+0xc8>
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800c24a:	4b44      	ldr	r3, [pc, #272]	; (800c35c <pbuf_copy+0x138>)
 800c24c:	f240 32c9 	movw	r2, #969	; 0x3c9
 800c250:	4943      	ldr	r1, [pc, #268]	; (800c360 <pbuf_copy+0x13c>)
 800c252:	4844      	ldr	r0, [pc, #272]	; (800c364 <pbuf_copy+0x140>)
 800c254:	f006 fa7c 	bl	8012750 <iprintf>
 800c258:	f06f 000f 	mvn.w	r0, #15
 800c25c:	e038      	b.n	800c2d0 <pbuf_copy+0xac>
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800c25e:	4653      	mov	r3, sl
 800c260:	f240 32d9 	movw	r2, #985	; 0x3d9
 800c264:	4659      	mov	r1, fp
 800c266:	4648      	mov	r0, r9
 800c268:	f006 fa72 	bl	8012750 <iprintf>
 800c26c:	e052      	b.n	800c314 <pbuf_copy+0xf0>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800c26e:	4653      	mov	r3, sl
 800c270:	f240 32da 	movw	r2, #986	; 0x3da
 800c274:	493c      	ldr	r1, [pc, #240]	; (800c368 <pbuf_copy+0x144>)
 800c276:	4648      	mov	r0, r9
 800c278:	f006 fa6a 	bl	8012750 <iprintf>
 800c27c:	e04d      	b.n	800c31a <pbuf_copy+0xf6>
      p_from = p_from->next;
    }
    if (offset_to == p_to->len) {
      /* on to next p_to (if any) */
      offset_to = 0;
      p_to = p_to->next;
 800c27e:	6836      	ldr	r6, [r6, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800c280:	b906      	cbnz	r6, 800c284 <pbuf_copy+0x60>
 800c282:	b915      	cbnz	r5, 800c28a <pbuf_copy+0x66>
      offset_to = 0;
 800c284:	f04f 0800 	mov.w	r8, #0
 800c288:	e04e      	b.n	800c328 <pbuf_copy+0x104>
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800c28a:	4b34      	ldr	r3, [pc, #208]	; (800c35c <pbuf_copy+0x138>)
 800c28c:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 800c290:	4936      	ldr	r1, [pc, #216]	; (800c36c <pbuf_copy+0x148>)
 800c292:	4834      	ldr	r0, [pc, #208]	; (800c364 <pbuf_copy+0x140>)
 800c294:	f006 fa5c 	bl	8012750 <iprintf>
 800c298:	f06f 000f 	mvn.w	r0, #15
 800c29c:	e018      	b.n	800c2d0 <pbuf_copy+0xac>
 800c29e:	2700      	movs	r7, #0
 800c2a0:	e01b      	b.n	800c2da <pbuf_copy+0xb6>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c2a2:	682b      	ldr	r3, [r5, #0]
 800c2a4:	b1eb      	cbz	r3, 800c2e2 <pbuf_copy+0xbe>
 800c2a6:	4b2d      	ldr	r3, [pc, #180]	; (800c35c <pbuf_copy+0x138>)
 800c2a8:	f240 32e9 	movw	r2, #1001	; 0x3e9
 800c2ac:	4930      	ldr	r1, [pc, #192]	; (800c370 <pbuf_copy+0x14c>)
 800c2ae:	482d      	ldr	r0, [pc, #180]	; (800c364 <pbuf_copy+0x140>)
 800c2b0:	f006 fa4e 	bl	8012750 <iprintf>
 800c2b4:	f06f 0005 	mvn.w	r0, #5
 800c2b8:	e00a      	b.n	800c2d0 <pbuf_copy+0xac>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c2ba:	4b28      	ldr	r3, [pc, #160]	; (800c35c <pbuf_copy+0x138>)
 800c2bc:	f240 32ee 	movw	r2, #1006	; 0x3ee
 800c2c0:	492b      	ldr	r1, [pc, #172]	; (800c370 <pbuf_copy+0x14c>)
 800c2c2:	4828      	ldr	r0, [pc, #160]	; (800c364 <pbuf_copy+0x140>)
 800c2c4:	f006 fa44 	bl	8012750 <iprintf>
 800c2c8:	f06f 0005 	mvn.w	r0, #5
 800c2cc:	e000      	b.n	800c2d0 <pbuf_copy+0xac>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800c2ce:	2000      	movs	r0, #0
}
 800c2d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (offset_to == p_to->len) {
 800c2d4:	8973      	ldrh	r3, [r6, #10]
 800c2d6:	4598      	cmp	r8, r3
 800c2d8:	d038      	beq.n	800c34c <pbuf_copy+0x128>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800c2da:	896a      	ldrh	r2, [r5, #10]
 800c2dc:	892b      	ldrh	r3, [r5, #8]
 800c2de:	429a      	cmp	r2, r3
 800c2e0:	d0df      	beq.n	800c2a2 <pbuf_copy+0x7e>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800c2e2:	b11e      	cbz	r6, 800c2ec <pbuf_copy+0xc8>
 800c2e4:	8932      	ldrh	r2, [r6, #8]
 800c2e6:	8973      	ldrh	r3, [r6, #10]
 800c2e8:	429a      	cmp	r2, r3
 800c2ea:	d026      	beq.n	800c33a <pbuf_copy+0x116>
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800c2ec:	8974      	ldrh	r4, [r6, #10]
 800c2ee:	eba4 0408 	sub.w	r4, r4, r8
 800c2f2:	896b      	ldrh	r3, [r5, #10]
 800c2f4:	1bdb      	subs	r3, r3, r7
 800c2f6:	429c      	cmp	r4, r3
 800c2f8:	bf28      	it	cs
 800c2fa:	461c      	movcs	r4, r3
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800c2fc:	6870      	ldr	r0, [r6, #4]
 800c2fe:	6869      	ldr	r1, [r5, #4]
 800c300:	4622      	mov	r2, r4
 800c302:	4439      	add	r1, r7
 800c304:	4440      	add	r0, r8
 800c306:	f006 f9b2 	bl	801266e <memcpy>
    offset_to += len;
 800c30a:	44a0      	add	r8, r4
    offset_from += len;
 800c30c:	4427      	add	r7, r4
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800c30e:	8973      	ldrh	r3, [r6, #10]
 800c310:	4543      	cmp	r3, r8
 800c312:	d3a4      	bcc.n	800c25e <pbuf_copy+0x3a>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800c314:	896b      	ldrh	r3, [r5, #10]
 800c316:	42bb      	cmp	r3, r7
 800c318:	d3a9      	bcc.n	800c26e <pbuf_copy+0x4a>
    if (offset_from >= p_from->len) {
 800c31a:	896b      	ldrh	r3, [r5, #10]
 800c31c:	42bb      	cmp	r3, r7
 800c31e:	d8d9      	bhi.n	800c2d4 <pbuf_copy+0xb0>
      p_from = p_from->next;
 800c320:	682d      	ldr	r5, [r5, #0]
    if (offset_to == p_to->len) {
 800c322:	8973      	ldrh	r3, [r6, #10]
 800c324:	4543      	cmp	r3, r8
 800c326:	d0aa      	beq.n	800c27e <pbuf_copy+0x5a>
    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800c328:	2d00      	cmp	r5, #0
 800c32a:	d1b8      	bne.n	800c29e <pbuf_copy+0x7a>
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800c32c:	2e00      	cmp	r6, #0
 800c32e:	d0ce      	beq.n	800c2ce <pbuf_copy+0xaa>
 800c330:	8972      	ldrh	r2, [r6, #10]
 800c332:	8933      	ldrh	r3, [r6, #8]
 800c334:	429a      	cmp	r2, r3
 800c336:	d107      	bne.n	800c348 <pbuf_copy+0x124>
 800c338:	2700      	movs	r7, #0
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c33a:	6833      	ldr	r3, [r6, #0]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d1bc      	bne.n	800c2ba <pbuf_copy+0x96>
  } while (p_from);
 800c340:	2d00      	cmp	r5, #0
 800c342:	d1d3      	bne.n	800c2ec <pbuf_copy+0xc8>
  return ERR_OK;
 800c344:	2000      	movs	r0, #0
 800c346:	e7c3      	b.n	800c2d0 <pbuf_copy+0xac>
 800c348:	2000      	movs	r0, #0
 800c34a:	e7c1      	b.n	800c2d0 <pbuf_copy+0xac>
      p_to = p_to->next;
 800c34c:	6836      	ldr	r6, [r6, #0]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800c34e:	b90e      	cbnz	r6, 800c354 <pbuf_copy+0x130>
 800c350:	2d00      	cmp	r5, #0
 800c352:	d19a      	bne.n	800c28a <pbuf_copy+0x66>
      offset_to = 0;
 800c354:	f04f 0800 	mov.w	r8, #0
 800c358:	e7bf      	b.n	800c2da <pbuf_copy+0xb6>
 800c35a:	bf00      	nop
 800c35c:	0801485c 	.word	0x0801485c
 800c360:	08014a04 	.word	0x08014a04
 800c364:	08013b24 	.word	0x08013b24
 800c368:	08014a4c 	.word	0x08014a4c
 800c36c:	08014a68 	.word	0x08014a68
 800c370:	08014a78 	.word	0x08014a78
 800c374:	08014a34 	.word	0x08014a34

0800c378 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800c378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  const struct pbuf *p;
  u16_t left = 0;
  u16_t buf_copy_len;
  u16_t copied_total = 0;

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800c37c:	b140      	cbz	r0, 800c390 <pbuf_copy_partial+0x18>
 800c37e:	4688      	mov	r8, r1
 800c380:	4692      	mov	sl, r2
 800c382:	4605      	mov	r5, r0
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800c384:	b189      	cbz	r1, 800c3aa <pbuf_copy_partial+0x32>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c386:	b172      	cbz	r2, 800c3a6 <pbuf_copy_partial+0x2e>
  u16_t copied_total = 0;
 800c388:	2700      	movs	r7, #0
  u16_t left = 0;
 800c38a:	463e      	mov	r6, r7
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
      copied_total = (u16_t)(copied_total + buf_copy_len);
      left = (u16_t)(left + buf_copy_len);
      len = (u16_t)(len - buf_copy_len);
      offset = 0;
 800c38c:	46b9      	mov	r9, r7
 800c38e:	e031      	b.n	800c3f4 <pbuf_copy_partial+0x7c>
  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800c390:	4b1c      	ldr	r3, [pc, #112]	; (800c404 <pbuf_copy_partial+0x8c>)
 800c392:	f240 420a 	movw	r2, #1034	; 0x40a
 800c396:	491c      	ldr	r1, [pc, #112]	; (800c408 <pbuf_copy_partial+0x90>)
 800c398:	481c      	ldr	r0, [pc, #112]	; (800c40c <pbuf_copy_partial+0x94>)
 800c39a:	f006 f9d9 	bl	8012750 <iprintf>
 800c39e:	2700      	movs	r7, #0
    }
  }
  return copied_total;
}
 800c3a0:	4638      	mov	r0, r7
 800c3a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  u16_t copied_total = 0;
 800c3a6:	4617      	mov	r7, r2
 800c3a8:	e7fa      	b.n	800c3a0 <pbuf_copy_partial+0x28>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800c3aa:	4b16      	ldr	r3, [pc, #88]	; (800c404 <pbuf_copy_partial+0x8c>)
 800c3ac:	f240 420b 	movw	r2, #1035	; 0x40b
 800c3b0:	4917      	ldr	r1, [pc, #92]	; (800c410 <pbuf_copy_partial+0x98>)
 800c3b2:	4816      	ldr	r0, [pc, #88]	; (800c40c <pbuf_copy_partial+0x94>)
 800c3b4:	f006 f9cc 	bl	8012750 <iprintf>
 800c3b8:	2700      	movs	r7, #0
 800c3ba:	e7f1      	b.n	800c3a0 <pbuf_copy_partial+0x28>
      buf_copy_len = (u16_t)(p->len - offset);
 800c3bc:	896c      	ldrh	r4, [r5, #10]
 800c3be:	1ae4      	subs	r4, r4, r3
 800c3c0:	b2a4      	uxth	r4, r4
      if (buf_copy_len > len) {
 800c3c2:	4554      	cmp	r4, sl
 800c3c4:	bf28      	it	cs
 800c3c6:	4654      	movcs	r4, sl
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800c3c8:	6869      	ldr	r1, [r5, #4]
 800c3ca:	4622      	mov	r2, r4
 800c3cc:	4419      	add	r1, r3
 800c3ce:	eb08 0006 	add.w	r0, r8, r6
 800c3d2:	f006 f94c 	bl	801266e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800c3d6:	4427      	add	r7, r4
 800c3d8:	b2bf      	uxth	r7, r7
      left = (u16_t)(left + buf_copy_len);
 800c3da:	4426      	add	r6, r4
 800c3dc:	b2b6      	uxth	r6, r6
      len = (u16_t)(len - buf_copy_len);
 800c3de:	ebaa 0404 	sub.w	r4, sl, r4
 800c3e2:	fa1f fa84 	uxth.w	sl, r4
      offset = 0;
 800c3e6:	464b      	mov	r3, r9
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800c3e8:	682d      	ldr	r5, [r5, #0]
 800c3ea:	f1ba 0f00 	cmp.w	sl, #0
 800c3ee:	d0d7      	beq.n	800c3a0 <pbuf_copy_partial+0x28>
 800c3f0:	2d00      	cmp	r5, #0
 800c3f2:	d0d5      	beq.n	800c3a0 <pbuf_copy_partial+0x28>
    if ((offset != 0) && (offset >= p->len)) {
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d0e1      	beq.n	800c3bc <pbuf_copy_partial+0x44>
 800c3f8:	8969      	ldrh	r1, [r5, #10]
 800c3fa:	4299      	cmp	r1, r3
 800c3fc:	d8de      	bhi.n	800c3bc <pbuf_copy_partial+0x44>
      offset = (u16_t)(offset - p->len);
 800c3fe:	1a5b      	subs	r3, r3, r1
 800c400:	b29b      	uxth	r3, r3
 800c402:	e7f1      	b.n	800c3e8 <pbuf_copy_partial+0x70>
 800c404:	0801485c 	.word	0x0801485c
 800c408:	08014aa4 	.word	0x08014aa4
 800c40c:	08013b24 	.word	0x08013b24
 800c410:	08014ac4 	.word	0x08014ac4

0800c414 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800c414:	b538      	push	{r3, r4, r5, lr}
 800c416:	4614      	mov	r4, r2
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800c418:	460a      	mov	r2, r1
 800c41a:	8921      	ldrh	r1, [r4, #8]
 800c41c:	f7ff fd94 	bl	800bf48 <pbuf_alloc>
  if (q == NULL) {
 800c420:	4605      	mov	r5, r0
 800c422:	b118      	cbz	r0, 800c42c <pbuf_clone+0x18>
    return NULL;
  }
  err = pbuf_copy(q, p);
 800c424:	4621      	mov	r1, r4
 800c426:	f7ff fefd 	bl	800c224 <pbuf_copy>
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800c42a:	b908      	cbnz	r0, 800c430 <pbuf_clone+0x1c>
  return q;
}
 800c42c:	4628      	mov	r0, r5
 800c42e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800c430:	4b03      	ldr	r3, [pc, #12]	; (800c440 <pbuf_clone+0x2c>)
 800c432:	f240 5224 	movw	r2, #1316	; 0x524
 800c436:	4903      	ldr	r1, [pc, #12]	; (800c444 <pbuf_clone+0x30>)
 800c438:	4803      	ldr	r0, [pc, #12]	; (800c448 <pbuf_clone+0x34>)
 800c43a:	f006 f989 	bl	8012750 <iprintf>
 800c43e:	e7f5      	b.n	800c42c <pbuf_clone+0x18>
 800c440:	0801485c 	.word	0x0801485c
 800c444:	08014ae8 	.word	0x08014ae8
 800c448:	08013b24 	.word	0x08013b24

0800c44c <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 800c44c:	b470      	push	{r4, r5, r6}
  u8_t i;
  u16_t n = 0;
 800c44e:	4b13      	ldr	r3, [pc, #76]	; (800c49c <tcp_new_port+0x50>)
 800c450:	8818      	ldrh	r0, [r3, #0]
{
 800c452:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  struct tcp_pcb *pcb;

again:
  tcp_port++;
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 800c456:	f64f 76ff 	movw	r6, #65535	; 0xffff
 800c45a:	e002      	b.n	800c462 <tcp_new_port+0x16>
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
      if (pcb->local_port == tcp_port) {
        n++;
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 800c45c:	3c01      	subs	r4, #1
 800c45e:	b2a4      	uxth	r4, r4
 800c460:	b1c4      	cbz	r4, 800c494 <tcp_new_port+0x48>
  tcp_port++;
 800c462:	3001      	adds	r0, #1
 800c464:	b280      	uxth	r0, r0
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 800c466:	42b0      	cmp	r0, r6
 800c468:	bf08      	it	eq
 800c46a:	f44f 4040 	moveq.w	r0, #49152	; 0xc000
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800c46e:	490c      	ldr	r1, [pc, #48]	; (800c4a0 <tcp_new_port+0x54>)
 800c470:	f101 0510 	add.w	r5, r1, #16
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800c474:	f851 3b04 	ldr.w	r3, [r1], #4
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	b12b      	cbz	r3, 800c488 <tcp_new_port+0x3c>
      if (pcb->local_port == tcp_port) {
 800c47c:	8ada      	ldrh	r2, [r3, #22]
 800c47e:	4282      	cmp	r2, r0
 800c480:	d0ec      	beq.n	800c45c <tcp_new_port+0x10>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 800c482:	68db      	ldr	r3, [r3, #12]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d1f9      	bne.n	800c47c <tcp_new_port+0x30>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 800c488:	42a9      	cmp	r1, r5
 800c48a:	d1f3      	bne.n	800c474 <tcp_new_port+0x28>
 800c48c:	4b03      	ldr	r3, [pc, #12]	; (800c49c <tcp_new_port+0x50>)
 800c48e:	8018      	strh	r0, [r3, #0]
        goto again;
      }
    }
  }
  return tcp_port;
}
 800c490:	bc70      	pop	{r4, r5, r6}
 800c492:	4770      	bx	lr
 800c494:	4b01      	ldr	r3, [pc, #4]	; (800c49c <tcp_new_port+0x50>)
 800c496:	8018      	strh	r0, [r3, #0]
          return 0;
 800c498:	4620      	mov	r0, r4
 800c49a:	e7f9      	b.n	800c490 <tcp_new_port+0x44>
 800c49c:	2000001c 	.word	0x2000001c
 800c4a0:	08015188 	.word	0x08015188

0800c4a4 <tcp_close_shutdown_fin>:
{
 800c4a4:	b510      	push	{r4, lr}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800c4a6:	4604      	mov	r4, r0
 800c4a8:	b140      	cbz	r0, 800c4bc <tcp_close_shutdown_fin+0x18>
  switch (pcb->state) {
 800c4aa:	7d23      	ldrb	r3, [r4, #20]
 800c4ac:	2b04      	cmp	r3, #4
 800c4ae:	d018      	beq.n	800c4e2 <tcp_close_shutdown_fin+0x3e>
 800c4b0:	2b07      	cmp	r3, #7
 800c4b2:	d01d      	beq.n	800c4f0 <tcp_close_shutdown_fin+0x4c>
 800c4b4:	2b03      	cmp	r3, #3
 800c4b6:	d009      	beq.n	800c4cc <tcp_close_shutdown_fin+0x28>
 800c4b8:	2000      	movs	r0, #0
}
 800c4ba:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800c4bc:	4b14      	ldr	r3, [pc, #80]	; (800c510 <tcp_close_shutdown_fin+0x6c>)
 800c4be:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 800c4c2:	4914      	ldr	r1, [pc, #80]	; (800c514 <tcp_close_shutdown_fin+0x70>)
 800c4c4:	4814      	ldr	r0, [pc, #80]	; (800c518 <tcp_close_shutdown_fin+0x74>)
 800c4c6:	f006 f943 	bl	8012750 <iprintf>
 800c4ca:	e7ee      	b.n	800c4aa <tcp_close_shutdown_fin+0x6>
      err = tcp_send_fin(pcb);
 800c4cc:	4620      	mov	r0, r4
 800c4ce:	f003 fbb9 	bl	800fc44 <tcp_send_fin>
      if (err == ERR_OK) {
 800c4d2:	b9a0      	cbnz	r0, 800c4fe <tcp_close_shutdown_fin+0x5a>
        pcb->state = FIN_WAIT_1;
 800c4d4:	2305      	movs	r3, #5
 800c4d6:	7523      	strb	r3, [r4, #20]
    tcp_output(pcb);
 800c4d8:	4620      	mov	r0, r4
 800c4da:	f003 fd39 	bl	800ff50 <tcp_output>
  return err;
 800c4de:	2000      	movs	r0, #0
 800c4e0:	e7eb      	b.n	800c4ba <tcp_close_shutdown_fin+0x16>
      err = tcp_send_fin(pcb);
 800c4e2:	4620      	mov	r0, r4
 800c4e4:	f003 fbae 	bl	800fc44 <tcp_send_fin>
      if (err == ERR_OK) {
 800c4e8:	b948      	cbnz	r0, 800c4fe <tcp_close_shutdown_fin+0x5a>
        pcb->state = FIN_WAIT_1;
 800c4ea:	2305      	movs	r3, #5
 800c4ec:	7523      	strb	r3, [r4, #20]
 800c4ee:	e7f3      	b.n	800c4d8 <tcp_close_shutdown_fin+0x34>
      err = tcp_send_fin(pcb);
 800c4f0:	4620      	mov	r0, r4
 800c4f2:	f003 fba7 	bl	800fc44 <tcp_send_fin>
      if (err == ERR_OK) {
 800c4f6:	b910      	cbnz	r0, 800c4fe <tcp_close_shutdown_fin+0x5a>
        pcb->state = LAST_ACK;
 800c4f8:	2309      	movs	r3, #9
 800c4fa:	7523      	strb	r3, [r4, #20]
 800c4fc:	e7ec      	b.n	800c4d8 <tcp_close_shutdown_fin+0x34>
  } else if (err == ERR_MEM) {
 800c4fe:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c502:	d1da      	bne.n	800c4ba <tcp_close_shutdown_fin+0x16>
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800c504:	8b63      	ldrh	r3, [r4, #26]
 800c506:	f043 0308 	orr.w	r3, r3, #8
 800c50a:	8363      	strh	r3, [r4, #26]
    return ERR_OK;
 800c50c:	2000      	movs	r0, #0
 800c50e:	e7d4      	b.n	800c4ba <tcp_close_shutdown_fin+0x16>
 800c510:	08014afc 	.word	0x08014afc
 800c514:	08014b2c 	.word	0x08014b2c
 800c518:	08013b24 	.word	0x08013b24

0800c51c <tcp_init>:
{
 800c51c:	b508      	push	{r3, lr}
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800c51e:	f006 f92f 	bl	8012780 <rand>
 800c522:	4b02      	ldr	r3, [pc, #8]	; (800c52c <tcp_init+0x10>)
 800c524:	4303      	orrs	r3, r0
 800c526:	4a02      	ldr	r2, [pc, #8]	; (800c530 <tcp_init+0x14>)
 800c528:	8013      	strh	r3, [r2, #0]
}
 800c52a:	bd08      	pop	{r3, pc}
 800c52c:	ffffc000 	.word	0xffffc000
 800c530:	2000001c 	.word	0x2000001c

0800c534 <tcp_free>:
{
 800c534:	b510      	push	{r4, lr}
 800c536:	4604      	mov	r4, r0
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c538:	7d03      	ldrb	r3, [r0, #20]
 800c53a:	2b01      	cmp	r3, #1
 800c53c:	d004      	beq.n	800c548 <tcp_free+0x14>
  memp_free(MEMP_TCP_PCB, pcb);
 800c53e:	4621      	mov	r1, r4
 800c540:	2001      	movs	r0, #1
 800c542:	f7ff f9d1 	bl	800b8e8 <memp_free>
}
 800c546:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800c548:	4b03      	ldr	r3, [pc, #12]	; (800c558 <tcp_free+0x24>)
 800c54a:	22d4      	movs	r2, #212	; 0xd4
 800c54c:	4903      	ldr	r1, [pc, #12]	; (800c55c <tcp_free+0x28>)
 800c54e:	4804      	ldr	r0, [pc, #16]	; (800c560 <tcp_free+0x2c>)
 800c550:	f006 f8fe 	bl	8012750 <iprintf>
 800c554:	e7f3      	b.n	800c53e <tcp_free+0xa>
 800c556:	bf00      	nop
 800c558:	08014afc 	.word	0x08014afc
 800c55c:	08014b38 	.word	0x08014b38
 800c560:	08013b24 	.word	0x08013b24

0800c564 <tcp_bind>:
{
 800c564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ipaddr = IP4_ADDR_ANY;
 800c566:	4c27      	ldr	r4, [pc, #156]	; (800c604 <tcp_bind+0xa0>)
 800c568:	2900      	cmp	r1, #0
 800c56a:	bf18      	it	ne
 800c56c:	460c      	movne	r4, r1
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800c56e:	b168      	cbz	r0, 800c58c <tcp_bind+0x28>
 800c570:	4605      	mov	r5, r0
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800c572:	7d03      	ldrb	r3, [r0, #20]
 800c574:	b9a3      	cbnz	r3, 800c5a0 <tcp_bind+0x3c>
  if (port == 0) {
 800c576:	b1ea      	cbz	r2, 800c5b4 <tcp_bind+0x50>
 800c578:	4e23      	ldr	r6, [pc, #140]	; (800c608 <tcp_bind+0xa4>)
 800c57a:	f106 0710 	add.w	r7, r6, #16
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800c57e:	f856 3b04 	ldr.w	r3, [r6], #4
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	bb53      	cbnz	r3, 800c5dc <tcp_bind+0x78>
    for (i = 0; i < max_pcb_list; i++) {
 800c586:	42be      	cmp	r6, r7
 800c588:	d1f9      	bne.n	800c57e <tcp_bind+0x1a>
 800c58a:	e017      	b.n	800c5bc <tcp_bind+0x58>
  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 800c58c:	4b1f      	ldr	r3, [pc, #124]	; (800c60c <tcp_bind+0xa8>)
 800c58e:	f240 22a9 	movw	r2, #681	; 0x2a9
 800c592:	491f      	ldr	r1, [pc, #124]	; (800c610 <tcp_bind+0xac>)
 800c594:	481f      	ldr	r0, [pc, #124]	; (800c614 <tcp_bind+0xb0>)
 800c596:	f006 f8db 	bl	8012750 <iprintf>
 800c59a:	f06f 000f 	mvn.w	r0, #15
 800c59e:	e019      	b.n	800c5d4 <tcp_bind+0x70>
  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 800c5a0:	4b1a      	ldr	r3, [pc, #104]	; (800c60c <tcp_bind+0xa8>)
 800c5a2:	f240 22ab 	movw	r2, #683	; 0x2ab
 800c5a6:	491c      	ldr	r1, [pc, #112]	; (800c618 <tcp_bind+0xb4>)
 800c5a8:	481a      	ldr	r0, [pc, #104]	; (800c614 <tcp_bind+0xb0>)
 800c5aa:	f006 f8d1 	bl	8012750 <iprintf>
 800c5ae:	f06f 0005 	mvn.w	r0, #5
 800c5b2:	e00f      	b.n	800c5d4 <tcp_bind+0x70>
    port = tcp_new_port();
 800c5b4:	f7ff ff4a 	bl	800c44c <tcp_new_port>
    if (port == 0) {
 800c5b8:	4602      	mov	r2, r0
 800c5ba:	b1e8      	cbz	r0, 800c5f8 <tcp_bind+0x94>
  if (!ip_addr_isany(ipaddr)
 800c5bc:	b114      	cbz	r4, 800c5c4 <tcp_bind+0x60>
 800c5be:	6823      	ldr	r3, [r4, #0]
 800c5c0:	b103      	cbz	r3, 800c5c4 <tcp_bind+0x60>
    ip_addr_set(&pcb->local_ip, ipaddr);
 800c5c2:	602b      	str	r3, [r5, #0]
  pcb->local_port = port;
 800c5c4:	82ea      	strh	r2, [r5, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 800c5c6:	4b15      	ldr	r3, [pc, #84]	; (800c61c <tcp_bind+0xb8>)
 800c5c8:	681a      	ldr	r2, [r3, #0]
 800c5ca:	60ea      	str	r2, [r5, #12]
 800c5cc:	601d      	str	r5, [r3, #0]
 800c5ce:	f003 ffc9 	bl	8010564 <tcp_timer_needed>
  return ERR_OK;
 800c5d2:	2000      	movs	r0, #0
}
 800c5d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 800c5d6:	68db      	ldr	r3, [r3, #12]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d0d4      	beq.n	800c586 <tcp_bind+0x22>
        if (cpcb->local_port == port) {
 800c5dc:	8ad8      	ldrh	r0, [r3, #22]
 800c5de:	4290      	cmp	r0, r2
 800c5e0:	d1f9      	bne.n	800c5d6 <tcp_bind+0x72>
                (ip_addr_isany(&cpcb->local_ip) ||
 800c5e2:	6819      	ldr	r1, [r3, #0]
 800c5e4:	b15c      	cbz	r4, 800c5fe <tcp_bind+0x9a>
 800c5e6:	b151      	cbz	r1, 800c5fe <tcp_bind+0x9a>
                 ip_addr_isany(ipaddr) ||
 800c5e8:	6820      	ldr	r0, [r4, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 800c5ea:	4281      	cmp	r1, r0
 800c5ec:	d001      	beq.n	800c5f2 <tcp_bind+0x8e>
 800c5ee:	2800      	cmp	r0, #0
 800c5f0:	d1f1      	bne.n	800c5d6 <tcp_bind+0x72>
              return ERR_USE;
 800c5f2:	f06f 0007 	mvn.w	r0, #7
 800c5f6:	e7ed      	b.n	800c5d4 <tcp_bind+0x70>
      return ERR_BUF;
 800c5f8:	f06f 0001 	mvn.w	r0, #1
 800c5fc:	e7ea      	b.n	800c5d4 <tcp_bind+0x70>
              return ERR_USE;
 800c5fe:	f06f 0007 	mvn.w	r0, #7
 800c602:	e7e7      	b.n	800c5d4 <tcp_bind+0x70>
 800c604:	080161a8 	.word	0x080161a8
 800c608:	08015188 	.word	0x08015188
 800c60c:	08014afc 	.word	0x08014afc
 800c610:	08014b4c 	.word	0x08014b4c
 800c614:	08013b24 	.word	0x08013b24
 800c618:	08014b64 	.word	0x08014b64
 800c61c:	2001839c 	.word	0x2001839c

0800c620 <tcp_listen_with_backlog_and_err>:
{
 800c620:	b570      	push	{r4, r5, r6, lr}
 800c622:	4616      	mov	r6, r2
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800c624:	4604      	mov	r4, r0
 800c626:	b330      	cbz	r0, 800c676 <tcp_listen_with_backlog_and_err+0x56>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800c628:	7d03      	ldrb	r3, [r0, #20]
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d12e      	bne.n	800c68c <tcp_listen_with_backlog_and_err+0x6c>
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 800c62e:	2002      	movs	r0, #2
 800c630:	f7ff f940 	bl	800b8b4 <memp_malloc>
  if (lpcb == NULL) {
 800c634:	4605      	mov	r5, r0
 800c636:	2800      	cmp	r0, #0
 800c638:	d04b      	beq.n	800c6d2 <tcp_listen_with_backlog_and_err+0xb2>
  lpcb->callback_arg = pcb->callback_arg;
 800c63a:	6923      	ldr	r3, [r4, #16]
 800c63c:	6103      	str	r3, [r0, #16]
  lpcb->local_port = pcb->local_port;
 800c63e:	8ae3      	ldrh	r3, [r4, #22]
 800c640:	82c3      	strh	r3, [r0, #22]
  lpcb->state = LISTEN;
 800c642:	2301      	movs	r3, #1
 800c644:	7503      	strb	r3, [r0, #20]
  lpcb->prio = pcb->prio;
 800c646:	7d63      	ldrb	r3, [r4, #21]
 800c648:	7543      	strb	r3, [r0, #21]
  lpcb->so_options = pcb->so_options;
 800c64a:	7a63      	ldrb	r3, [r4, #9]
 800c64c:	7243      	strb	r3, [r0, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 800c64e:	2300      	movs	r3, #0
 800c650:	7203      	strb	r3, [r0, #8]
  lpcb->ttl = pcb->ttl;
 800c652:	7ae3      	ldrb	r3, [r4, #11]
 800c654:	72c3      	strb	r3, [r0, #11]
  lpcb->tos = pcb->tos;
 800c656:	7aa3      	ldrb	r3, [r4, #10]
 800c658:	7283      	strb	r3, [r0, #10]
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 800c65a:	6823      	ldr	r3, [r4, #0]
 800c65c:	6003      	str	r3, [r0, #0]
  if (pcb->local_port != 0) {
 800c65e:	8ae3      	ldrh	r3, [r4, #22]
 800c660:	b33b      	cbz	r3, 800c6b2 <tcp_listen_with_backlog_and_err+0x92>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800c662:	4b1d      	ldr	r3, [pc, #116]	; (800c6d8 <tcp_listen_with_backlog_and_err+0xb8>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	42a3      	cmp	r3, r4
 800c668:	d01b      	beq.n	800c6a2 <tcp_listen_with_backlog_and_err+0x82>
 800c66a:	b303      	cbz	r3, 800c6ae <tcp_listen_with_backlog_and_err+0x8e>
 800c66c:	68da      	ldr	r2, [r3, #12]
 800c66e:	42a2      	cmp	r2, r4
 800c670:	d01b      	beq.n	800c6aa <tcp_listen_with_backlog_and_err+0x8a>
 800c672:	4613      	mov	r3, r2
 800c674:	e7f9      	b.n	800c66a <tcp_listen_with_backlog_and_err+0x4a>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800c676:	4b19      	ldr	r3, [pc, #100]	; (800c6dc <tcp_listen_with_backlog_and_err+0xbc>)
 800c678:	f240 3259 	movw	r2, #857	; 0x359
 800c67c:	4918      	ldr	r1, [pc, #96]	; (800c6e0 <tcp_listen_with_backlog_and_err+0xc0>)
 800c67e:	4819      	ldr	r0, [pc, #100]	; (800c6e4 <tcp_listen_with_backlog_and_err+0xc4>)
 800c680:	f006 f866 	bl	8012750 <iprintf>
  struct tcp_pcb_listen *lpcb = NULL;
 800c684:	4625      	mov	r5, r4
  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 800c686:	f06f 030f 	mvn.w	r3, #15
 800c68a:	e01e      	b.n	800c6ca <tcp_listen_with_backlog_and_err+0xaa>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800c68c:	4b13      	ldr	r3, [pc, #76]	; (800c6dc <tcp_listen_with_backlog_and_err+0xbc>)
 800c68e:	f240 325a 	movw	r2, #858	; 0x35a
 800c692:	4915      	ldr	r1, [pc, #84]	; (800c6e8 <tcp_listen_with_backlog_and_err+0xc8>)
 800c694:	4813      	ldr	r0, [pc, #76]	; (800c6e4 <tcp_listen_with_backlog_and_err+0xc4>)
 800c696:	f006 f85b 	bl	8012750 <iprintf>
 800c69a:	f06f 030e 	mvn.w	r3, #14
  struct tcp_pcb_listen *lpcb = NULL;
 800c69e:	2500      	movs	r5, #0
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 800c6a0:	e013      	b.n	800c6ca <tcp_listen_with_backlog_and_err+0xaa>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 800c6a2:	68e2      	ldr	r2, [r4, #12]
 800c6a4:	4b0c      	ldr	r3, [pc, #48]	; (800c6d8 <tcp_listen_with_backlog_and_err+0xb8>)
 800c6a6:	601a      	str	r2, [r3, #0]
 800c6a8:	e001      	b.n	800c6ae <tcp_listen_with_backlog_and_err+0x8e>
 800c6aa:	68e2      	ldr	r2, [r4, #12]
 800c6ac:	60da      	str	r2, [r3, #12]
 800c6ae:	2300      	movs	r3, #0
 800c6b0:	60e3      	str	r3, [r4, #12]
  tcp_free(pcb);
 800c6b2:	4620      	mov	r0, r4
 800c6b4:	f7ff ff3e 	bl	800c534 <tcp_free>
  lpcb->accept = tcp_accept_null;
 800c6b8:	4b0c      	ldr	r3, [pc, #48]	; (800c6ec <tcp_listen_with_backlog_and_err+0xcc>)
 800c6ba:	61ab      	str	r3, [r5, #24]
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 800c6bc:	4b0c      	ldr	r3, [pc, #48]	; (800c6f0 <tcp_listen_with_backlog_and_err+0xd0>)
 800c6be:	681a      	ldr	r2, [r3, #0]
 800c6c0:	60ea      	str	r2, [r5, #12]
 800c6c2:	601d      	str	r5, [r3, #0]
 800c6c4:	f003 ff4e 	bl	8010564 <tcp_timer_needed>
  res = ERR_OK;
 800c6c8:	2300      	movs	r3, #0
  if (err != NULL) {
 800c6ca:	b106      	cbz	r6, 800c6ce <tcp_listen_with_backlog_and_err+0xae>
    *err = res;
 800c6cc:	7033      	strb	r3, [r6, #0]
}
 800c6ce:	4628      	mov	r0, r5
 800c6d0:	bd70      	pop	{r4, r5, r6, pc}
    res = ERR_MEM;
 800c6d2:	f04f 33ff 	mov.w	r3, #4294967295
 800c6d6:	e7f8      	b.n	800c6ca <tcp_listen_with_backlog_and_err+0xaa>
 800c6d8:	2001839c 	.word	0x2001839c
 800c6dc:	08014afc 	.word	0x08014afc
 800c6e0:	08014b8c 	.word	0x08014b8c
 800c6e4:	08013b24 	.word	0x08013b24
 800c6e8:	08014bbc 	.word	0x08014bbc
 800c6ec:	0800cc21 	.word	0x0800cc21
 800c6f0:	20018398 	.word	0x20018398

0800c6f4 <tcp_update_rcv_ann_wnd>:
{
 800c6f4:	b538      	push	{r3, r4, r5, lr}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800c6f6:	4604      	mov	r4, r0
 800c6f8:	b178      	cbz	r0, 800c71a <tcp_update_rcv_ann_wnd+0x26>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800c6fa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c6fc:	8d21      	ldrh	r1, [r4, #40]	; 0x28
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800c6fe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800c700:	1948      	adds	r0, r1, r5
 800c702:	1a80      	subs	r0, r0, r2
  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800c704:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800c706:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800c70a:	bf94      	ite	ls
 800c70c:	1ac3      	subls	r3, r0, r3
 800c70e:	f5a0 6386 	subhi.w	r3, r0, #1072	; 0x430
 800c712:	2b00      	cmp	r3, #0
 800c714:	db09      	blt.n	800c72a <tcp_update_rcv_ann_wnd+0x36>
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800c716:	8561      	strh	r1, [r4, #42]	; 0x2a
}
 800c718:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800c71a:	4b0e      	ldr	r3, [pc, #56]	; (800c754 <tcp_update_rcv_ann_wnd+0x60>)
 800c71c:	f240 32a6 	movw	r2, #934	; 0x3a6
 800c720:	490d      	ldr	r1, [pc, #52]	; (800c758 <tcp_update_rcv_ann_wnd+0x64>)
 800c722:	480e      	ldr	r0, [pc, #56]	; (800c75c <tcp_update_rcv_ann_wnd+0x68>)
 800c724:	f006 f814 	bl	8012750 <iprintf>
 800c728:	e7e7      	b.n	800c6fa <tcp_update_rcv_ann_wnd+0x6>
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800c72a:	1aab      	subs	r3, r5, r2
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	dd02      	ble.n	800c736 <tcp_update_rcv_ann_wnd+0x42>
      pcb->rcv_ann_wnd = 0;
 800c730:	2000      	movs	r0, #0
 800c732:	8560      	strh	r0, [r4, #42]	; 0x2a
 800c734:	e7f0      	b.n	800c718 <tcp_update_rcv_ann_wnd+0x24>
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800c736:	1b55      	subs	r5, r2, r5
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800c738:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 800c73c:	d202      	bcs.n	800c744 <tcp_update_rcv_ann_wnd+0x50>
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800c73e:	8565      	strh	r5, [r4, #42]	; 0x2a
    return 0;
 800c740:	2000      	movs	r0, #0
 800c742:	e7e9      	b.n	800c718 <tcp_update_rcv_ann_wnd+0x24>
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800c744:	4b03      	ldr	r3, [pc, #12]	; (800c754 <tcp_update_rcv_ann_wnd+0x60>)
 800c746:	f240 32b6 	movw	r2, #950	; 0x3b6
 800c74a:	4905      	ldr	r1, [pc, #20]	; (800c760 <tcp_update_rcv_ann_wnd+0x6c>)
 800c74c:	4803      	ldr	r0, [pc, #12]	; (800c75c <tcp_update_rcv_ann_wnd+0x68>)
 800c74e:	f005 ffff 	bl	8012750 <iprintf>
 800c752:	e7f4      	b.n	800c73e <tcp_update_rcv_ann_wnd+0x4a>
 800c754:	08014afc 	.word	0x08014afc
 800c758:	08014bf4 	.word	0x08014bf4
 800c75c:	08013b24 	.word	0x08013b24
 800c760:	08014c18 	.word	0x08014c18

0800c764 <tcp_recved>:
{
 800c764:	b538      	push	{r3, r4, r5, lr}
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800c766:	b1b0      	cbz	r0, 800c796 <tcp_recved+0x32>
 800c768:	460c      	mov	r4, r1
 800c76a:	4605      	mov	r5, r0
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800c76c:	7d03      	ldrb	r3, [r0, #20]
 800c76e:	2b01      	cmp	r3, #1
 800c770:	d019      	beq.n	800c7a6 <tcp_recved+0x42>
  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800c772:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
 800c774:	1919      	adds	r1, r3, r4
 800c776:	b289      	uxth	r1, r1
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800c778:	428b      	cmp	r3, r1
 800c77a:	d802      	bhi.n	800c782 <tcp_recved+0x1e>
 800c77c:	f5b1 6f06 	cmp.w	r1, #2144	; 0x860
 800c780:	d901      	bls.n	800c786 <tcp_recved+0x22>
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800c782:	f44f 6106 	mov.w	r1, #2144	; 0x860
 800c786:	8529      	strh	r1, [r5, #40]	; 0x28
  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800c788:	4628      	mov	r0, r5
 800c78a:	f7ff ffb3 	bl	800c6f4 <tcp_update_rcv_ann_wnd>
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800c78e:	f5b0 7f06 	cmp.w	r0, #536	; 0x218
 800c792:	d210      	bcs.n	800c7b6 <tcp_recved+0x52>
}
 800c794:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800c796:	4b0c      	ldr	r3, [pc, #48]	; (800c7c8 <tcp_recved+0x64>)
 800c798:	f240 32cf 	movw	r2, #975	; 0x3cf
 800c79c:	490b      	ldr	r1, [pc, #44]	; (800c7cc <tcp_recved+0x68>)
 800c79e:	480c      	ldr	r0, [pc, #48]	; (800c7d0 <tcp_recved+0x6c>)
 800c7a0:	f005 ffd6 	bl	8012750 <iprintf>
 800c7a4:	e7f6      	b.n	800c794 <tcp_recved+0x30>
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800c7a6:	4b08      	ldr	r3, [pc, #32]	; (800c7c8 <tcp_recved+0x64>)
 800c7a8:	f240 32d2 	movw	r2, #978	; 0x3d2
 800c7ac:	4909      	ldr	r1, [pc, #36]	; (800c7d4 <tcp_recved+0x70>)
 800c7ae:	4808      	ldr	r0, [pc, #32]	; (800c7d0 <tcp_recved+0x6c>)
 800c7b0:	f005 ffce 	bl	8012750 <iprintf>
 800c7b4:	e7dd      	b.n	800c772 <tcp_recved+0xe>
    tcp_ack_now(pcb);
 800c7b6:	8b6b      	ldrh	r3, [r5, #26]
 800c7b8:	f043 0302 	orr.w	r3, r3, #2
 800c7bc:	836b      	strh	r3, [r5, #26]
    tcp_output(pcb);
 800c7be:	4628      	mov	r0, r5
 800c7c0:	f003 fbc6 	bl	800ff50 <tcp_output>
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
 800c7c4:	e7e6      	b.n	800c794 <tcp_recved+0x30>
 800c7c6:	bf00      	nop
 800c7c8:	08014afc 	.word	0x08014afc
 800c7cc:	08014c34 	.word	0x08014c34
 800c7d0:	08013b24 	.word	0x08013b24
 800c7d4:	08014c4c 	.word	0x08014c4c

0800c7d8 <tcp_seg_free>:
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
  if (seg != NULL) {
 800c7d8:	b150      	cbz	r0, 800c7f0 <tcp_seg_free+0x18>
{
 800c7da:	b510      	push	{r4, lr}
 800c7dc:	4604      	mov	r4, r0
    if (seg->p != NULL) {
 800c7de:	6840      	ldr	r0, [r0, #4]
 800c7e0:	b108      	cbz	r0, 800c7e6 <tcp_seg_free+0xe>
      pbuf_free(seg->p);
 800c7e2:	f7ff fb41 	bl	800be68 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800c7e6:	4621      	mov	r1, r4
 800c7e8:	2003      	movs	r0, #3
 800c7ea:	f7ff f87d 	bl	800b8e8 <memp_free>
  }
}
 800c7ee:	bd10      	pop	{r4, pc}
 800c7f0:	4770      	bx	lr

0800c7f2 <tcp_segs_free>:
{
 800c7f2:	b510      	push	{r4, lr}
  while (seg != NULL) {
 800c7f4:	4604      	mov	r4, r0
 800c7f6:	b128      	cbz	r0, 800c804 <tcp_segs_free+0x12>
    struct tcp_seg *next = seg->next;
 800c7f8:	4620      	mov	r0, r4
 800c7fa:	6824      	ldr	r4, [r4, #0]
    tcp_seg_free(seg);
 800c7fc:	f7ff ffec 	bl	800c7d8 <tcp_seg_free>
  while (seg != NULL) {
 800c800:	2c00      	cmp	r4, #0
 800c802:	d1f9      	bne.n	800c7f8 <tcp_segs_free+0x6>
}
 800c804:	bd10      	pop	{r4, pc}
	...

0800c808 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800c808:	b538      	push	{r3, r4, r5, lr}
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800c80a:	4605      	mov	r5, r0
 800c80c:	b188      	cbz	r0, 800c832 <tcp_seg_copy+0x2a>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800c80e:	2003      	movs	r0, #3
 800c810:	f7ff f850 	bl	800b8b4 <memp_malloc>
  if (cseg == NULL) {
 800c814:	4604      	mov	r4, r0
 800c816:	b150      	cbz	r0, 800c82e <tcp_seg_copy+0x26>
    return NULL;
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800c818:	6828      	ldr	r0, [r5, #0]
 800c81a:	6869      	ldr	r1, [r5, #4]
 800c81c:	68aa      	ldr	r2, [r5, #8]
 800c81e:	68eb      	ldr	r3, [r5, #12]
 800c820:	6020      	str	r0, [r4, #0]
 800c822:	6061      	str	r1, [r4, #4]
 800c824:	60a2      	str	r2, [r4, #8]
 800c826:	60e3      	str	r3, [r4, #12]
  pbuf_ref(cseg->p);
 800c828:	6860      	ldr	r0, [r4, #4]
 800c82a:	f7ff fca1 	bl	800c170 <pbuf_ref>
  return cseg;
}
 800c82e:	4620      	mov	r0, r4
 800c830:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800c832:	4b04      	ldr	r3, [pc, #16]	; (800c844 <tcp_seg_copy+0x3c>)
 800c834:	f240 6282 	movw	r2, #1666	; 0x682
 800c838:	4903      	ldr	r1, [pc, #12]	; (800c848 <tcp_seg_copy+0x40>)
 800c83a:	4804      	ldr	r0, [pc, #16]	; (800c84c <tcp_seg_copy+0x44>)
 800c83c:	f005 ff88 	bl	8012750 <iprintf>
 800c840:	e7e5      	b.n	800c80e <tcp_seg_copy+0x6>
 800c842:	bf00      	nop
 800c844:	08014afc 	.word	0x08014afc
 800c848:	08014c74 	.word	0x08014c74
 800c84c:	08013b24 	.word	0x08013b24

0800c850 <tcp_arg>:
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 800c850:	b100      	cbz	r0, 800c854 <tcp_arg+0x4>
    pcb->callback_arg = arg;
 800c852:	6101      	str	r1, [r0, #16]
  }
}
 800c854:	4770      	bx	lr
	...

0800c858 <tcp_recv>:
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800c858:	b180      	cbz	r0, 800c87c <tcp_recv+0x24>
{
 800c85a:	b538      	push	{r3, r4, r5, lr}
 800c85c:	460c      	mov	r4, r1
 800c85e:	4605      	mov	r5, r0
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800c860:	7d03      	ldrb	r3, [r0, #20]
 800c862:	2b01      	cmp	r3, #1
 800c864:	d002      	beq.n	800c86c <tcp_recv+0x14>
    pcb->recv = recv;
 800c866:	f8c5 4084 	str.w	r4, [r5, #132]	; 0x84
  }
}
 800c86a:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 800c86c:	4b04      	ldr	r3, [pc, #16]	; (800c880 <tcp_recv+0x28>)
 800c86e:	f240 72df 	movw	r2, #2015	; 0x7df
 800c872:	4904      	ldr	r1, [pc, #16]	; (800c884 <tcp_recv+0x2c>)
 800c874:	4804      	ldr	r0, [pc, #16]	; (800c888 <tcp_recv+0x30>)
 800c876:	f005 ff6b 	bl	8012750 <iprintf>
 800c87a:	e7f4      	b.n	800c866 <tcp_recv+0xe>
 800c87c:	4770      	bx	lr
 800c87e:	bf00      	nop
 800c880:	08014afc 	.word	0x08014afc
 800c884:	08014c90 	.word	0x08014c90
 800c888:	08013b24 	.word	0x08013b24

0800c88c <tcp_sent>:
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800c88c:	b180      	cbz	r0, 800c8b0 <tcp_sent+0x24>
{
 800c88e:	b538      	push	{r3, r4, r5, lr}
 800c890:	460c      	mov	r4, r1
 800c892:	4605      	mov	r5, r0
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800c894:	7d03      	ldrb	r3, [r0, #20]
 800c896:	2b01      	cmp	r3, #1
 800c898:	d002      	beq.n	800c8a0 <tcp_sent+0x14>
    pcb->sent = sent;
 800c89a:	f8c5 4080 	str.w	r4, [r5, #128]	; 0x80
  }
}
 800c89e:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 800c8a0:	4b04      	ldr	r3, [pc, #16]	; (800c8b4 <tcp_sent+0x28>)
 800c8a2:	f240 72f3 	movw	r2, #2035	; 0x7f3
 800c8a6:	4904      	ldr	r1, [pc, #16]	; (800c8b8 <tcp_sent+0x2c>)
 800c8a8:	4804      	ldr	r0, [pc, #16]	; (800c8bc <tcp_sent+0x30>)
 800c8aa:	f005 ff51 	bl	8012750 <iprintf>
 800c8ae:	e7f4      	b.n	800c89a <tcp_sent+0xe>
 800c8b0:	4770      	bx	lr
 800c8b2:	bf00      	nop
 800c8b4:	08014afc 	.word	0x08014afc
 800c8b8:	08014cb8 	.word	0x08014cb8
 800c8bc:	08013b24 	.word	0x08013b24

0800c8c0 <tcp_err>:
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 800c8c0:	b180      	cbz	r0, 800c8e4 <tcp_err+0x24>
{
 800c8c2:	b538      	push	{r3, r4, r5, lr}
 800c8c4:	460c      	mov	r4, r1
 800c8c6:	4605      	mov	r5, r0
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800c8c8:	7d03      	ldrb	r3, [r0, #20]
 800c8ca:	2b01      	cmp	r3, #1
 800c8cc:	d002      	beq.n	800c8d4 <tcp_err+0x14>
    pcb->errf = err;
 800c8ce:	f8c5 4090 	str.w	r4, [r5, #144]	; 0x90
  }
}
 800c8d2:	bd38      	pop	{r3, r4, r5, pc}
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 800c8d4:	4b04      	ldr	r3, [pc, #16]	; (800c8e8 <tcp_err+0x28>)
 800c8d6:	f640 020d 	movw	r2, #2061	; 0x80d
 800c8da:	4904      	ldr	r1, [pc, #16]	; (800c8ec <tcp_err+0x2c>)
 800c8dc:	4804      	ldr	r0, [pc, #16]	; (800c8f0 <tcp_err+0x30>)
 800c8de:	f005 ff37 	bl	8012750 <iprintf>
 800c8e2:	e7f4      	b.n	800c8ce <tcp_err+0xe>
 800c8e4:	4770      	bx	lr
 800c8e6:	bf00      	nop
 800c8e8:	08014afc 	.word	0x08014afc
 800c8ec:	08014ce0 	.word	0x08014ce0
 800c8f0:	08013b24 	.word	0x08013b24

0800c8f4 <tcp_accept>:
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 800c8f4:	b118      	cbz	r0, 800c8fe <tcp_accept+0xa>
 800c8f6:	7d02      	ldrb	r2, [r0, #20]
 800c8f8:	2a01      	cmp	r2, #1
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
    lpcb->accept = accept;
 800c8fa:	bf08      	it	eq
 800c8fc:	6181      	streq	r1, [r0, #24]
  }
}
 800c8fe:	4770      	bx	lr

0800c900 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 800c900:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800c902:	b148      	cbz	r0, 800c918 <tcp_poll+0x18>
 800c904:	460d      	mov	r5, r1
 800c906:	4614      	mov	r4, r2
 800c908:	4606      	mov	r6, r0
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800c90a:	7d03      	ldrb	r3, [r0, #20]
 800c90c:	2b01      	cmp	r3, #1
 800c90e:	d00b      	beq.n	800c928 <tcp_poll+0x28>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 800c910:	f8c6 508c 	str.w	r5, [r6, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 800c914:	7774      	strb	r4, [r6, #29]
}
 800c916:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 800c918:	4b07      	ldr	r3, [pc, #28]	; (800c938 <tcp_poll+0x38>)
 800c91a:	f640 023d 	movw	r2, #2109	; 0x83d
 800c91e:	4907      	ldr	r1, [pc, #28]	; (800c93c <tcp_poll+0x3c>)
 800c920:	4807      	ldr	r0, [pc, #28]	; (800c940 <tcp_poll+0x40>)
 800c922:	f005 ff15 	bl	8012750 <iprintf>
 800c926:	e7f6      	b.n	800c916 <tcp_poll+0x16>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 800c928:	4b03      	ldr	r3, [pc, #12]	; (800c938 <tcp_poll+0x38>)
 800c92a:	f640 023e 	movw	r2, #2110	; 0x83e
 800c92e:	4905      	ldr	r1, [pc, #20]	; (800c944 <tcp_poll+0x44>)
 800c930:	4803      	ldr	r0, [pc, #12]	; (800c940 <tcp_poll+0x40>)
 800c932:	f005 ff0d 	bl	8012750 <iprintf>
 800c936:	e7eb      	b.n	800c910 <tcp_poll+0x10>
 800c938:	08014afc 	.word	0x08014afc
 800c93c:	08014d08 	.word	0x08014d08
 800c940:	08013b24 	.word	0x08013b24
 800c944:	08014d20 	.word	0x08014d20

0800c948 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800c948:	b508      	push	{r3, lr}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800c94a:	b130      	cbz	r0, 800c95a <tcp_next_iss+0x12>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800c94c:	4b07      	ldr	r3, [pc, #28]	; (800c96c <tcp_next_iss+0x24>)
 800c94e:	6818      	ldr	r0, [r3, #0]
 800c950:	4a07      	ldr	r2, [pc, #28]	; (800c970 <tcp_next_iss+0x28>)
 800c952:	6812      	ldr	r2, [r2, #0]
 800c954:	4410      	add	r0, r2
 800c956:	6018      	str	r0, [r3, #0]
  return iss;
#endif /* LWIP_HOOK_TCP_ISN */
}
 800c958:	bd08      	pop	{r3, pc}
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800c95a:	4b06      	ldr	r3, [pc, #24]	; (800c974 <tcp_next_iss+0x2c>)
 800c95c:	f640 02af 	movw	r2, #2223	; 0x8af
 800c960:	4905      	ldr	r1, [pc, #20]	; (800c978 <tcp_next_iss+0x30>)
 800c962:	4806      	ldr	r0, [pc, #24]	; (800c97c <tcp_next_iss+0x34>)
 800c964:	f005 fef4 	bl	8012750 <iprintf>
 800c968:	e7f0      	b.n	800c94c <tcp_next_iss+0x4>
 800c96a:	bf00      	nop
 800c96c:	20000018 	.word	0x20000018
 800c970:	20018394 	.word	0x20018394
 800c974:	08014afc 	.word	0x08014afc
 800c978:	08014d40 	.word	0x08014d40
 800c97c:	08013b24 	.word	0x08013b24

0800c980 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800c980:	b538      	push	{r3, r4, r5, lr}
 800c982:	4605      	mov	r5, r0
 800c984:	460c      	mov	r4, r1
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800c986:	b15a      	cbz	r2, 800c9a0 <tcp_eff_send_mss_netif+0x20>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800c988:	b144      	cbz	r4, 800c99c <tcp_eff_send_mss_netif+0x1c>
      return sendmss;
    }
    mtu = outif->mtu;
 800c98a:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800c98c:	b133      	cbz	r3, 800c99c <tcp_eff_send_mss_netif+0x1c>
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800c98e:	2b28      	cmp	r3, #40	; 0x28
 800c990:	d90e      	bls.n	800c9b0 <tcp_eff_send_mss_netif+0x30>
 800c992:	3b28      	subs	r3, #40	; 0x28
 800c994:	b29b      	uxth	r3, r3
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800c996:	429d      	cmp	r5, r3
 800c998:	bf28      	it	cs
 800c99a:	461d      	movcs	r5, r3
  }
  return sendmss;
}
 800c99c:	4628      	mov	r0, r5
 800c99e:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800c9a0:	4b04      	ldr	r3, [pc, #16]	; (800c9b4 <tcp_eff_send_mss_netif+0x34>)
 800c9a2:	f640 02c5 	movw	r2, #2245	; 0x8c5
 800c9a6:	4904      	ldr	r1, [pc, #16]	; (800c9b8 <tcp_eff_send_mss_netif+0x38>)
 800c9a8:	4804      	ldr	r0, [pc, #16]	; (800c9bc <tcp_eff_send_mss_netif+0x3c>)
 800c9aa:	f005 fed1 	bl	8012750 <iprintf>
 800c9ae:	e7eb      	b.n	800c988 <tcp_eff_send_mss_netif+0x8>
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	e7f0      	b.n	800c996 <tcp_eff_send_mss_netif+0x16>
 800c9b4:	08014afc 	.word	0x08014afc
 800c9b8:	08014d5c 	.word	0x08014d5c
 800c9bc:	08013b24 	.word	0x08013b24

0800c9c0 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800c9c0:	b510      	push	{r4, lr}
 800c9c2:	4604      	mov	r4, r0
  if (pcb->ooseq) {
 800c9c4:	6f40      	ldr	r0, [r0, #116]	; 0x74
 800c9c6:	b118      	cbz	r0, 800c9d0 <tcp_free_ooseq+0x10>
    tcp_segs_free(pcb->ooseq);
 800c9c8:	f7ff ff13 	bl	800c7f2 <tcp_segs_free>
    pcb->ooseq = NULL;
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	6763      	str	r3, [r4, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800c9d0:	bd10      	pop	{r4, pc}
	...

0800c9d4 <tcp_pcb_purge>:
{
 800c9d4:	b510      	push	{r4, lr}
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800c9d6:	b130      	cbz	r0, 800c9e6 <tcp_pcb_purge+0x12>
 800c9d8:	4604      	mov	r4, r0
  if (pcb->state != CLOSED &&
 800c9da:	7d03      	ldrb	r3, [r0, #20]
      pcb->state != TIME_WAIT &&
 800c9dc:	2b0a      	cmp	r3, #10
 800c9de:	d001      	beq.n	800c9e4 <tcp_pcb_purge+0x10>
 800c9e0:	2b01      	cmp	r3, #1
 800c9e2:	d808      	bhi.n	800c9f6 <tcp_pcb_purge+0x22>
}
 800c9e4:	bd10      	pop	{r4, pc}
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800c9e6:	4b11      	ldr	r3, [pc, #68]	; (800ca2c <tcp_pcb_purge+0x58>)
 800c9e8:	f640 0251 	movw	r2, #2129	; 0x851
 800c9ec:	4910      	ldr	r1, [pc, #64]	; (800ca30 <tcp_pcb_purge+0x5c>)
 800c9ee:	4811      	ldr	r0, [pc, #68]	; (800ca34 <tcp_pcb_purge+0x60>)
 800c9f0:	f005 feae 	bl	8012750 <iprintf>
 800c9f4:	e7f6      	b.n	800c9e4 <tcp_pcb_purge+0x10>
    if (pcb->refused_data != NULL) {
 800c9f6:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800c9f8:	b118      	cbz	r0, 800ca02 <tcp_pcb_purge+0x2e>
      pbuf_free(pcb->refused_data);
 800c9fa:	f7ff fa35 	bl	800be68 <pbuf_free>
      pcb->refused_data = NULL;
 800c9fe:	2300      	movs	r3, #0
 800ca00:	67a3      	str	r3, [r4, #120]	; 0x78
    if (pcb->ooseq != NULL) {
 800ca02:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800ca04:	b113      	cbz	r3, 800ca0c <tcp_pcb_purge+0x38>
      tcp_free_ooseq(pcb);
 800ca06:	4620      	mov	r0, r4
 800ca08:	f7ff ffda 	bl	800c9c0 <tcp_free_ooseq>
    pcb->rtime = -1;
 800ca0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ca10:	8623      	strh	r3, [r4, #48]	; 0x30
    tcp_segs_free(pcb->unsent);
 800ca12:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800ca14:	f7ff feed 	bl	800c7f2 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800ca18:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800ca1a:	f7ff feea 	bl	800c7f2 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800ca1e:	2300      	movs	r3, #0
 800ca20:	66e3      	str	r3, [r4, #108]	; 0x6c
 800ca22:	6723      	str	r3, [r4, #112]	; 0x70
    pcb->unsent_oversize = 0;
 800ca24:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
 800ca28:	e7dc      	b.n	800c9e4 <tcp_pcb_purge+0x10>
 800ca2a:	bf00      	nop
 800ca2c:	08014afc 	.word	0x08014afc
 800ca30:	08014d84 	.word	0x08014d84
 800ca34:	08013b24 	.word	0x08013b24

0800ca38 <tcp_pcb_remove>:
{
 800ca38:	b538      	push	{r3, r4, r5, lr}
 800ca3a:	4605      	mov	r5, r0
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800ca3c:	460c      	mov	r4, r1
 800ca3e:	b149      	cbz	r1, 800ca54 <tcp_pcb_remove+0x1c>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800ca40:	b185      	cbz	r5, 800ca64 <tcp_pcb_remove+0x2c>
  TCP_RMV(pcblist, pcb);
 800ca42:	682b      	ldr	r3, [r5, #0]
 800ca44:	42a3      	cmp	r3, r4
 800ca46:	d015      	beq.n	800ca74 <tcp_pcb_remove+0x3c>
 800ca48:	b1cb      	cbz	r3, 800ca7e <tcp_pcb_remove+0x46>
 800ca4a:	68da      	ldr	r2, [r3, #12]
 800ca4c:	42a2      	cmp	r2, r4
 800ca4e:	d014      	beq.n	800ca7a <tcp_pcb_remove+0x42>
 800ca50:	4613      	mov	r3, r2
 800ca52:	e7f9      	b.n	800ca48 <tcp_pcb_remove+0x10>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800ca54:	4b25      	ldr	r3, [pc, #148]	; (800caec <tcp_pcb_remove+0xb4>)
 800ca56:	f640 0283 	movw	r2, #2179	; 0x883
 800ca5a:	4925      	ldr	r1, [pc, #148]	; (800caf0 <tcp_pcb_remove+0xb8>)
 800ca5c:	4825      	ldr	r0, [pc, #148]	; (800caf4 <tcp_pcb_remove+0xbc>)
 800ca5e:	f005 fe77 	bl	8012750 <iprintf>
 800ca62:	e7ed      	b.n	800ca40 <tcp_pcb_remove+0x8>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800ca64:	4b21      	ldr	r3, [pc, #132]	; (800caec <tcp_pcb_remove+0xb4>)
 800ca66:	f640 0284 	movw	r2, #2180	; 0x884
 800ca6a:	4923      	ldr	r1, [pc, #140]	; (800caf8 <tcp_pcb_remove+0xc0>)
 800ca6c:	4821      	ldr	r0, [pc, #132]	; (800caf4 <tcp_pcb_remove+0xbc>)
 800ca6e:	f005 fe6f 	bl	8012750 <iprintf>
 800ca72:	e7e6      	b.n	800ca42 <tcp_pcb_remove+0xa>
  TCP_RMV(pcblist, pcb);
 800ca74:	68e3      	ldr	r3, [r4, #12]
 800ca76:	602b      	str	r3, [r5, #0]
 800ca78:	e001      	b.n	800ca7e <tcp_pcb_remove+0x46>
 800ca7a:	68e2      	ldr	r2, [r4, #12]
 800ca7c:	60da      	str	r2, [r3, #12]
 800ca7e:	2300      	movs	r3, #0
 800ca80:	60e3      	str	r3, [r4, #12]
  tcp_pcb_purge(pcb);
 800ca82:	4620      	mov	r0, r4
 800ca84:	f7ff ffa6 	bl	800c9d4 <tcp_pcb_purge>
  if ((pcb->state != TIME_WAIT) &&
 800ca88:	7d23      	ldrb	r3, [r4, #20]
 800ca8a:	2b0a      	cmp	r3, #10
 800ca8c:	d02a      	beq.n	800cae4 <tcp_pcb_remove+0xac>
 800ca8e:	2b01      	cmp	r3, #1
 800ca90:	d028      	beq.n	800cae4 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800ca92:	8b63      	ldrh	r3, [r4, #26]
      (pcb->state != LISTEN) &&
 800ca94:	f013 0f01 	tst.w	r3, #1
 800ca98:	d11e      	bne.n	800cad8 <tcp_pcb_remove+0xa0>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800ca9a:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800ca9c:	b133      	cbz	r3, 800caac <tcp_pcb_remove+0x74>
 800ca9e:	4b13      	ldr	r3, [pc, #76]	; (800caec <tcp_pcb_remove+0xb4>)
 800caa0:	f640 0293 	movw	r2, #2195	; 0x893
 800caa4:	4915      	ldr	r1, [pc, #84]	; (800cafc <tcp_pcb_remove+0xc4>)
 800caa6:	4813      	ldr	r0, [pc, #76]	; (800caf4 <tcp_pcb_remove+0xbc>)
 800caa8:	f005 fe52 	bl	8012750 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800caac:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800caae:	b133      	cbz	r3, 800cabe <tcp_pcb_remove+0x86>
 800cab0:	4b0e      	ldr	r3, [pc, #56]	; (800caec <tcp_pcb_remove+0xb4>)
 800cab2:	f640 0294 	movw	r2, #2196	; 0x894
 800cab6:	4912      	ldr	r1, [pc, #72]	; (800cb00 <tcp_pcb_remove+0xc8>)
 800cab8:	480e      	ldr	r0, [pc, #56]	; (800caf4 <tcp_pcb_remove+0xbc>)
 800caba:	f005 fe49 	bl	8012750 <iprintf>
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800cabe:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800cac0:	b133      	cbz	r3, 800cad0 <tcp_pcb_remove+0x98>
 800cac2:	4b0a      	ldr	r3, [pc, #40]	; (800caec <tcp_pcb_remove+0xb4>)
 800cac4:	f640 0296 	movw	r2, #2198	; 0x896
 800cac8:	490e      	ldr	r1, [pc, #56]	; (800cb04 <tcp_pcb_remove+0xcc>)
 800caca:	480a      	ldr	r0, [pc, #40]	; (800caf4 <tcp_pcb_remove+0xbc>)
 800cacc:	f005 fe40 	bl	8012750 <iprintf>
  pcb->state = CLOSED;
 800cad0:	2300      	movs	r3, #0
 800cad2:	7523      	strb	r3, [r4, #20]
  pcb->local_port = 0;
 800cad4:	82e3      	strh	r3, [r4, #22]
}
 800cad6:	bd38      	pop	{r3, r4, r5, pc}
    tcp_ack_now(pcb);
 800cad8:	f043 0302 	orr.w	r3, r3, #2
 800cadc:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 800cade:	4620      	mov	r0, r4
 800cae0:	f003 fa36 	bl	800ff50 <tcp_output>
  if (pcb->state != LISTEN) {
 800cae4:	7d23      	ldrb	r3, [r4, #20]
 800cae6:	2b01      	cmp	r3, #1
 800cae8:	d0f2      	beq.n	800cad0 <tcp_pcb_remove+0x98>
 800caea:	e7d6      	b.n	800ca9a <tcp_pcb_remove+0x62>
 800caec:	08014afc 	.word	0x08014afc
 800caf0:	08014da0 	.word	0x08014da0
 800caf4:	08013b24 	.word	0x08013b24
 800caf8:	08014dbc 	.word	0x08014dbc
 800cafc:	08014ddc 	.word	0x08014ddc
 800cb00:	08014df4 	.word	0x08014df4
 800cb04:	08014e10 	.word	0x08014e10

0800cb08 <tcp_abandon>:
{
 800cb08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb0c:	b084      	sub	sp, #16
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800cb0e:	b1f8      	cbz	r0, 800cb50 <tcp_abandon+0x48>
 800cb10:	460d      	mov	r5, r1
 800cb12:	4604      	mov	r4, r0
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800cb14:	7d03      	ldrb	r3, [r0, #20]
 800cb16:	2b01      	cmp	r3, #1
 800cb18:	d022      	beq.n	800cb60 <tcp_abandon+0x58>
  if (pcb->state == TIME_WAIT) {
 800cb1a:	7d23      	ldrb	r3, [r4, #20]
 800cb1c:	2b0a      	cmp	r3, #10
 800cb1e:	d027      	beq.n	800cb70 <tcp_abandon+0x68>
    seqno = pcb->snd_nxt;
 800cb20:	f8d4 8050 	ldr.w	r8, [r4, #80]	; 0x50
    ackno = pcb->rcv_nxt;
 800cb24:	f8d4 9024 	ldr.w	r9, [r4, #36]	; 0x24
    errf = pcb->errf;
 800cb28:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
    errf_arg = pcb->callback_arg;
 800cb2c:	6927      	ldr	r7, [r4, #16]
    if (pcb->state == CLOSED) {
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d147      	bne.n	800cbc2 <tcp_abandon+0xba>
      if (pcb->local_port != 0) {
 800cb32:	f8b4 a016 	ldrh.w	sl, [r4, #22]
 800cb36:	f1ba 0f00 	cmp.w	sl, #0
 800cb3a:	d04c      	beq.n	800cbd6 <tcp_abandon+0xce>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800cb3c:	4b2d      	ldr	r3, [pc, #180]	; (800cbf4 <tcp_abandon+0xec>)
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	42a3      	cmp	r3, r4
 800cb42:	d01d      	beq.n	800cb80 <tcp_abandon+0x78>
 800cb44:	b313      	cbz	r3, 800cb8c <tcp_abandon+0x84>
 800cb46:	68da      	ldr	r2, [r3, #12]
 800cb48:	42a2      	cmp	r2, r4
 800cb4a:	d01d      	beq.n	800cb88 <tcp_abandon+0x80>
 800cb4c:	4613      	mov	r3, r2
 800cb4e:	e7f9      	b.n	800cb44 <tcp_abandon+0x3c>
  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800cb50:	4b29      	ldr	r3, [pc, #164]	; (800cbf8 <tcp_abandon+0xf0>)
 800cb52:	f240 223d 	movw	r2, #573	; 0x23d
 800cb56:	4929      	ldr	r1, [pc, #164]	; (800cbfc <tcp_abandon+0xf4>)
 800cb58:	4829      	ldr	r0, [pc, #164]	; (800cc00 <tcp_abandon+0xf8>)
 800cb5a:	f005 fdf9 	bl	8012750 <iprintf>
 800cb5e:	e02d      	b.n	800cbbc <tcp_abandon+0xb4>
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800cb60:	4b25      	ldr	r3, [pc, #148]	; (800cbf8 <tcp_abandon+0xf0>)
 800cb62:	f44f 7210 	mov.w	r2, #576	; 0x240
 800cb66:	4927      	ldr	r1, [pc, #156]	; (800cc04 <tcp_abandon+0xfc>)
 800cb68:	4825      	ldr	r0, [pc, #148]	; (800cc00 <tcp_abandon+0xf8>)
 800cb6a:	f005 fdf1 	bl	8012750 <iprintf>
 800cb6e:	e7d4      	b.n	800cb1a <tcp_abandon+0x12>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800cb70:	4621      	mov	r1, r4
 800cb72:	4825      	ldr	r0, [pc, #148]	; (800cc08 <tcp_abandon+0x100>)
 800cb74:	f7ff ff60 	bl	800ca38 <tcp_pcb_remove>
    tcp_free(pcb);
 800cb78:	4620      	mov	r0, r4
 800cb7a:	f7ff fcdb 	bl	800c534 <tcp_free>
 800cb7e:	e01d      	b.n	800cbbc <tcp_abandon+0xb4>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800cb80:	68e2      	ldr	r2, [r4, #12]
 800cb82:	4b1c      	ldr	r3, [pc, #112]	; (800cbf4 <tcp_abandon+0xec>)
 800cb84:	601a      	str	r2, [r3, #0]
 800cb86:	e001      	b.n	800cb8c <tcp_abandon+0x84>
 800cb88:	68e2      	ldr	r2, [r4, #12]
 800cb8a:	60da      	str	r2, [r3, #12]
 800cb8c:	2500      	movs	r5, #0
 800cb8e:	60e5      	str	r5, [r4, #12]
    u16_t local_port = 0;
 800cb90:	46aa      	mov	sl, r5
    if (pcb->unacked != NULL) {
 800cb92:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800cb94:	b108      	cbz	r0, 800cb9a <tcp_abandon+0x92>
      tcp_segs_free(pcb->unacked);
 800cb96:	f7ff fe2c 	bl	800c7f2 <tcp_segs_free>
    if (pcb->unsent != NULL) {
 800cb9a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800cb9c:	b108      	cbz	r0, 800cba2 <tcp_abandon+0x9a>
      tcp_segs_free(pcb->unsent);
 800cb9e:	f7ff fe28 	bl	800c7f2 <tcp_segs_free>
    if (pcb->ooseq != NULL) {
 800cba2:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800cba4:	b108      	cbz	r0, 800cbaa <tcp_abandon+0xa2>
      tcp_segs_free(pcb->ooseq);
 800cba6:	f7ff fe24 	bl	800c7f2 <tcp_segs_free>
    if (send_rst) {
 800cbaa:	b9b5      	cbnz	r5, 800cbda <tcp_abandon+0xd2>
    tcp_free(pcb);
 800cbac:	4620      	mov	r0, r4
 800cbae:	f7ff fcc1 	bl	800c534 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800cbb2:	b11e      	cbz	r6, 800cbbc <tcp_abandon+0xb4>
 800cbb4:	f06f 010c 	mvn.w	r1, #12
 800cbb8:	4638      	mov	r0, r7
 800cbba:	47b0      	blx	r6
}
 800cbbc:	b004      	add	sp, #16
 800cbbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      local_port = pcb->local_port;
 800cbc2:	f8b4 a016 	ldrh.w	sl, [r4, #22]
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800cbc6:	4621      	mov	r1, r4
 800cbc8:	4810      	ldr	r0, [pc, #64]	; (800cc0c <tcp_abandon+0x104>)
 800cbca:	f7ff ff35 	bl	800ca38 <tcp_pcb_remove>
 800cbce:	4b10      	ldr	r3, [pc, #64]	; (800cc10 <tcp_abandon+0x108>)
 800cbd0:	2201      	movs	r2, #1
 800cbd2:	701a      	strb	r2, [r3, #0]
 800cbd4:	e7dd      	b.n	800cb92 <tcp_abandon+0x8a>
    int send_rst = 0;
 800cbd6:	2500      	movs	r5, #0
 800cbd8:	e7db      	b.n	800cb92 <tcp_abandon+0x8a>
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800cbda:	8b23      	ldrh	r3, [r4, #24]
 800cbdc:	9302      	str	r3, [sp, #8]
 800cbde:	f8cd a004 	str.w	sl, [sp, #4]
 800cbe2:	1d23      	adds	r3, r4, #4
 800cbe4:	9300      	str	r3, [sp, #0]
 800cbe6:	4623      	mov	r3, r4
 800cbe8:	464a      	mov	r2, r9
 800cbea:	4641      	mov	r1, r8
 800cbec:	4620      	mov	r0, r4
 800cbee:	f003 f92d 	bl	800fe4c <tcp_rst>
 800cbf2:	e7db      	b.n	800cbac <tcp_abandon+0xa4>
 800cbf4:	2001839c 	.word	0x2001839c
 800cbf8:	08014afc 	.word	0x08014afc
 800cbfc:	08014e28 	.word	0x08014e28
 800cc00:	08013b24 	.word	0x08013b24
 800cc04:	08014e44 	.word	0x08014e44
 800cc08:	200183a0 	.word	0x200183a0
 800cc0c:	20018390 	.word	0x20018390
 800cc10:	2001838c 	.word	0x2001838c

0800cc14 <tcp_abort>:
{
 800cc14:	b508      	push	{r3, lr}
  tcp_abandon(pcb, 1);
 800cc16:	2101      	movs	r1, #1
 800cc18:	f7ff ff76 	bl	800cb08 <tcp_abandon>
}
 800cc1c:	bd08      	pop	{r3, pc}
	...

0800cc20 <tcp_accept_null>:
{
 800cc20:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800cc22:	460c      	mov	r4, r1
 800cc24:	b129      	cbz	r1, 800cc32 <tcp_accept_null+0x12>
  tcp_abort(pcb);
 800cc26:	4620      	mov	r0, r4
 800cc28:	f7ff fff4 	bl	800cc14 <tcp_abort>
}
 800cc2c:	f06f 000c 	mvn.w	r0, #12
 800cc30:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 800cc32:	4b04      	ldr	r3, [pc, #16]	; (800cc44 <tcp_accept_null+0x24>)
 800cc34:	f240 320f 	movw	r2, #783	; 0x30f
 800cc38:	4903      	ldr	r1, [pc, #12]	; (800cc48 <tcp_accept_null+0x28>)
 800cc3a:	4804      	ldr	r0, [pc, #16]	; (800cc4c <tcp_accept_null+0x2c>)
 800cc3c:	f005 fd88 	bl	8012750 <iprintf>
 800cc40:	e7f1      	b.n	800cc26 <tcp_accept_null+0x6>
 800cc42:	bf00      	nop
 800cc44:	08014afc 	.word	0x08014afc
 800cc48:	08014e78 	.word	0x08014e78
 800cc4c:	08013b24 	.word	0x08013b24

0800cc50 <tcp_netif_ip_addr_changed_pcblist>:
{
 800cc50:	b570      	push	{r4, r5, r6, lr}
 800cc52:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800cc54:	4605      	mov	r5, r0
 800cc56:	b108      	cbz	r0, 800cc5c <tcp_netif_ip_addr_changed_pcblist+0xc>
  while (pcb != NULL) {
 800cc58:	b97c      	cbnz	r4, 800cc7a <tcp_netif_ip_addr_changed_pcblist+0x2a>
}
 800cc5a:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800cc5c:	4b0a      	ldr	r3, [pc, #40]	; (800cc88 <tcp_netif_ip_addr_changed_pcblist+0x38>)
 800cc5e:	f44f 6210 	mov.w	r2, #2304	; 0x900
 800cc62:	490a      	ldr	r1, [pc, #40]	; (800cc8c <tcp_netif_ip_addr_changed_pcblist+0x3c>)
 800cc64:	480a      	ldr	r0, [pc, #40]	; (800cc90 <tcp_netif_ip_addr_changed_pcblist+0x40>)
 800cc66:	f005 fd73 	bl	8012750 <iprintf>
 800cc6a:	e7f5      	b.n	800cc58 <tcp_netif_ip_addr_changed_pcblist+0x8>
      struct tcp_pcb *next = pcb->next;
 800cc6c:	68e6      	ldr	r6, [r4, #12]
      tcp_abort(pcb);
 800cc6e:	4620      	mov	r0, r4
 800cc70:	f7ff ffd0 	bl	800cc14 <tcp_abort>
      pcb = next;
 800cc74:	4634      	mov	r4, r6
  while (pcb != NULL) {
 800cc76:	2c00      	cmp	r4, #0
 800cc78:	d0ef      	beq.n	800cc5a <tcp_netif_ip_addr_changed_pcblist+0xa>
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800cc7a:	6822      	ldr	r2, [r4, #0]
 800cc7c:	682b      	ldr	r3, [r5, #0]
 800cc7e:	429a      	cmp	r2, r3
 800cc80:	d0f4      	beq.n	800cc6c <tcp_netif_ip_addr_changed_pcblist+0x1c>
      pcb = pcb->next;
 800cc82:	68e4      	ldr	r4, [r4, #12]
 800cc84:	e7f7      	b.n	800cc76 <tcp_netif_ip_addr_changed_pcblist+0x26>
 800cc86:	bf00      	nop
 800cc88:	08014afc 	.word	0x08014afc
 800cc8c:	08014e98 	.word	0x08014e98
 800cc90:	08013b24 	.word	0x08013b24

0800cc94 <tcp_netif_ip_addr_changed>:
  if (!ip_addr_isany(old_addr)) {
 800cc94:	b308      	cbz	r0, 800ccda <tcp_netif_ip_addr_changed+0x46>
{
 800cc96:	b538      	push	{r3, r4, r5, lr}
 800cc98:	460d      	mov	r5, r1
 800cc9a:	4604      	mov	r4, r0
  if (!ip_addr_isany(old_addr)) {
 800cc9c:	6803      	ldr	r3, [r0, #0]
 800cc9e:	b903      	cbnz	r3, 800cca2 <tcp_netif_ip_addr_changed+0xe>
}
 800cca0:	bd38      	pop	{r3, r4, r5, pc}
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800cca2:	4b0e      	ldr	r3, [pc, #56]	; (800ccdc <tcp_netif_ip_addr_changed+0x48>)
 800cca4:	6819      	ldr	r1, [r3, #0]
 800cca6:	f7ff ffd3 	bl	800cc50 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800ccaa:	4b0d      	ldr	r3, [pc, #52]	; (800cce0 <tcp_netif_ip_addr_changed+0x4c>)
 800ccac:	6819      	ldr	r1, [r3, #0]
 800ccae:	4620      	mov	r0, r4
 800ccb0:	f7ff ffce 	bl	800cc50 <tcp_netif_ip_addr_changed_pcblist>
    if (!ip_addr_isany(new_addr)) {
 800ccb4:	2d00      	cmp	r5, #0
 800ccb6:	d0f3      	beq.n	800cca0 <tcp_netif_ip_addr_changed+0xc>
 800ccb8:	682b      	ldr	r3, [r5, #0]
 800ccba:	2b00      	cmp	r3, #0
 800ccbc:	d0f0      	beq.n	800cca0 <tcp_netif_ip_addr_changed+0xc>
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ccbe:	4b09      	ldr	r3, [pc, #36]	; (800cce4 <tcp_netif_ip_addr_changed+0x50>)
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	b91b      	cbnz	r3, 800cccc <tcp_netif_ip_addr_changed+0x38>
 800ccc4:	e7ec      	b.n	800cca0 <tcp_netif_ip_addr_changed+0xc>
 800ccc6:	68db      	ldr	r3, [r3, #12]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d0e9      	beq.n	800cca0 <tcp_netif_ip_addr_changed+0xc>
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800cccc:	6819      	ldr	r1, [r3, #0]
 800ccce:	6822      	ldr	r2, [r4, #0]
 800ccd0:	4291      	cmp	r1, r2
 800ccd2:	d1f8      	bne.n	800ccc6 <tcp_netif_ip_addr_changed+0x32>
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800ccd4:	682a      	ldr	r2, [r5, #0]
 800ccd6:	601a      	str	r2, [r3, #0]
 800ccd8:	e7f5      	b.n	800ccc6 <tcp_netif_ip_addr_changed+0x32>
 800ccda:	4770      	bx	lr
 800ccdc:	20018390 	.word	0x20018390
 800cce0:	2001839c 	.word	0x2001839c
 800cce4:	20018398 	.word	0x20018398

0800cce8 <tcp_kill_state>:
{
 800cce8:	b538      	push	{r3, r4, r5, lr}
 800ccea:	4604      	mov	r4, r0
  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800ccec:	f1a0 0308 	sub.w	r3, r0, #8
 800ccf0:	b2db      	uxtb	r3, r3
 800ccf2:	2b01      	cmp	r3, #1
 800ccf4:	d807      	bhi.n	800cd06 <tcp_kill_state+0x1e>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ccf6:	4b10      	ldr	r3, [pc, #64]	; (800cd38 <tcp_kill_state+0x50>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	b1e3      	cbz	r3, 800cd36 <tcp_kill_state+0x4e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800ccfc:	4a0f      	ldr	r2, [pc, #60]	; (800cd3c <tcp_kill_state+0x54>)
 800ccfe:	6815      	ldr	r5, [r2, #0]
  inactivity = 0;
 800cd00:	2100      	movs	r1, #0
  inactive = NULL;
 800cd02:	4608      	mov	r0, r1
 800cd04:	e009      	b.n	800cd1a <tcp_kill_state+0x32>
  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800cd06:	4b0e      	ldr	r3, [pc, #56]	; (800cd40 <tcp_kill_state+0x58>)
 800cd08:	f240 62dd 	movw	r2, #1757	; 0x6dd
 800cd0c:	490d      	ldr	r1, [pc, #52]	; (800cd44 <tcp_kill_state+0x5c>)
 800cd0e:	480e      	ldr	r0, [pc, #56]	; (800cd48 <tcp_kill_state+0x60>)
 800cd10:	f005 fd1e 	bl	8012750 <iprintf>
 800cd14:	e7ef      	b.n	800ccf6 <tcp_kill_state+0xe>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800cd16:	68db      	ldr	r3, [r3, #12]
 800cd18:	b14b      	cbz	r3, 800cd2e <tcp_kill_state+0x46>
    if (pcb->state == state) {
 800cd1a:	7d1a      	ldrb	r2, [r3, #20]
 800cd1c:	42a2      	cmp	r2, r4
 800cd1e:	d1fa      	bne.n	800cd16 <tcp_kill_state+0x2e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cd20:	6a1a      	ldr	r2, [r3, #32]
 800cd22:	1aaa      	subs	r2, r5, r2
 800cd24:	428a      	cmp	r2, r1
 800cd26:	d3f6      	bcc.n	800cd16 <tcp_kill_state+0x2e>
        inactivity = tcp_ticks - pcb->tmr;
 800cd28:	4611      	mov	r1, r2
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	e7f3      	b.n	800cd16 <tcp_kill_state+0x2e>
  if (inactive != NULL) {
 800cd2e:	b110      	cbz	r0, 800cd36 <tcp_kill_state+0x4e>
    tcp_abandon(inactive, 0);
 800cd30:	2100      	movs	r1, #0
 800cd32:	f7ff fee9 	bl	800cb08 <tcp_abandon>
}
 800cd36:	bd38      	pop	{r3, r4, r5, pc}
 800cd38:	20018390 	.word	0x20018390
 800cd3c:	20018394 	.word	0x20018394
 800cd40:	08014afc 	.word	0x08014afc
 800cd44:	08014ecc 	.word	0x08014ecc
 800cd48:	08013b24 	.word	0x08013b24

0800cd4c <tcp_alloc>:
{
 800cd4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd4e:	4606      	mov	r6, r0
  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cd50:	2001      	movs	r0, #1
 800cd52:	f7fe fdaf 	bl	800b8b4 <memp_malloc>
  if (pcb == NULL) {
 800cd56:	4604      	mov	r4, r0
 800cd58:	b360      	cbz	r0, 800cdb4 <tcp_alloc+0x68>
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800cd5a:	229c      	movs	r2, #156	; 0x9c
 800cd5c:	2100      	movs	r1, #0
 800cd5e:	4620      	mov	r0, r4
 800cd60:	f005 fc93 	bl	801268a <memset>
    pcb->prio = prio;
 800cd64:	7566      	strb	r6, [r4, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800cd66:	f44f 6386 	mov.w	r3, #1072	; 0x430
 800cd6a:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800cd6e:	f44f 6206 	mov.w	r2, #2144	; 0x860
 800cd72:	8562      	strh	r2, [r4, #42]	; 0x2a
 800cd74:	8522      	strh	r2, [r4, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 800cd76:	22ff      	movs	r2, #255	; 0xff
 800cd78:	72e2      	strb	r2, [r4, #11]
    pcb->mss = INITIAL_MSS;
 800cd7a:	f44f 7206 	mov.w	r2, #536	; 0x218
 800cd7e:	8662      	strh	r2, [r4, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800cd80:	2206      	movs	r2, #6
 800cd82:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800cd86:	87e2      	strh	r2, [r4, #62]	; 0x3e
    pcb->rtime = -1;
 800cd88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cd8c:	8622      	strh	r2, [r4, #48]	; 0x30
    pcb->cwnd = 1;
 800cd8e:	2201      	movs	r2, #1
 800cd90:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 800cd94:	4a3b      	ldr	r2, [pc, #236]	; (800ce84 <tcp_alloc+0x138>)
 800cd96:	6812      	ldr	r2, [r2, #0]
 800cd98:	6222      	str	r2, [r4, #32]
    pcb->last_timer = tcp_timer_ctr;
 800cd9a:	4a3b      	ldr	r2, [pc, #236]	; (800ce88 <tcp_alloc+0x13c>)
 800cd9c:	7812      	ldrb	r2, [r2, #0]
 800cd9e:	77a2      	strb	r2, [r4, #30]
    pcb->ssthresh = TCP_SND_BUF;
 800cda0:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
    pcb->recv = tcp_recv_null;
 800cda4:	4b39      	ldr	r3, [pc, #228]	; (800ce8c <tcp_alloc+0x140>)
 800cda6:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800cdaa:	4b39      	ldr	r3, [pc, #228]	; (800ce90 <tcp_alloc+0x144>)
 800cdac:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
}
 800cdb0:	4620      	mov	r0, r4
 800cdb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800cdb4:	4b37      	ldr	r3, [pc, #220]	; (800ce94 <tcp_alloc+0x148>)
 800cdb6:	681d      	ldr	r5, [r3, #0]
  while (pcb != NULL) {
 800cdb8:	b96d      	cbnz	r5, 800cdd6 <tcp_alloc+0x8a>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800cdba:	4b37      	ldr	r3, [pc, #220]	; (800ce98 <tcp_alloc+0x14c>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	b1f3      	cbz	r3, 800cdfe <tcp_alloc+0xb2>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cdc0:	4a30      	ldr	r2, [pc, #192]	; (800ce84 <tcp_alloc+0x138>)
 800cdc2:	6810      	ldr	r0, [r2, #0]
  inactivity = 0;
 800cdc4:	2100      	movs	r1, #0
 800cdc6:	e00f      	b.n	800cde8 <tcp_alloc+0x9c>
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800cdc8:	f023 0308 	bic.w	r3, r3, #8
 800cdcc:	8343      	strh	r3, [r0, #26]
      tcp_close_shutdown_fin(pcb);
 800cdce:	f7ff fb69 	bl	800c4a4 <tcp_close_shutdown_fin>
  while (pcb != NULL) {
 800cdd2:	2d00      	cmp	r5, #0
 800cdd4:	d0f1      	beq.n	800cdba <tcp_alloc+0x6e>
    struct tcp_pcb *next = pcb->next;
 800cdd6:	4628      	mov	r0, r5
 800cdd8:	68ed      	ldr	r5, [r5, #12]
    if (pcb->flags & TF_CLOSEPEND) {
 800cdda:	8b43      	ldrh	r3, [r0, #26]
 800cddc:	f013 0f08 	tst.w	r3, #8
 800cde0:	d0f7      	beq.n	800cdd2 <tcp_alloc+0x86>
 800cde2:	e7f1      	b.n	800cdc8 <tcp_alloc+0x7c>
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800cde4:	68db      	ldr	r3, [r3, #12]
 800cde6:	b133      	cbz	r3, 800cdf6 <tcp_alloc+0xaa>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cde8:	6a1a      	ldr	r2, [r3, #32]
 800cdea:	1a82      	subs	r2, r0, r2
 800cdec:	428a      	cmp	r2, r1
 800cdee:	d3f9      	bcc.n	800cde4 <tcp_alloc+0x98>
      inactivity = tcp_ticks - pcb->tmr;
 800cdf0:	4611      	mov	r1, r2
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800cdf2:	461c      	mov	r4, r3
 800cdf4:	e7f6      	b.n	800cde4 <tcp_alloc+0x98>
  if (inactive != NULL) {
 800cdf6:	b114      	cbz	r4, 800cdfe <tcp_alloc+0xb2>
    tcp_abort(inactive);
 800cdf8:	4620      	mov	r0, r4
 800cdfa:	f7ff ff0b 	bl	800cc14 <tcp_abort>
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800cdfe:	2001      	movs	r0, #1
 800ce00:	f7fe fd58 	bl	800b8b4 <memp_malloc>
    if (pcb == NULL) {
 800ce04:	4604      	mov	r4, r0
 800ce06:	2800      	cmp	r0, #0
 800ce08:	d1a7      	bne.n	800cd5a <tcp_alloc+0xe>
      tcp_kill_state(LAST_ACK);
 800ce0a:	2009      	movs	r0, #9
 800ce0c:	f7ff ff6c 	bl	800cce8 <tcp_kill_state>
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ce10:	2001      	movs	r0, #1
 800ce12:	f7fe fd4f 	bl	800b8b4 <memp_malloc>
      if (pcb == NULL) {
 800ce16:	4604      	mov	r4, r0
 800ce18:	2800      	cmp	r0, #0
 800ce1a:	d19e      	bne.n	800cd5a <tcp_alloc+0xe>
        tcp_kill_state(CLOSING);
 800ce1c:	2008      	movs	r0, #8
 800ce1e:	f7ff ff63 	bl	800cce8 <tcp_kill_state>
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ce22:	2001      	movs	r0, #1
 800ce24:	f7fe fd46 	bl	800b8b4 <memp_malloc>
        if (pcb == NULL) {
 800ce28:	4604      	mov	r4, r0
 800ce2a:	2800      	cmp	r0, #0
 800ce2c:	d195      	bne.n	800cd5a <tcp_alloc+0xe>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800ce2e:	f016 0f80 	tst.w	r6, #128	; 0x80
 800ce32:	d102      	bne.n	800ce3a <tcp_alloc+0xee>
  if (mprio == 0) {
 800ce34:	b1f6      	cbz	r6, 800ce74 <tcp_alloc+0x128>
  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800ce36:	4633      	mov	r3, r6
 800ce38:	e000      	b.n	800ce3c <tcp_alloc+0xf0>
 800ce3a:	237f      	movs	r3, #127	; 0x7f
  mprio--;
 800ce3c:	3b01      	subs	r3, #1
 800ce3e:	b2da      	uxtb	r2, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ce40:	4b14      	ldr	r3, [pc, #80]	; (800ce94 <tcp_alloc+0x148>)
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	b1b3      	cbz	r3, 800ce74 <tcp_alloc+0x128>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ce46:	490f      	ldr	r1, [pc, #60]	; (800ce84 <tcp_alloc+0x138>)
 800ce48:	680d      	ldr	r5, [r1, #0]
  inactivity = 0;
 800ce4a:	2000      	movs	r0, #0
 800ce4c:	e005      	b.n	800ce5a <tcp_alloc+0x10e>
      inactivity = tcp_ticks - pcb->tmr;
 800ce4e:	6a1a      	ldr	r2, [r3, #32]
 800ce50:	1aa8      	subs	r0, r5, r2
      mprio      = pcb->prio;
 800ce52:	460a      	mov	r2, r1
      inactivity = tcp_ticks - pcb->tmr;
 800ce54:	461c      	mov	r4, r3
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ce56:	68db      	ldr	r3, [r3, #12]
 800ce58:	b143      	cbz	r3, 800ce6c <tcp_alloc+0x120>
    if ((pcb->prio < mprio) ||
 800ce5a:	7d59      	ldrb	r1, [r3, #21]
 800ce5c:	4291      	cmp	r1, r2
 800ce5e:	d3f6      	bcc.n	800ce4e <tcp_alloc+0x102>
 800ce60:	d1f9      	bne.n	800ce56 <tcp_alloc+0x10a>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800ce62:	6a1f      	ldr	r7, [r3, #32]
 800ce64:	1bef      	subs	r7, r5, r7
 800ce66:	4287      	cmp	r7, r0
 800ce68:	d3f5      	bcc.n	800ce56 <tcp_alloc+0x10a>
 800ce6a:	e7f0      	b.n	800ce4e <tcp_alloc+0x102>
  if (inactive != NULL) {
 800ce6c:	b114      	cbz	r4, 800ce74 <tcp_alloc+0x128>
    tcp_abort(inactive);
 800ce6e:	4620      	mov	r0, r4
 800ce70:	f7ff fed0 	bl	800cc14 <tcp_abort>
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800ce74:	2001      	movs	r0, #1
 800ce76:	f7fe fd1d 	bl	800b8b4 <memp_malloc>
  if (pcb != NULL) {
 800ce7a:	4604      	mov	r4, r0
 800ce7c:	2800      	cmp	r0, #0
 800ce7e:	d097      	beq.n	800cdb0 <tcp_alloc+0x64>
 800ce80:	e76b      	b.n	800cd5a <tcp_alloc+0xe>
 800ce82:	bf00      	nop
 800ce84:	20018394 	.word	0x20018394
 800ce88:	2000e0c2 	.word	0x2000e0c2
 800ce8c:	0800d071 	.word	0x0800d071
 800ce90:	006ddd00 	.word	0x006ddd00
 800ce94:	20018390 	.word	0x20018390
 800ce98:	200183a0 	.word	0x200183a0

0800ce9c <tcp_new_ip_type>:
{
 800ce9c:	b508      	push	{r3, lr}
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 800ce9e:	2040      	movs	r0, #64	; 0x40
 800cea0:	f7ff ff54 	bl	800cd4c <tcp_alloc>
}
 800cea4:	bd08      	pop	{r3, pc}
	...

0800cea8 <tcp_close_shutdown>:
{
 800cea8:	b530      	push	{r4, r5, lr}
 800ceaa:	b085      	sub	sp, #20
 800ceac:	460d      	mov	r5, r1
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800ceae:	4604      	mov	r4, r0
 800ceb0:	b188      	cbz	r0, 800ced6 <tcp_close_shutdown+0x2e>
  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800ceb2:	b125      	cbz	r5, 800cebe <tcp_close_shutdown+0x16>
 800ceb4:	7d23      	ldrb	r3, [r4, #20]
 800ceb6:	2b04      	cmp	r3, #4
 800ceb8:	d015      	beq.n	800cee6 <tcp_close_shutdown+0x3e>
 800ceba:	2b07      	cmp	r3, #7
 800cebc:	d013      	beq.n	800cee6 <tcp_close_shutdown+0x3e>
  switch (pcb->state) {
 800cebe:	7d23      	ldrb	r3, [r4, #20]
 800cec0:	2b01      	cmp	r3, #1
 800cec2:	d06e      	beq.n	800cfa2 <tcp_close_shutdown+0xfa>
 800cec4:	2b02      	cmp	r3, #2
 800cec6:	f000 8091 	beq.w	800cfec <tcp_close_shutdown+0x144>
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d04f      	beq.n	800cf6e <tcp_close_shutdown+0xc6>
      return tcp_close_shutdown_fin(pcb);
 800cece:	4620      	mov	r0, r4
 800ced0:	f7ff fae8 	bl	800c4a4 <tcp_close_shutdown_fin>
 800ced4:	e063      	b.n	800cf9e <tcp_close_shutdown+0xf6>
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800ced6:	4b4b      	ldr	r3, [pc, #300]	; (800d004 <tcp_close_shutdown+0x15c>)
 800ced8:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800cedc:	494a      	ldr	r1, [pc, #296]	; (800d008 <tcp_close_shutdown+0x160>)
 800cede:	484b      	ldr	r0, [pc, #300]	; (800d00c <tcp_close_shutdown+0x164>)
 800cee0:	f005 fc36 	bl	8012750 <iprintf>
 800cee4:	e7e5      	b.n	800ceb2 <tcp_close_shutdown+0xa>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800cee6:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800cee8:	b1e3      	cbz	r3, 800cf24 <tcp_close_shutdown+0x7c>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800ceea:	8b63      	ldrh	r3, [r4, #26]
 800ceec:	f013 0f10 	tst.w	r3, #16
 800cef0:	d01d      	beq.n	800cf2e <tcp_close_shutdown+0x86>
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800cef2:	8b23      	ldrh	r3, [r4, #24]
 800cef4:	9302      	str	r3, [sp, #8]
 800cef6:	8ae3      	ldrh	r3, [r4, #22]
 800cef8:	9301      	str	r3, [sp, #4]
 800cefa:	1d23      	adds	r3, r4, #4
 800cefc:	9300      	str	r3, [sp, #0]
 800cefe:	4623      	mov	r3, r4
 800cf00:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800cf02:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800cf04:	4620      	mov	r0, r4
 800cf06:	f002 ffa1 	bl	800fe4c <tcp_rst>
      tcp_pcb_purge(pcb);
 800cf0a:	4620      	mov	r0, r4
 800cf0c:	f7ff fd62 	bl	800c9d4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800cf10:	4b3f      	ldr	r3, [pc, #252]	; (800d010 <tcp_close_shutdown+0x168>)
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	42a3      	cmp	r3, r4
 800cf16:	d012      	beq.n	800cf3e <tcp_close_shutdown+0x96>
 800cf18:	b1bb      	cbz	r3, 800cf4a <tcp_close_shutdown+0xa2>
 800cf1a:	68da      	ldr	r2, [r3, #12]
 800cf1c:	42a2      	cmp	r2, r4
 800cf1e:	d012      	beq.n	800cf46 <tcp_close_shutdown+0x9e>
 800cf20:	4613      	mov	r3, r2
 800cf22:	e7f9      	b.n	800cf18 <tcp_close_shutdown+0x70>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800cf24:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800cf26:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800cf2a:	d0c8      	beq.n	800cebe <tcp_close_shutdown+0x16>
 800cf2c:	e7dd      	b.n	800ceea <tcp_close_shutdown+0x42>
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800cf2e:	4b35      	ldr	r3, [pc, #212]	; (800d004 <tcp_close_shutdown+0x15c>)
 800cf30:	f44f 72b2 	mov.w	r2, #356	; 0x164
 800cf34:	4937      	ldr	r1, [pc, #220]	; (800d014 <tcp_close_shutdown+0x16c>)
 800cf36:	4835      	ldr	r0, [pc, #212]	; (800d00c <tcp_close_shutdown+0x164>)
 800cf38:	f005 fc0a 	bl	8012750 <iprintf>
 800cf3c:	e7d9      	b.n	800cef2 <tcp_close_shutdown+0x4a>
      TCP_RMV_ACTIVE(pcb);
 800cf3e:	68e2      	ldr	r2, [r4, #12]
 800cf40:	4b33      	ldr	r3, [pc, #204]	; (800d010 <tcp_close_shutdown+0x168>)
 800cf42:	601a      	str	r2, [r3, #0]
 800cf44:	e001      	b.n	800cf4a <tcp_close_shutdown+0xa2>
 800cf46:	68e2      	ldr	r2, [r4, #12]
 800cf48:	60da      	str	r2, [r3, #12]
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	60e3      	str	r3, [r4, #12]
 800cf4e:	4b32      	ldr	r3, [pc, #200]	; (800d018 <tcp_close_shutdown+0x170>)
 800cf50:	2201      	movs	r2, #1
 800cf52:	701a      	strb	r2, [r3, #0]
      if (tcp_input_pcb == pcb) {
 800cf54:	4b31      	ldr	r3, [pc, #196]	; (800d01c <tcp_close_shutdown+0x174>)
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	42a3      	cmp	r3, r4
 800cf5a:	d004      	beq.n	800cf66 <tcp_close_shutdown+0xbe>
        tcp_free(pcb);
 800cf5c:	4620      	mov	r0, r4
 800cf5e:	f7ff fae9 	bl	800c534 <tcp_free>
      return ERR_OK;
 800cf62:	2000      	movs	r0, #0
 800cf64:	e01b      	b.n	800cf9e <tcp_close_shutdown+0xf6>
        tcp_trigger_input_pcb_close();
 800cf66:	f002 f809 	bl	800ef7c <tcp_trigger_input_pcb_close>
      return ERR_OK;
 800cf6a:	2000      	movs	r0, #0
 800cf6c:	e017      	b.n	800cf9e <tcp_close_shutdown+0xf6>
      if (pcb->local_port != 0) {
 800cf6e:	8ae3      	ldrh	r3, [r4, #22]
 800cf70:	b18b      	cbz	r3, 800cf96 <tcp_close_shutdown+0xee>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800cf72:	4b2b      	ldr	r3, [pc, #172]	; (800d020 <tcp_close_shutdown+0x178>)
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	42a3      	cmp	r3, r4
 800cf78:	d005      	beq.n	800cf86 <tcp_close_shutdown+0xde>
 800cf7a:	b153      	cbz	r3, 800cf92 <tcp_close_shutdown+0xea>
 800cf7c:	68da      	ldr	r2, [r3, #12]
 800cf7e:	42a2      	cmp	r2, r4
 800cf80:	d005      	beq.n	800cf8e <tcp_close_shutdown+0xe6>
 800cf82:	4613      	mov	r3, r2
 800cf84:	e7f9      	b.n	800cf7a <tcp_close_shutdown+0xd2>
 800cf86:	68e2      	ldr	r2, [r4, #12]
 800cf88:	4b25      	ldr	r3, [pc, #148]	; (800d020 <tcp_close_shutdown+0x178>)
 800cf8a:	601a      	str	r2, [r3, #0]
 800cf8c:	e001      	b.n	800cf92 <tcp_close_shutdown+0xea>
 800cf8e:	68e2      	ldr	r2, [r4, #12]
 800cf90:	60da      	str	r2, [r3, #12]
 800cf92:	2300      	movs	r3, #0
 800cf94:	60e3      	str	r3, [r4, #12]
      tcp_free(pcb);
 800cf96:	4620      	mov	r0, r4
 800cf98:	f7ff facc 	bl	800c534 <tcp_free>
  return ERR_OK;
 800cf9c:	2000      	movs	r0, #0
}
 800cf9e:	b005      	add	sp, #20
 800cfa0:	bd30      	pop	{r4, r5, pc}
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800cfa2:	4d20      	ldr	r5, [pc, #128]	; (800d024 <tcp_close_shutdown+0x17c>)
 800cfa4:	1d29      	adds	r1, r5, #4
 800cfa6:	3510      	adds	r5, #16
      pcb->listener = NULL;
 800cfa8:	2000      	movs	r0, #0
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800cfaa:	f851 3b04 	ldr.w	r3, [r1], #4
 800cfae:	681b      	ldr	r3, [r3, #0]
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800cfb0:	b133      	cbz	r3, 800cfc0 <tcp_close_shutdown+0x118>
    if (pcb->listener == lpcb) {
 800cfb2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800cfb4:	4294      	cmp	r4, r2
      pcb->listener = NULL;
 800cfb6:	bf08      	it	eq
 800cfb8:	67d8      	streq	r0, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800cfba:	68db      	ldr	r3, [r3, #12]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d1f8      	bne.n	800cfb2 <tcp_close_shutdown+0x10a>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800cfc0:	428d      	cmp	r5, r1
 800cfc2:	d1f2      	bne.n	800cfaa <tcp_close_shutdown+0x102>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800cfc4:	4621      	mov	r1, r4
 800cfc6:	4818      	ldr	r0, [pc, #96]	; (800d028 <tcp_close_shutdown+0x180>)
 800cfc8:	f7ff fd36 	bl	800ca38 <tcp_pcb_remove>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800cfcc:	7d23      	ldrb	r3, [r4, #20]
 800cfce:	2b01      	cmp	r3, #1
 800cfd0:	d005      	beq.n	800cfde <tcp_close_shutdown+0x136>
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800cfd2:	4621      	mov	r1, r4
 800cfd4:	2002      	movs	r0, #2
 800cfd6:	f7fe fc87 	bl	800b8e8 <memp_free>
  return ERR_OK;
 800cfda:	2000      	movs	r0, #0
}
 800cfdc:	e7df      	b.n	800cf9e <tcp_close_shutdown+0xf6>
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800cfde:	4b09      	ldr	r3, [pc, #36]	; (800d004 <tcp_close_shutdown+0x15c>)
 800cfe0:	22df      	movs	r2, #223	; 0xdf
 800cfe2:	4912      	ldr	r1, [pc, #72]	; (800d02c <tcp_close_shutdown+0x184>)
 800cfe4:	4809      	ldr	r0, [pc, #36]	; (800d00c <tcp_close_shutdown+0x164>)
 800cfe6:	f005 fbb3 	bl	8012750 <iprintf>
 800cfea:	e7f2      	b.n	800cfd2 <tcp_close_shutdown+0x12a>
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800cfec:	4621      	mov	r1, r4
 800cfee:	4808      	ldr	r0, [pc, #32]	; (800d010 <tcp_close_shutdown+0x168>)
 800cff0:	f7ff fd22 	bl	800ca38 <tcp_pcb_remove>
 800cff4:	4b08      	ldr	r3, [pc, #32]	; (800d018 <tcp_close_shutdown+0x170>)
 800cff6:	2201      	movs	r2, #1
 800cff8:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800cffa:	4620      	mov	r0, r4
 800cffc:	f7ff fa9a 	bl	800c534 <tcp_free>
  return ERR_OK;
 800d000:	2000      	movs	r0, #0
      break;
 800d002:	e7cc      	b.n	800cf9e <tcp_close_shutdown+0xf6>
 800d004:	08014afc 	.word	0x08014afc
 800d008:	08014edc 	.word	0x08014edc
 800d00c:	08013b24 	.word	0x08013b24
 800d010:	20018390 	.word	0x20018390
 800d014:	08014efc 	.word	0x08014efc
 800d018:	2001838c 	.word	0x2001838c
 800d01c:	200183a4 	.word	0x200183a4
 800d020:	2001839c 	.word	0x2001839c
 800d024:	08015188 	.word	0x08015188
 800d028:	20018398 	.word	0x20018398
 800d02c:	08014f18 	.word	0x08014f18

0800d030 <tcp_close>:
{
 800d030:	b508      	push	{r3, lr}
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800d032:	b160      	cbz	r0, 800d04e <tcp_close+0x1e>
 800d034:	4603      	mov	r3, r0
  if (pcb->state != LISTEN) {
 800d036:	7d02      	ldrb	r2, [r0, #20]
 800d038:	2a01      	cmp	r2, #1
 800d03a:	d003      	beq.n	800d044 <tcp_close+0x14>
    tcp_set_flags(pcb, TF_RXCLOSED);
 800d03c:	8b42      	ldrh	r2, [r0, #26]
 800d03e:	f042 0210 	orr.w	r2, r2, #16
 800d042:	8342      	strh	r2, [r0, #26]
  return tcp_close_shutdown(pcb, 1);
 800d044:	2101      	movs	r1, #1
 800d046:	4618      	mov	r0, r3
 800d048:	f7ff ff2e 	bl	800cea8 <tcp_close_shutdown>
}
 800d04c:	bd08      	pop	{r3, pc}
  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800d04e:	4b05      	ldr	r3, [pc, #20]	; (800d064 <tcp_close+0x34>)
 800d050:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 800d054:	4904      	ldr	r1, [pc, #16]	; (800d068 <tcp_close+0x38>)
 800d056:	4805      	ldr	r0, [pc, #20]	; (800d06c <tcp_close+0x3c>)
 800d058:	f005 fb7a 	bl	8012750 <iprintf>
 800d05c:	f06f 000f 	mvn.w	r0, #15
 800d060:	e7f4      	b.n	800d04c <tcp_close+0x1c>
 800d062:	bf00      	nop
 800d064:	08014afc 	.word	0x08014afc
 800d068:	08014f34 	.word	0x08014f34
 800d06c:	08013b24 	.word	0x08013b24

0800d070 <tcp_recv_null>:
{
 800d070:	b510      	push	{r4, lr}
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800d072:	b151      	cbz	r1, 800d08a <tcp_recv_null+0x1a>
 800d074:	4614      	mov	r4, r2
 800d076:	4608      	mov	r0, r1
  if (p != NULL) {
 800d078:	b18a      	cbz	r2, 800d09e <tcp_recv_null+0x2e>
    tcp_recved(pcb, p->tot_len);
 800d07a:	8911      	ldrh	r1, [r2, #8]
 800d07c:	f7ff fb72 	bl	800c764 <tcp_recved>
    pbuf_free(p);
 800d080:	4620      	mov	r0, r4
 800d082:	f7fe fef1 	bl	800be68 <pbuf_free>
  return ERR_OK;
 800d086:	2000      	movs	r0, #0
}
 800d088:	bd10      	pop	{r4, pc}
  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800d08a:	4b08      	ldr	r3, [pc, #32]	; (800d0ac <tcp_recv_null+0x3c>)
 800d08c:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 800d090:	4907      	ldr	r1, [pc, #28]	; (800d0b0 <tcp_recv_null+0x40>)
 800d092:	4808      	ldr	r0, [pc, #32]	; (800d0b4 <tcp_recv_null+0x44>)
 800d094:	f005 fb5c 	bl	8012750 <iprintf>
 800d098:	f06f 000f 	mvn.w	r0, #15
 800d09c:	e7f4      	b.n	800d088 <tcp_recv_null+0x18>
  } else if (err == ERR_OK) {
 800d09e:	b10b      	cbz	r3, 800d0a4 <tcp_recv_null+0x34>
  return ERR_OK;
 800d0a0:	2000      	movs	r0, #0
 800d0a2:	e7f1      	b.n	800d088 <tcp_recv_null+0x18>
    return tcp_close(pcb);
 800d0a4:	f7ff ffc4 	bl	800d030 <tcp_close>
 800d0a8:	e7ee      	b.n	800d088 <tcp_recv_null+0x18>
 800d0aa:	bf00      	nop
 800d0ac:	08014afc 	.word	0x08014afc
 800d0b0:	08014f4c 	.word	0x08014f4c
 800d0b4:	08013b24 	.word	0x08013b24

0800d0b8 <tcp_process_refused_data>:
{
 800d0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800d0ba:	b318      	cbz	r0, 800d104 <tcp_process_refused_data+0x4c>
 800d0bc:	4604      	mov	r4, r0
    u8_t refused_flags = pcb->refused_data->flags;
 800d0be:	6f86      	ldr	r6, [r0, #120]	; 0x78
 800d0c0:	7b77      	ldrb	r7, [r6, #13]
    pcb->refused_data = NULL;
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	6783      	str	r3, [r0, #120]	; 0x78
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800d0c6:	f8d0 5084 	ldr.w	r5, [r0, #132]	; 0x84
 800d0ca:	b32d      	cbz	r5, 800d118 <tcp_process_refused_data+0x60>
 800d0cc:	4632      	mov	r2, r6
 800d0ce:	4601      	mov	r1, r0
 800d0d0:	6900      	ldr	r0, [r0, #16]
 800d0d2:	47a8      	blx	r5
 800d0d4:	4605      	mov	r5, r0
    if (err == ERR_OK) {
 800d0d6:	bb3d      	cbnz	r5, 800d128 <tcp_process_refused_data+0x70>
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800d0d8:	f017 0f20 	tst.w	r7, #32
 800d0dc:	d02a      	beq.n	800d134 <tcp_process_refused_data+0x7c>
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800d0de:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800d0e0:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800d0e4:	d001      	beq.n	800d0ea <tcp_process_refused_data+0x32>
          pcb->rcv_wnd++;
 800d0e6:	3301      	adds	r3, #1
 800d0e8:	8523      	strh	r3, [r4, #40]	; 0x28
        TCP_EVENT_CLOSED(pcb, err);
 800d0ea:	f8d4 6084 	ldr.w	r6, [r4, #132]	; 0x84
 800d0ee:	b30e      	cbz	r6, 800d134 <tcp_process_refused_data+0x7c>
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	461a      	mov	r2, r3
 800d0f4:	4621      	mov	r1, r4
 800d0f6:	6920      	ldr	r0, [r4, #16]
 800d0f8:	47b0      	blx	r6
          return ERR_ABRT;
 800d0fa:	f110 0f0d 	cmn.w	r0, #13
 800d0fe:	bf08      	it	eq
 800d100:	4605      	moveq	r5, r0
 800d102:	e017      	b.n	800d134 <tcp_process_refused_data+0x7c>
  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800d104:	4b0c      	ldr	r3, [pc, #48]	; (800d138 <tcp_process_refused_data+0x80>)
 800d106:	f240 6209 	movw	r2, #1545	; 0x609
 800d10a:	490c      	ldr	r1, [pc, #48]	; (800d13c <tcp_process_refused_data+0x84>)
 800d10c:	480c      	ldr	r0, [pc, #48]	; (800d140 <tcp_process_refused_data+0x88>)
 800d10e:	f005 fb1f 	bl	8012750 <iprintf>
 800d112:	f06f 050f 	mvn.w	r5, #15
 800d116:	e00d      	b.n	800d134 <tcp_process_refused_data+0x7c>
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800d118:	2300      	movs	r3, #0
 800d11a:	4632      	mov	r2, r6
 800d11c:	4601      	mov	r1, r0
 800d11e:	4618      	mov	r0, r3
 800d120:	f7ff ffa6 	bl	800d070 <tcp_recv_null>
 800d124:	4605      	mov	r5, r0
 800d126:	e7d6      	b.n	800d0d6 <tcp_process_refused_data+0x1e>
    } else if (err == ERR_ABRT) {
 800d128:	f115 0f0d 	cmn.w	r5, #13
 800d12c:	d002      	beq.n	800d134 <tcp_process_refused_data+0x7c>
      pcb->refused_data = refused_data;
 800d12e:	67a6      	str	r6, [r4, #120]	; 0x78
      return ERR_INPROGRESS;
 800d130:	f06f 0504 	mvn.w	r5, #4
}
 800d134:	4628      	mov	r0, r5
 800d136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d138:	08014afc 	.word	0x08014afc
 800d13c:	08014f68 	.word	0x08014f68
 800d140:	08013b24 	.word	0x08013b24

0800d144 <tcp_fasttmr>:
{
 800d144:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ++tcp_timer_ctr;
 800d148:	4a1f      	ldr	r2, [pc, #124]	; (800d1c8 <tcp_fasttmr+0x84>)
 800d14a:	7813      	ldrb	r3, [r2, #0]
 800d14c:	3301      	adds	r3, #1
 800d14e:	7013      	strb	r3, [r2, #0]
  pcb = tcp_active_pcbs;
 800d150:	f8df 807c 	ldr.w	r8, [pc, #124]	; 800d1d0 <tcp_fasttmr+0x8c>
        tcp_active_pcbs_changed = 0;
 800d154:	4e1d      	ldr	r6, [pc, #116]	; (800d1cc <tcp_fasttmr+0x88>)
  pcb = tcp_active_pcbs;
 800d156:	f8d8 4000 	ldr.w	r4, [r8]
  while (pcb != NULL) {
 800d15a:	2c00      	cmp	r4, #0
 800d15c:	d032      	beq.n	800d1c4 <tcp_fasttmr+0x80>
    if (pcb->last_timer != tcp_timer_ctr) {
 800d15e:	4d1a      	ldr	r5, [pc, #104]	; (800d1c8 <tcp_fasttmr+0x84>)
        tcp_active_pcbs_changed = 0;
 800d160:	2700      	movs	r7, #0
 800d162:	e013      	b.n	800d18c <tcp_fasttmr+0x48>
        tcp_ack_now(pcb);
 800d164:	f043 0302 	orr.w	r3, r3, #2
 800d168:	8363      	strh	r3, [r4, #26]
        tcp_output(pcb);
 800d16a:	4620      	mov	r0, r4
 800d16c:	f002 fef0 	bl	800ff50 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800d170:	8b63      	ldrh	r3, [r4, #26]
 800d172:	f023 0303 	bic.w	r3, r3, #3
 800d176:	8363      	strh	r3, [r4, #26]
 800d178:	e011      	b.n	800d19e <tcp_fasttmr+0x5a>
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800d17a:	f023 0308 	bic.w	r3, r3, #8
 800d17e:	8363      	strh	r3, [r4, #26]
        tcp_close_shutdown_fin(pcb);
 800d180:	4620      	mov	r0, r4
 800d182:	f7ff f98f 	bl	800c4a4 <tcp_close_shutdown_fin>
 800d186:	e00e      	b.n	800d1a6 <tcp_fasttmr+0x62>
      pcb = pcb->next;
 800d188:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 800d18a:	b1dc      	cbz	r4, 800d1c4 <tcp_fasttmr+0x80>
    if (pcb->last_timer != tcp_timer_ctr) {
 800d18c:	782b      	ldrb	r3, [r5, #0]
 800d18e:	7fa2      	ldrb	r2, [r4, #30]
 800d190:	429a      	cmp	r2, r3
 800d192:	d0f9      	beq.n	800d188 <tcp_fasttmr+0x44>
      pcb->last_timer = tcp_timer_ctr;
 800d194:	77a3      	strb	r3, [r4, #30]
      if (pcb->flags & TF_ACK_DELAY) {
 800d196:	8b63      	ldrh	r3, [r4, #26]
 800d198:	f013 0f01 	tst.w	r3, #1
 800d19c:	d1e2      	bne.n	800d164 <tcp_fasttmr+0x20>
      if (pcb->flags & TF_CLOSEPEND) {
 800d19e:	8b63      	ldrh	r3, [r4, #26]
 800d1a0:	f013 0f08 	tst.w	r3, #8
 800d1a4:	d1e9      	bne.n	800d17a <tcp_fasttmr+0x36>
      next = pcb->next;
 800d1a6:	f8d4 900c 	ldr.w	r9, [r4, #12]
      if (pcb->refused_data != NULL) {
 800d1aa:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800d1ac:	b143      	cbz	r3, 800d1c0 <tcp_fasttmr+0x7c>
        tcp_active_pcbs_changed = 0;
 800d1ae:	7037      	strb	r7, [r6, #0]
        tcp_process_refused_data(pcb);
 800d1b0:	4620      	mov	r0, r4
 800d1b2:	f7ff ff81 	bl	800d0b8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800d1b6:	7833      	ldrb	r3, [r6, #0]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d1cc      	bne.n	800d156 <tcp_fasttmr+0x12>
      pcb = next;
 800d1bc:	464c      	mov	r4, r9
 800d1be:	e7e4      	b.n	800d18a <tcp_fasttmr+0x46>
 800d1c0:	464c      	mov	r4, r9
 800d1c2:	e7e2      	b.n	800d18a <tcp_fasttmr+0x46>
}
 800d1c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1c8:	2000e0c2 	.word	0x2000e0c2
 800d1cc:	2001838c 	.word	0x2001838c
 800d1d0:	20018390 	.word	0x20018390

0800d1d4 <tcp_shutdown>:
{
 800d1d4:	b510      	push	{r4, lr}
  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 800d1d6:	b188      	cbz	r0, 800d1fc <tcp_shutdown+0x28>
 800d1d8:	4604      	mov	r4, r0
  if (pcb->state == LISTEN) {
 800d1da:	7d03      	ldrb	r3, [r0, #20]
 800d1dc:	2b01      	cmp	r3, #1
 800d1de:	d02a      	beq.n	800d236 <tcp_shutdown+0x62>
  if (shut_rx) {
 800d1e0:	b1d1      	cbz	r1, 800d218 <tcp_shutdown+0x44>
    tcp_set_flags(pcb, TF_RXCLOSED);
 800d1e2:	8b43      	ldrh	r3, [r0, #26]
 800d1e4:	f043 0310 	orr.w	r3, r3, #16
 800d1e8:	8343      	strh	r3, [r0, #26]
    if (shut_tx) {
 800d1ea:	b98a      	cbnz	r2, 800d210 <tcp_shutdown+0x3c>
    if (pcb->refused_data != NULL) {
 800d1ec:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800d1ee:	b118      	cbz	r0, 800d1f8 <tcp_shutdown+0x24>
      pbuf_free(pcb->refused_data);
 800d1f0:	f7fe fe3a 	bl	800be68 <pbuf_free>
      pcb->refused_data = NULL;
 800d1f4:	2300      	movs	r3, #0
 800d1f6:	67a3      	str	r3, [r4, #120]	; 0x78
  return ERR_OK;
 800d1f8:	2000      	movs	r0, #0
 800d1fa:	e01b      	b.n	800d234 <tcp_shutdown+0x60>
  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 800d1fc:	4b12      	ldr	r3, [pc, #72]	; (800d248 <tcp_shutdown+0x74>)
 800d1fe:	f240 2207 	movw	r2, #519	; 0x207
 800d202:	4912      	ldr	r1, [pc, #72]	; (800d24c <tcp_shutdown+0x78>)
 800d204:	4812      	ldr	r0, [pc, #72]	; (800d250 <tcp_shutdown+0x7c>)
 800d206:	f005 faa3 	bl	8012750 <iprintf>
 800d20a:	f06f 000f 	mvn.w	r0, #15
 800d20e:	e011      	b.n	800d234 <tcp_shutdown+0x60>
      return tcp_close_shutdown(pcb, 1);
 800d210:	2101      	movs	r1, #1
 800d212:	f7ff fe49 	bl	800cea8 <tcp_close_shutdown>
 800d216:	e00d      	b.n	800d234 <tcp_shutdown+0x60>
  if (shut_tx) {
 800d218:	b182      	cbz	r2, 800d23c <tcp_shutdown+0x68>
    switch (pcb->state) {
 800d21a:	2b04      	cmp	r3, #4
 800d21c:	d804      	bhi.n	800d228 <tcp_shutdown+0x54>
 800d21e:	2b02      	cmp	r3, #2
 800d220:	d804      	bhi.n	800d22c <tcp_shutdown+0x58>
 800d222:	f06f 000a 	mvn.w	r0, #10
 800d226:	e005      	b.n	800d234 <tcp_shutdown+0x60>
 800d228:	2b07      	cmp	r3, #7
 800d22a:	d109      	bne.n	800d240 <tcp_shutdown+0x6c>
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 800d22c:	2100      	movs	r1, #0
 800d22e:	4620      	mov	r0, r4
 800d230:	f7ff fe3a 	bl	800cea8 <tcp_close_shutdown>
}
 800d234:	bd10      	pop	{r4, pc}
    return ERR_CONN;
 800d236:	f06f 000a 	mvn.w	r0, #10
 800d23a:	e7fb      	b.n	800d234 <tcp_shutdown+0x60>
  return ERR_OK;
 800d23c:	2000      	movs	r0, #0
 800d23e:	e7f9      	b.n	800d234 <tcp_shutdown+0x60>
    switch (pcb->state) {
 800d240:	f06f 000a 	mvn.w	r0, #10
 800d244:	e7f6      	b.n	800d234 <tcp_shutdown+0x60>
 800d246:	bf00      	nop
 800d248:	08014afc 	.word	0x08014afc
 800d24c:	08014f90 	.word	0x08014f90
 800d250:	08013b24 	.word	0x08013b24

0800d254 <tcp_slowtmr>:
{
 800d254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d258:	b085      	sub	sp, #20
  ++tcp_ticks;
 800d25a:	4ab7      	ldr	r2, [pc, #732]	; (800d538 <tcp_slowtmr+0x2e4>)
 800d25c:	6813      	ldr	r3, [r2, #0]
 800d25e:	3301      	adds	r3, #1
 800d260:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800d262:	4ab6      	ldr	r2, [pc, #728]	; (800d53c <tcp_slowtmr+0x2e8>)
 800d264:	7813      	ldrb	r3, [r2, #0]
 800d266:	3301      	adds	r3, #1
 800d268:	7013      	strb	r3, [r2, #0]
  pcb = tcp_active_pcbs;
 800d26a:	f8df a2fc 	ldr.w	sl, [pc, #764]	; 800d568 <tcp_slowtmr+0x314>
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800d26e:	f8df b2fc 	ldr.w	fp, [pc, #764]	; 800d56c <tcp_slowtmr+0x318>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800d272:	4eb3      	ldr	r6, [pc, #716]	; (800d540 <tcp_slowtmr+0x2ec>)
  pcb = tcp_active_pcbs;
 800d274:	f8da 4000 	ldr.w	r4, [sl]
  while (pcb != NULL) {
 800d278:	2c00      	cmp	r4, #0
 800d27a:	f000 81f0 	beq.w	800d65e <tcp_slowtmr+0x40a>
  prev = NULL;
 800d27e:	2500      	movs	r5, #0
 800d280:	e1a6      	b.n	800d5d0 <tcp_slowtmr+0x37c>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800d282:	4633      	mov	r3, r6
 800d284:	f240 42be 	movw	r2, #1214	; 0x4be
 800d288:	49ae      	ldr	r1, [pc, #696]	; (800d544 <tcp_slowtmr+0x2f0>)
 800d28a:	48af      	ldr	r0, [pc, #700]	; (800d548 <tcp_slowtmr+0x2f4>)
 800d28c:	f005 fa60 	bl	8012750 <iprintf>
 800d290:	e1a2      	b.n	800d5d8 <tcp_slowtmr+0x384>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800d292:	4633      	mov	r3, r6
 800d294:	f240 42bf 	movw	r2, #1215	; 0x4bf
 800d298:	49ac      	ldr	r1, [pc, #688]	; (800d54c <tcp_slowtmr+0x2f8>)
 800d29a:	48ab      	ldr	r0, [pc, #684]	; (800d548 <tcp_slowtmr+0x2f4>)
 800d29c:	f005 fa58 	bl	8012750 <iprintf>
 800d2a0:	e19e      	b.n	800d5e0 <tcp_slowtmr+0x38c>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800d2a2:	4633      	mov	r3, r6
 800d2a4:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 800d2a8:	49a9      	ldr	r1, [pc, #676]	; (800d550 <tcp_slowtmr+0x2fc>)
 800d2aa:	48a7      	ldr	r0, [pc, #668]	; (800d548 <tcp_slowtmr+0x2f4>)
 800d2ac:	f005 fa50 	bl	8012750 <iprintf>
 800d2b0:	e19a      	b.n	800d5e8 <tcp_slowtmr+0x394>
      continue;
 800d2b2:	4625      	mov	r5, r4
      pcb = pcb->next;
 800d2b4:	68e4      	ldr	r4, [r4, #12]
      continue;
 800d2b6:	e189      	b.n	800d5cc <tcp_slowtmr+0x378>
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800d2b8:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800d2bc:	2b05      	cmp	r3, #5
 800d2be:	f240 81a3 	bls.w	800d608 <tcp_slowtmr+0x3b4>
    pcb_reset = 0;
 800d2c2:	f04f 0800 	mov.w	r8, #0
      ++pcb_remove;
 800d2c6:	2701      	movs	r7, #1
    if (pcb->ooseq != NULL &&
 800d2c8:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800d2ca:	b15b      	cbz	r3, 800d2e4 <tcp_slowtmr+0x90>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800d2cc:	4b9a      	ldr	r3, [pc, #616]	; (800d538 <tcp_slowtmr+0x2e4>)
 800d2ce:	681a      	ldr	r2, [r3, #0]
 800d2d0:	6a23      	ldr	r3, [r4, #32]
 800d2d2:	1ad2      	subs	r2, r2, r3
 800d2d4:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	; 0x40
 800d2d8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    if (pcb->ooseq != NULL &&
 800d2dc:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 800d2e0:	f080 80ff 	bcs.w	800d4e2 <tcp_slowtmr+0x28e>
    if (pcb->state == SYN_RCVD) {
 800d2e4:	7d23      	ldrb	r3, [r4, #20]
 800d2e6:	2b03      	cmp	r3, #3
 800d2e8:	f000 80ff 	beq.w	800d4ea <tcp_slowtmr+0x296>
    if (pcb->state == LAST_ACK) {
 800d2ec:	2b09      	cmp	r3, #9
 800d2ee:	f040 8103 	bne.w	800d4f8 <tcp_slowtmr+0x2a4>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d2f2:	4b91      	ldr	r3, [pc, #580]	; (800d538 <tcp_slowtmr+0x2e4>)
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	6a22      	ldr	r2, [r4, #32]
 800d2f8:	1a9b      	subs	r3, r3, r2
 800d2fa:	2bf0      	cmp	r3, #240	; 0xf0
 800d2fc:	f240 80fc 	bls.w	800d4f8 <tcp_slowtmr+0x2a4>
      tcp_err_fn err_fn = pcb->errf;
 800d300:	f8d4 7090 	ldr.w	r7, [r4, #144]	; 0x90
      tcp_pcb_purge(pcb);
 800d304:	4620      	mov	r0, r4
 800d306:	f7ff fb65 	bl	800c9d4 <tcp_pcb_purge>
      if (prev != NULL) {
 800d30a:	2d00      	cmp	r5, #0
 800d30c:	f000 8138 	beq.w	800d580 <tcp_slowtmr+0x32c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800d310:	f8da 3000 	ldr.w	r3, [sl]
 800d314:	42a3      	cmp	r3, r4
 800d316:	f000 812b 	beq.w	800d570 <tcp_slowtmr+0x31c>
        prev->next = pcb->next;
 800d31a:	68e3      	ldr	r3, [r4, #12]
 800d31c:	60eb      	str	r3, [r5, #12]
      if (pcb_reset) {
 800d31e:	f1b8 0f00 	cmp.w	r8, #0
 800d322:	f040 813c 	bne.w	800d59e <tcp_slowtmr+0x34a>
      err_arg = pcb->callback_arg;
 800d326:	f8d4 9010 	ldr.w	r9, [r4, #16]
      pcb = pcb->next;
 800d32a:	f8d4 800c 	ldr.w	r8, [r4, #12]
      tcp_free(pcb2);
 800d32e:	4620      	mov	r0, r4
 800d330:	f7ff f900 	bl	800c534 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800d334:	4b87      	ldr	r3, [pc, #540]	; (800d554 <tcp_slowtmr+0x300>)
 800d336:	2200      	movs	r2, #0
 800d338:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800d33a:	2f00      	cmp	r7, #0
 800d33c:	f000 8142 	beq.w	800d5c4 <tcp_slowtmr+0x370>
 800d340:	f06f 010c 	mvn.w	r1, #12
 800d344:	4648      	mov	r0, r9
 800d346:	47b8      	blx	r7
      if (tcp_active_pcbs_changed) {
 800d348:	4b82      	ldr	r3, [pc, #520]	; (800d554 <tcp_slowtmr+0x300>)
 800d34a:	781b      	ldrb	r3, [r3, #0]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d191      	bne.n	800d274 <tcp_slowtmr+0x20>
      pcb = pcb->next;
 800d350:	4644      	mov	r4, r8
 800d352:	e13b      	b.n	800d5cc <tcp_slowtmr+0x378>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800d354:	4633      	mov	r3, r6
 800d356:	f240 42d5 	movw	r2, #1237	; 0x4d5
 800d35a:	497f      	ldr	r1, [pc, #508]	; (800d558 <tcp_slowtmr+0x304>)
 800d35c:	487a      	ldr	r0, [pc, #488]	; (800d548 <tcp_slowtmr+0x2f4>)
 800d35e:	f005 f9f7 	bl	8012750 <iprintf>
 800d362:	e163      	b.n	800d62c <tcp_slowtmr+0x3d8>
            if (pcb->snd_wnd == 0) {
 800d364:	f8b4 1060 	ldrh.w	r1, [r4, #96]	; 0x60
 800d368:	b929      	cbnz	r1, 800d376 <tcp_slowtmr+0x122>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800d36a:	4620      	mov	r0, r4
 800d36c:	f003 f820 	bl	80103b0 <tcp_zero_window_probe>
 800d370:	b128      	cbz	r0, 800d37e <tcp_slowtmr+0x12a>
    pcb_remove = 0;
 800d372:	2700      	movs	r7, #0
 800d374:	e060      	b.n	800d438 <tcp_slowtmr+0x1e4>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800d376:	4620      	mov	r0, r4
 800d378:	f002 fae0 	bl	800f93c <tcp_split_unsent_seg>
 800d37c:	b158      	cbz	r0, 800d396 <tcp_slowtmr+0x142>
              pcb->persist_cnt = 0;
 800d37e:	2300      	movs	r3, #0
 800d380:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800d384:	f894 3099 	ldrb.w	r3, [r4, #153]	; 0x99
 800d388:	2b06      	cmp	r3, #6
 800d38a:	d876      	bhi.n	800d47a <tcp_slowtmr+0x226>
                pcb->persist_backoff++;
 800d38c:	3301      	adds	r3, #1
 800d38e:	f884 3099 	strb.w	r3, [r4, #153]	; 0x99
    pcb_remove = 0;
 800d392:	2700      	movs	r7, #0
 800d394:	e050      	b.n	800d438 <tcp_slowtmr+0x1e4>
                if (tcp_output(pcb) == ERR_OK) {
 800d396:	4620      	mov	r0, r4
 800d398:	f002 fdda 	bl	800ff50 <tcp_output>
 800d39c:	2800      	cmp	r0, #0
 800d39e:	d1ee      	bne.n	800d37e <tcp_slowtmr+0x12a>
    pcb_remove = 0;
 800d3a0:	2700      	movs	r7, #0
 800d3a2:	e049      	b.n	800d438 <tcp_slowtmr+0x1e4>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800d3a4:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 800d3a6:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 800d3aa:	4293      	cmp	r3, r2
 800d3ac:	d801      	bhi.n	800d3b2 <tcp_slowtmr+0x15e>
          ++pcb->rtime;
 800d3ae:	3301      	adds	r3, #1
 800d3b0:	8623      	strh	r3, [r4, #48]	; 0x30
        if (pcb->rtime >= pcb->rto) {
 800d3b2:	f9b4 2030 	ldrsh.w	r2, [r4, #48]	; 0x30
 800d3b6:	f9b4 3040 	ldrsh.w	r3, [r4, #64]	; 0x40
 800d3ba:	429a      	cmp	r2, r3
 800d3bc:	db3c      	blt.n	800d438 <tcp_slowtmr+0x1e4>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800d3be:	4620      	mov	r0, r4
 800d3c0:	f002 fc72 	bl	800fca8 <tcp_rexmit_rto_prepare>
 800d3c4:	b118      	cbz	r0, 800d3ce <tcp_slowtmr+0x17a>
 800d3c6:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800d3c8:	bbb3      	cbnz	r3, 800d438 <tcp_slowtmr+0x1e4>
 800d3ca:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800d3cc:	b3a3      	cbz	r3, 800d438 <tcp_slowtmr+0x1e4>
            if (pcb->state != SYN_SENT) {
 800d3ce:	7d23      	ldrb	r3, [r4, #20]
 800d3d0:	2b02      	cmp	r3, #2
 800d3d2:	d014      	beq.n	800d3fe <tcp_slowtmr+0x1aa>
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800d3d4:	f9b4 203c 	ldrsh.w	r2, [r4, #60]	; 0x3c
 800d3d8:	f9b4 303e 	ldrsh.w	r3, [r4, #62]	; 0x3e
 800d3dc:	eb03 03e2 	add.w	r3, r3, r2, asr #3
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800d3e0:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800d3e4:	2a0c      	cmp	r2, #12
 800d3e6:	bf28      	it	cs
 800d3e8:	220c      	movcs	r2, #12
 800d3ea:	495c      	ldr	r1, [pc, #368]	; (800d55c <tcp_slowtmr+0x308>)
 800d3ec:	5c8a      	ldrb	r2, [r1, r2]
 800d3ee:	4093      	lsls	r3, r2
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800d3f0:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800d3f4:	4293      	cmp	r3, r2
 800d3f6:	bfa8      	it	ge
 800d3f8:	4613      	movge	r3, r2
 800d3fa:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
            pcb->rtime = 0;
 800d3fe:	2300      	movs	r3, #0
 800d400:	8623      	strh	r3, [r4, #48]	; 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800d402:	f8b4 2060 	ldrh.w	r2, [r4, #96]	; 0x60
 800d406:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
            pcb->ssthresh = eff_wnd >> 1;
 800d40a:	429a      	cmp	r2, r3
 800d40c:	bf28      	it	cs
 800d40e:	461a      	movcs	r2, r3
 800d410:	0851      	lsrs	r1, r2, #1
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800d412:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 800d414:	0043      	lsls	r3, r0, #1
 800d416:	b29b      	uxth	r3, r3
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800d418:	ebb3 0f52 	cmp.w	r3, r2, lsr #1
 800d41c:	bf98      	it	ls
 800d41e:	460b      	movls	r3, r1
 800d420:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
            pcb->cwnd = pcb->mss;
 800d424:	f8a4 0048 	strh.w	r0, [r4, #72]	; 0x48
            pcb->bytes_acked = 0;
 800d428:	2300      	movs	r3, #0
 800d42a:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
            tcp_rexmit_rto_commit(pcb);
 800d42e:	4620      	mov	r0, r4
 800d430:	f002 ff5a 	bl	80102e8 <tcp_rexmit_rto_commit>
 800d434:	e000      	b.n	800d438 <tcp_slowtmr+0x1e4>
      ++pcb_remove;
 800d436:	2701      	movs	r7, #1
    if (pcb->state == FIN_WAIT_2) {
 800d438:	7d23      	ldrb	r3, [r4, #20]
 800d43a:	2b06      	cmp	r3, #6
 800d43c:	d01f      	beq.n	800d47e <tcp_slowtmr+0x22a>
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800d43e:	f894 8009 	ldrb.w	r8, [r4, #9]
 800d442:	f018 0808 	ands.w	r8, r8, #8
 800d446:	f43f af3f 	beq.w	800d2c8 <tcp_slowtmr+0x74>
 800d44a:	2b04      	cmp	r3, #4
 800d44c:	d001      	beq.n	800d452 <tcp_slowtmr+0x1fe>
 800d44e:	2b07      	cmp	r3, #7
 800d450:	d141      	bne.n	800d4d6 <tcp_slowtmr+0x282>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d452:	4b39      	ldr	r3, [pc, #228]	; (800d538 <tcp_slowtmr+0x2e4>)
 800d454:	681a      	ldr	r2, [r3, #0]
 800d456:	6a23      	ldr	r3, [r4, #32]
 800d458:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800d45a:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800d45e:	4b40      	ldr	r3, [pc, #256]	; (800d560 <tcp_slowtmr+0x30c>)
 800d460:	440b      	add	r3, r1
 800d462:	fbab 0303 	umull	r0, r3, fp, r3
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d466:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 800d46a:	d91b      	bls.n	800d4a4 <tcp_slowtmr+0x250>
        ++pcb_remove;
 800d46c:	3701      	adds	r7, #1
 800d46e:	b2ff      	uxtb	r7, r7
        ++pcb_reset;
 800d470:	f04f 0801 	mov.w	r8, #1
 800d474:	e728      	b.n	800d2c8 <tcp_slowtmr+0x74>
          ++pcb_remove; /* max probes reached */
 800d476:	2701      	movs	r7, #1
 800d478:	e7de      	b.n	800d438 <tcp_slowtmr+0x1e4>
    pcb_remove = 0;
 800d47a:	2700      	movs	r7, #0
 800d47c:	e7dc      	b.n	800d438 <tcp_slowtmr+0x1e4>
      if (pcb->flags & TF_RXCLOSED) {
 800d47e:	8b63      	ldrh	r3, [r4, #26]
 800d480:	f013 0f10 	tst.w	r3, #16
 800d484:	d007      	beq.n	800d496 <tcp_slowtmr+0x242>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d486:	4b2c      	ldr	r3, [pc, #176]	; (800d538 <tcp_slowtmr+0x2e4>)
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	6a22      	ldr	r2, [r4, #32]
 800d48c:	1a9b      	subs	r3, r3, r2
 800d48e:	2b28      	cmp	r3, #40	; 0x28
 800d490:	d901      	bls.n	800d496 <tcp_slowtmr+0x242>
          ++pcb_remove;
 800d492:	3701      	adds	r7, #1
 800d494:	b2ff      	uxtb	r7, r7
    if (pcb->ooseq != NULL &&
 800d496:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800d498:	2b00      	cmp	r3, #0
 800d49a:	f000 8126 	beq.w	800d6ea <tcp_slowtmr+0x496>
    pcb_reset = 0;
 800d49e:	f04f 0800 	mov.w	r8, #0
 800d4a2:	e713      	b.n	800d2cc <tcp_slowtmr+0x78>
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800d4a4:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
 800d4a8:	482e      	ldr	r0, [pc, #184]	; (800d564 <tcp_slowtmr+0x310>)
 800d4aa:	fb00 1303 	mla	r3, r0, r3, r1
                 / TCP_SLOW_INTERVAL) {
 800d4ae:	fbab 1303 	umull	r1, r3, fp, r3
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d4b2:	ebb2 1f53 	cmp.w	r2, r3, lsr #5
 800d4b6:	d802      	bhi.n	800d4be <tcp_slowtmr+0x26a>
    pcb_reset = 0;
 800d4b8:	f04f 0800 	mov.w	r8, #0
 800d4bc:	e704      	b.n	800d2c8 <tcp_slowtmr+0x74>
        err = tcp_keepalive(pcb);
 800d4be:	4620      	mov	r0, r4
 800d4c0:	f002 ff48 	bl	8010354 <tcp_keepalive>
        if (err == ERR_OK) {
 800d4c4:	b950      	cbnz	r0, 800d4dc <tcp_slowtmr+0x288>
          pcb->keep_cnt_sent++;
 800d4c6:	f894 309b 	ldrb.w	r3, [r4, #155]	; 0x9b
 800d4ca:	3301      	adds	r3, #1
 800d4cc:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
    pcb_reset = 0;
 800d4d0:	f04f 0800 	mov.w	r8, #0
 800d4d4:	e6f8      	b.n	800d2c8 <tcp_slowtmr+0x74>
 800d4d6:	f04f 0800 	mov.w	r8, #0
 800d4da:	e6f5      	b.n	800d2c8 <tcp_slowtmr+0x74>
 800d4dc:	f04f 0800 	mov.w	r8, #0
 800d4e0:	e6f2      	b.n	800d2c8 <tcp_slowtmr+0x74>
      tcp_free_ooseq(pcb);
 800d4e2:	4620      	mov	r0, r4
 800d4e4:	f7ff fa6c 	bl	800c9c0 <tcp_free_ooseq>
 800d4e8:	e6fc      	b.n	800d2e4 <tcp_slowtmr+0x90>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d4ea:	4b13      	ldr	r3, [pc, #76]	; (800d538 <tcp_slowtmr+0x2e4>)
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	6a22      	ldr	r2, [r4, #32]
 800d4f0:	1a9b      	subs	r3, r3, r2
 800d4f2:	2b28      	cmp	r3, #40	; 0x28
 800d4f4:	f63f af04 	bhi.w	800d300 <tcp_slowtmr+0xac>
    if (pcb_remove) {
 800d4f8:	2f00      	cmp	r7, #0
 800d4fa:	f47f af01 	bne.w	800d300 <tcp_slowtmr+0xac>
      pcb = pcb->next;
 800d4fe:	68e7      	ldr	r7, [r4, #12]
      ++prev->polltmr;
 800d500:	7f23      	ldrb	r3, [r4, #28]
 800d502:	3301      	adds	r3, #1
 800d504:	b2db      	uxtb	r3, r3
 800d506:	7723      	strb	r3, [r4, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800d508:	7f62      	ldrb	r2, [r4, #29]
 800d50a:	429a      	cmp	r2, r3
 800d50c:	d85c      	bhi.n	800d5c8 <tcp_slowtmr+0x374>
        prev->polltmr = 0;
 800d50e:	2300      	movs	r3, #0
 800d510:	7723      	strb	r3, [r4, #28]
        tcp_active_pcbs_changed = 0;
 800d512:	4a10      	ldr	r2, [pc, #64]	; (800d554 <tcp_slowtmr+0x300>)
 800d514:	7013      	strb	r3, [r2, #0]
        TCP_EVENT_POLL(prev, err);
 800d516:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d04c      	beq.n	800d5b8 <tcp_slowtmr+0x364>
 800d51e:	4621      	mov	r1, r4
 800d520:	6920      	ldr	r0, [r4, #16]
 800d522:	4798      	blx	r3
        if (tcp_active_pcbs_changed) {
 800d524:	4b0b      	ldr	r3, [pc, #44]	; (800d554 <tcp_slowtmr+0x300>)
 800d526:	781b      	ldrb	r3, [r3, #0]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	f47f aea3 	bne.w	800d274 <tcp_slowtmr+0x20>
        if (err == ERR_OK) {
 800d52e:	2800      	cmp	r0, #0
 800d530:	d042      	beq.n	800d5b8 <tcp_slowtmr+0x364>
 800d532:	4625      	mov	r5, r4
      pcb = pcb->next;
 800d534:	463c      	mov	r4, r7
 800d536:	e049      	b.n	800d5cc <tcp_slowtmr+0x378>
 800d538:	20018394 	.word	0x20018394
 800d53c:	2000e0c2 	.word	0x2000e0c2
 800d540:	08014afc 	.word	0x08014afc
 800d544:	08014fac 	.word	0x08014fac
 800d548:	08013b24 	.word	0x08013b24
 800d54c:	08014fd8 	.word	0x08014fd8
 800d550:	08015004 	.word	0x08015004
 800d554:	2001838c 	.word	0x2001838c
 800d558:	08015068 	.word	0x08015068
 800d55c:	08015178 	.word	0x08015178
 800d560:	000a4cb8 	.word	0x000a4cb8
 800d564:	000124f8 	.word	0x000124f8
 800d568:	20018390 	.word	0x20018390
 800d56c:	10624dd3 	.word	0x10624dd3
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800d570:	4633      	mov	r3, r6
 800d572:	f240 526d 	movw	r2, #1389	; 0x56d
 800d576:	4960      	ldr	r1, [pc, #384]	; (800d6f8 <tcp_slowtmr+0x4a4>)
 800d578:	4860      	ldr	r0, [pc, #384]	; (800d6fc <tcp_slowtmr+0x4a8>)
 800d57a:	f005 f8e9 	bl	8012750 <iprintf>
 800d57e:	e6cc      	b.n	800d31a <tcp_slowtmr+0xc6>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800d580:	f8da 3000 	ldr.w	r3, [sl]
 800d584:	42a3      	cmp	r3, r4
 800d586:	d006      	beq.n	800d596 <tcp_slowtmr+0x342>
 800d588:	4633      	mov	r3, r6
 800d58a:	f240 5271 	movw	r2, #1393	; 0x571
 800d58e:	495c      	ldr	r1, [pc, #368]	; (800d700 <tcp_slowtmr+0x4ac>)
 800d590:	485a      	ldr	r0, [pc, #360]	; (800d6fc <tcp_slowtmr+0x4a8>)
 800d592:	f005 f8dd 	bl	8012750 <iprintf>
        tcp_active_pcbs = pcb->next;
 800d596:	68e3      	ldr	r3, [r4, #12]
 800d598:	f8ca 3000 	str.w	r3, [sl]
 800d59c:	e6bf      	b.n	800d31e <tcp_slowtmr+0xca>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d59e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800d5a0:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800d5a2:	8b23      	ldrh	r3, [r4, #24]
 800d5a4:	9302      	str	r3, [sp, #8]
 800d5a6:	8ae3      	ldrh	r3, [r4, #22]
 800d5a8:	9301      	str	r3, [sp, #4]
 800d5aa:	1d23      	adds	r3, r4, #4
 800d5ac:	9300      	str	r3, [sp, #0]
 800d5ae:	4623      	mov	r3, r4
 800d5b0:	4620      	mov	r0, r4
 800d5b2:	f002 fc4b 	bl	800fe4c <tcp_rst>
 800d5b6:	e6b6      	b.n	800d326 <tcp_slowtmr+0xd2>
          tcp_output(prev);
 800d5b8:	4620      	mov	r0, r4
 800d5ba:	f002 fcc9 	bl	800ff50 <tcp_output>
 800d5be:	4625      	mov	r5, r4
      pcb = pcb->next;
 800d5c0:	463c      	mov	r4, r7
 800d5c2:	e003      	b.n	800d5cc <tcp_slowtmr+0x378>
      pcb = pcb->next;
 800d5c4:	4644      	mov	r4, r8
 800d5c6:	e001      	b.n	800d5cc <tcp_slowtmr+0x378>
 800d5c8:	4625      	mov	r5, r4
      pcb = pcb->next;
 800d5ca:	463c      	mov	r4, r7
  while (pcb != NULL) {
 800d5cc:	2c00      	cmp	r4, #0
 800d5ce:	d046      	beq.n	800d65e <tcp_slowtmr+0x40a>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800d5d0:	7d23      	ldrb	r3, [r4, #20]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	f43f ae55 	beq.w	800d282 <tcp_slowtmr+0x2e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800d5d8:	7d23      	ldrb	r3, [r4, #20]
 800d5da:	2b01      	cmp	r3, #1
 800d5dc:	f43f ae59 	beq.w	800d292 <tcp_slowtmr+0x3e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800d5e0:	7d23      	ldrb	r3, [r4, #20]
 800d5e2:	2b0a      	cmp	r3, #10
 800d5e4:	f43f ae5d 	beq.w	800d2a2 <tcp_slowtmr+0x4e>
    if (pcb->last_timer == tcp_timer_ctr) {
 800d5e8:	4b46      	ldr	r3, [pc, #280]	; (800d704 <tcp_slowtmr+0x4b0>)
 800d5ea:	781b      	ldrb	r3, [r3, #0]
 800d5ec:	7fa2      	ldrb	r2, [r4, #30]
 800d5ee:	429a      	cmp	r2, r3
 800d5f0:	f43f ae5f 	beq.w	800d2b2 <tcp_slowtmr+0x5e>
    pcb->last_timer = tcp_timer_ctr;
 800d5f4:	77a3      	strb	r3, [r4, #30]
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800d5f6:	7d23      	ldrb	r3, [r4, #20]
 800d5f8:	2b02      	cmp	r3, #2
 800d5fa:	f43f ae5d 	beq.w	800d2b8 <tcp_slowtmr+0x64>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800d5fe:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800d602:	2b0b      	cmp	r3, #11
 800d604:	f63f af17 	bhi.w	800d436 <tcp_slowtmr+0x1e2>
      if (pcb->persist_backoff > 0) {
 800d608:	f894 7099 	ldrb.w	r7, [r4, #153]	; 0x99
 800d60c:	2f00      	cmp	r7, #0
 800d60e:	f43f aec9 	beq.w	800d3a4 <tcp_slowtmr+0x150>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800d612:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800d614:	b133      	cbz	r3, 800d624 <tcp_slowtmr+0x3d0>
 800d616:	4633      	mov	r3, r6
 800d618:	f240 42d4 	movw	r2, #1236	; 0x4d4
 800d61c:	493a      	ldr	r1, [pc, #232]	; (800d708 <tcp_slowtmr+0x4b4>)
 800d61e:	4837      	ldr	r0, [pc, #220]	; (800d6fc <tcp_slowtmr+0x4a8>)
 800d620:	f005 f896 	bl	8012750 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800d624:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800d626:	2b00      	cmp	r3, #0
 800d628:	f43f ae94 	beq.w	800d354 <tcp_slowtmr+0x100>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800d62c:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 800d630:	2b0b      	cmp	r3, #11
 800d632:	f63f af20 	bhi.w	800d476 <tcp_slowtmr+0x222>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800d636:	f894 2099 	ldrb.w	r2, [r4, #153]	; 0x99
 800d63a:	4b34      	ldr	r3, [pc, #208]	; (800d70c <tcp_slowtmr+0x4b8>)
 800d63c:	4413      	add	r3, r2
 800d63e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
          if (pcb->persist_cnt < backoff_cnt) {
 800d642:	f894 3098 	ldrb.w	r3, [r4, #152]	; 0x98
 800d646:	4293      	cmp	r3, r2
 800d648:	f4bf ae8c 	bcs.w	800d364 <tcp_slowtmr+0x110>
            pcb->persist_cnt++;
 800d64c:	3301      	adds	r3, #1
 800d64e:	b2db      	uxtb	r3, r3
 800d650:	f884 3098 	strb.w	r3, [r4, #152]	; 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800d654:	4293      	cmp	r3, r2
 800d656:	f4bf ae85 	bcs.w	800d364 <tcp_slowtmr+0x110>
    pcb_remove = 0;
 800d65a:	2700      	movs	r7, #0
 800d65c:	e6ec      	b.n	800d438 <tcp_slowtmr+0x1e4>
  pcb = tcp_tw_pcbs;
 800d65e:	4b2c      	ldr	r3, [pc, #176]	; (800d710 <tcp_slowtmr+0x4bc>)
 800d660:	681c      	ldr	r4, [r3, #0]
  while (pcb != NULL) {
 800d662:	2c00      	cmp	r4, #0
 800d664:	d044      	beq.n	800d6f0 <tcp_slowtmr+0x49c>
  prev = NULL;
 800d666:	2500      	movs	r5, #0
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800d668:	4f2a      	ldr	r7, [pc, #168]	; (800d714 <tcp_slowtmr+0x4c0>)
 800d66a:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 800d724 <tcp_slowtmr+0x4d0>
 800d66e:	4e23      	ldr	r6, [pc, #140]	; (800d6fc <tcp_slowtmr+0x4a8>)
 800d670:	e00f      	b.n	800d692 <tcp_slowtmr+0x43e>
 800d672:	463b      	mov	r3, r7
 800d674:	f240 52a1 	movw	r2, #1441	; 0x5a1
 800d678:	4641      	mov	r1, r8
 800d67a:	4630      	mov	r0, r6
 800d67c:	f005 f868 	bl	8012750 <iprintf>
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d680:	4b25      	ldr	r3, [pc, #148]	; (800d718 <tcp_slowtmr+0x4c4>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	6a22      	ldr	r2, [r4, #32]
 800d686:	1a9b      	subs	r3, r3, r2
 800d688:	2bf0      	cmp	r3, #240	; 0xf0
 800d68a:	d806      	bhi.n	800d69a <tcp_slowtmr+0x446>
      pcb = pcb->next;
 800d68c:	4625      	mov	r5, r4
 800d68e:	68e4      	ldr	r4, [r4, #12]
  while (pcb != NULL) {
 800d690:	b374      	cbz	r4, 800d6f0 <tcp_slowtmr+0x49c>
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800d692:	7d23      	ldrb	r3, [r4, #20]
 800d694:	2b0a      	cmp	r3, #10
 800d696:	d0f3      	beq.n	800d680 <tcp_slowtmr+0x42c>
 800d698:	e7eb      	b.n	800d672 <tcp_slowtmr+0x41e>
      tcp_pcb_purge(pcb);
 800d69a:	4620      	mov	r0, r4
 800d69c:	f7ff f99a 	bl	800c9d4 <tcp_pcb_purge>
      if (prev != NULL) {
 800d6a0:	b1a5      	cbz	r5, 800d6cc <tcp_slowtmr+0x478>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800d6a2:	4b1b      	ldr	r3, [pc, #108]	; (800d710 <tcp_slowtmr+0x4bc>)
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	42a3      	cmp	r3, r4
 800d6a8:	d008      	beq.n	800d6bc <tcp_slowtmr+0x468>
        prev->next = pcb->next;
 800d6aa:	68e3      	ldr	r3, [r4, #12]
 800d6ac:	60eb      	str	r3, [r5, #12]
      pcb = pcb->next;
 800d6ae:	f8d4 900c 	ldr.w	r9, [r4, #12]
      tcp_free(pcb2);
 800d6b2:	4620      	mov	r0, r4
 800d6b4:	f7fe ff3e 	bl	800c534 <tcp_free>
      pcb = pcb->next;
 800d6b8:	464c      	mov	r4, r9
 800d6ba:	e7e9      	b.n	800d690 <tcp_slowtmr+0x43c>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800d6bc:	463b      	mov	r3, r7
 800d6be:	f240 52af 	movw	r2, #1455	; 0x5af
 800d6c2:	4916      	ldr	r1, [pc, #88]	; (800d71c <tcp_slowtmr+0x4c8>)
 800d6c4:	4630      	mov	r0, r6
 800d6c6:	f005 f843 	bl	8012750 <iprintf>
 800d6ca:	e7ee      	b.n	800d6aa <tcp_slowtmr+0x456>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800d6cc:	4b10      	ldr	r3, [pc, #64]	; (800d710 <tcp_slowtmr+0x4bc>)
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	42a3      	cmp	r3, r4
 800d6d2:	d006      	beq.n	800d6e2 <tcp_slowtmr+0x48e>
 800d6d4:	463b      	mov	r3, r7
 800d6d6:	f240 52b3 	movw	r2, #1459	; 0x5b3
 800d6da:	4911      	ldr	r1, [pc, #68]	; (800d720 <tcp_slowtmr+0x4cc>)
 800d6dc:	4630      	mov	r0, r6
 800d6de:	f005 f837 	bl	8012750 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800d6e2:	68e2      	ldr	r2, [r4, #12]
 800d6e4:	4b0a      	ldr	r3, [pc, #40]	; (800d710 <tcp_slowtmr+0x4bc>)
 800d6e6:	601a      	str	r2, [r3, #0]
 800d6e8:	e7e1      	b.n	800d6ae <tcp_slowtmr+0x45a>
    pcb_reset = 0;
 800d6ea:	f04f 0800 	mov.w	r8, #0
 800d6ee:	e703      	b.n	800d4f8 <tcp_slowtmr+0x2a4>
}
 800d6f0:	b005      	add	sp, #20
 800d6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6f6:	bf00      	nop
 800d6f8:	080150a0 	.word	0x080150a0
 800d6fc:	08013b24 	.word	0x08013b24
 800d700:	080150cc 	.word	0x080150cc
 800d704:	2000e0c2 	.word	0x2000e0c2
 800d708:	08015034 	.word	0x08015034
 800d70c:	08015198 	.word	0x08015198
 800d710:	200183a0 	.word	0x200183a0
 800d714:	08014afc 	.word	0x08014afc
 800d718:	20018394 	.word	0x20018394
 800d71c:	08015128 	.word	0x08015128
 800d720:	08015150 	.word	0x08015150
 800d724:	080150f8 	.word	0x080150f8

0800d728 <tcp_tmr>:
{
 800d728:	b508      	push	{r3, lr}
  tcp_fasttmr();
 800d72a:	f7ff fd0b 	bl	800d144 <tcp_fasttmr>
  if (++tcp_timer & 1) {
 800d72e:	4a06      	ldr	r2, [pc, #24]	; (800d748 <tcp_tmr+0x20>)
 800d730:	7813      	ldrb	r3, [r2, #0]
 800d732:	3301      	adds	r3, #1
 800d734:	b2db      	uxtb	r3, r3
 800d736:	7013      	strb	r3, [r2, #0]
 800d738:	f013 0f01 	tst.w	r3, #1
 800d73c:	d100      	bne.n	800d740 <tcp_tmr+0x18>
}
 800d73e:	bd08      	pop	{r3, pc}
    tcp_slowtmr();
 800d740:	f7ff fd88 	bl	800d254 <tcp_slowtmr>
}
 800d744:	e7fb      	b.n	800d73e <tcp_tmr+0x16>
 800d746:	bf00      	nop
 800d748:	2000e0c1 	.word	0x2000e0c1

0800d74c <tcp_get_next_optbyte>:
}

static u8_t
tcp_get_next_optbyte(void)
{
  u16_t optidx = tcp_optidx++;
 800d74c:	4a09      	ldr	r2, [pc, #36]	; (800d774 <tcp_get_next_optbyte+0x28>)
 800d74e:	8813      	ldrh	r3, [r2, #0]
 800d750:	1c59      	adds	r1, r3, #1
 800d752:	8011      	strh	r1, [r2, #0]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800d754:	4a08      	ldr	r2, [pc, #32]	; (800d778 <tcp_get_next_optbyte+0x2c>)
 800d756:	6812      	ldr	r2, [r2, #0]
 800d758:	b11a      	cbz	r2, 800d762 <tcp_get_next_optbyte+0x16>
 800d75a:	4908      	ldr	r1, [pc, #32]	; (800d77c <tcp_get_next_optbyte+0x30>)
 800d75c:	8809      	ldrh	r1, [r1, #0]
 800d75e:	428b      	cmp	r3, r1
 800d760:	d204      	bcs.n	800d76c <tcp_get_next_optbyte+0x20>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800d762:	4a07      	ldr	r2, [pc, #28]	; (800d780 <tcp_get_next_optbyte+0x34>)
    return opts[optidx];
 800d764:	6812      	ldr	r2, [r2, #0]
 800d766:	4413      	add	r3, r2
 800d768:	7d18      	ldrb	r0, [r3, #20]
 800d76a:	4770      	bx	lr
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800d76c:	1a5b      	subs	r3, r3, r1
    return tcphdr_opt2[idx];
 800d76e:	b2db      	uxtb	r3, r3
 800d770:	5cd0      	ldrb	r0, [r2, r3]
  }
}
 800d772:	4770      	bx	lr
 800d774:	2000e0ec 	.word	0x2000e0ec
 800d778:	2000e0f8 	.word	0x2000e0f8
 800d77c:	2000e0f4 	.word	0x2000e0f4
 800d780:	2000e0f0 	.word	0x2000e0f0

0800d784 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800d784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800d786:	4607      	mov	r7, r0
 800d788:	b1d0      	cbz	r0, 800d7c0 <tcp_parseopt+0x3c>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800d78a:	4b1e      	ldr	r3, [pc, #120]	; (800d804 <tcp_parseopt+0x80>)
 800d78c:	881d      	ldrh	r5, [r3, #0]
 800d78e:	2d00      	cmp	r5, #0
 800d790:	d037      	beq.n	800d802 <tcp_parseopt+0x7e>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800d792:	4b1d      	ldr	r3, [pc, #116]	; (800d808 <tcp_parseopt+0x84>)
 800d794:	2200      	movs	r2, #0
 800d796:	801a      	strh	r2, [r3, #0]
 800d798:	461e      	mov	r6, r3
 800d79a:	8833      	ldrh	r3, [r6, #0]
 800d79c:	42ab      	cmp	r3, r5
 800d79e:	d230      	bcs.n	800d802 <tcp_parseopt+0x7e>
      u8_t opt = tcp_get_next_optbyte();
 800d7a0:	f7ff ffd4 	bl	800d74c <tcp_get_next_optbyte>
      switch (opt) {
 800d7a4:	2801      	cmp	r0, #1
 800d7a6:	d0f8      	beq.n	800d79a <tcp_parseopt+0x16>
 800d7a8:	2802      	cmp	r0, #2
 800d7aa:	d011      	beq.n	800d7d0 <tcp_parseopt+0x4c>
 800d7ac:	b348      	cbz	r0, 800d802 <tcp_parseopt+0x7e>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 800d7ae:	f7ff ffcd 	bl	800d74c <tcp_get_next_optbyte>
          if (data < 2) {
 800d7b2:	2801      	cmp	r0, #1
 800d7b4:	d925      	bls.n	800d802 <tcp_parseopt+0x7e>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 800d7b6:	8833      	ldrh	r3, [r6, #0]
 800d7b8:	3b02      	subs	r3, #2
 800d7ba:	4418      	add	r0, r3
 800d7bc:	8030      	strh	r0, [r6, #0]
 800d7be:	e7ec      	b.n	800d79a <tcp_parseopt+0x16>
  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800d7c0:	4b12      	ldr	r3, [pc, #72]	; (800d80c <tcp_parseopt+0x88>)
 800d7c2:	f240 727d 	movw	r2, #1917	; 0x77d
 800d7c6:	4912      	ldr	r1, [pc, #72]	; (800d810 <tcp_parseopt+0x8c>)
 800d7c8:	4812      	ldr	r0, [pc, #72]	; (800d814 <tcp_parseopt+0x90>)
 800d7ca:	f004 ffc1 	bl	8012750 <iprintf>
 800d7ce:	e7dc      	b.n	800d78a <tcp_parseopt+0x6>
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800d7d0:	f7ff ffbc 	bl	800d74c <tcp_get_next_optbyte>
 800d7d4:	2804      	cmp	r0, #4
 800d7d6:	d114      	bne.n	800d802 <tcp_parseopt+0x7e>
 800d7d8:	8833      	ldrh	r3, [r6, #0]
 800d7da:	3301      	adds	r3, #1
 800d7dc:	42ab      	cmp	r3, r5
 800d7de:	da10      	bge.n	800d802 <tcp_parseopt+0x7e>
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800d7e0:	f7ff ffb4 	bl	800d74c <tcp_get_next_optbyte>
 800d7e4:	0204      	lsls	r4, r0, #8
 800d7e6:	b2a4      	uxth	r4, r4
          mss |= tcp_get_next_optbyte();
 800d7e8:	f7ff ffb0 	bl	800d74c <tcp_get_next_optbyte>
 800d7ec:	4320      	orrs	r0, r4
 800d7ee:	b280      	uxth	r0, r0
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800d7f0:	1e43      	subs	r3, r0, #1
 800d7f2:	b29b      	uxth	r3, r3
 800d7f4:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 800d7f8:	bf28      	it	cs
 800d7fa:	f44f 7006 	movcs.w	r0, #536	; 0x218
 800d7fe:	8678      	strh	r0, [r7, #50]	; 0x32
          break;
 800d800:	e7cb      	b.n	800d79a <tcp_parseopt+0x16>
      }
    }
  }
}
 800d802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d804:	2000e0fc 	.word	0x2000e0fc
 800d808:	2000e0ec 	.word	0x2000e0ec
 800d80c:	080151a0 	.word	0x080151a0
 800d810:	080151d4 	.word	0x080151d4
 800d814:	08013b24 	.word	0x08013b24

0800d818 <tcp_input_delayed_close>:
{
 800d818:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800d81a:	4604      	mov	r4, r0
 800d81c:	b130      	cbz	r0, 800d82c <tcp_input_delayed_close+0x14>
  if (recv_flags & TF_CLOSED) {
 800d81e:	4b11      	ldr	r3, [pc, #68]	; (800d864 <tcp_input_delayed_close+0x4c>)
 800d820:	781b      	ldrb	r3, [r3, #0]
 800d822:	f013 0f10 	tst.w	r3, #16
 800d826:	d109      	bne.n	800d83c <tcp_input_delayed_close+0x24>
  return 0;
 800d828:	2000      	movs	r0, #0
}
 800d82a:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800d82c:	4b0e      	ldr	r3, [pc, #56]	; (800d868 <tcp_input_delayed_close+0x50>)
 800d82e:	f240 225a 	movw	r2, #602	; 0x25a
 800d832:	490e      	ldr	r1, [pc, #56]	; (800d86c <tcp_input_delayed_close+0x54>)
 800d834:	480e      	ldr	r0, [pc, #56]	; (800d870 <tcp_input_delayed_close+0x58>)
 800d836:	f004 ff8b 	bl	8012750 <iprintf>
 800d83a:	e7f0      	b.n	800d81e <tcp_input_delayed_close+0x6>
    if (!(pcb->flags & TF_RXCLOSED)) {
 800d83c:	8b63      	ldrh	r3, [r4, #26]
 800d83e:	f013 0f10 	tst.w	r3, #16
 800d842:	d106      	bne.n	800d852 <tcp_input_delayed_close+0x3a>
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800d844:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800d848:	b11b      	cbz	r3, 800d852 <tcp_input_delayed_close+0x3a>
 800d84a:	f06f 010e 	mvn.w	r1, #14
 800d84e:	6920      	ldr	r0, [r4, #16]
 800d850:	4798      	blx	r3
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800d852:	4621      	mov	r1, r4
 800d854:	4807      	ldr	r0, [pc, #28]	; (800d874 <tcp_input_delayed_close+0x5c>)
 800d856:	f7ff f8ef 	bl	800ca38 <tcp_pcb_remove>
    tcp_free(pcb);
 800d85a:	4620      	mov	r0, r4
 800d85c:	f7fe fe6a 	bl	800c534 <tcp_free>
    return 1;
 800d860:	2001      	movs	r0, #1
 800d862:	e7e2      	b.n	800d82a <tcp_input_delayed_close+0x12>
 800d864:	2000e0e4 	.word	0x2000e0e4
 800d868:	080151a0 	.word	0x080151a0
 800d86c:	080151f0 	.word	0x080151f0
 800d870:	08013b24 	.word	0x08013b24
 800d874:	20018390 	.word	0x20018390

0800d878 <tcp_free_acked_segments>:
{
 800d878:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  while (seg_list != NULL &&
 800d87c:	468a      	mov	sl, r1
 800d87e:	2900      	cmp	r1, #0
 800d880:	d052      	beq.n	800d928 <tcp_free_acked_segments+0xb0>
 800d882:	4605      	mov	r5, r0
 800d884:	461e      	mov	r6, r3
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800d886:	4f2b      	ldr	r7, [pc, #172]	; (800d934 <tcp_free_acked_segments+0xbc>)
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d888:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 800d940 <tcp_free_acked_segments+0xc8>
 800d88c:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 800d948 <tcp_free_acked_segments+0xd0>
 800d890:	e00b      	b.n	800d8aa <tcp_free_acked_segments+0x32>
 800d892:	464b      	mov	r3, r9
 800d894:	f240 4257 	movw	r2, #1111	; 0x457
 800d898:	4641      	mov	r1, r8
 800d89a:	4827      	ldr	r0, [pc, #156]	; (800d938 <tcp_free_acked_segments+0xc0>)
 800d89c:	f004 ff58 	bl	8012750 <iprintf>
 800d8a0:	e026      	b.n	800d8f0 <tcp_free_acked_segments+0x78>
  while (seg_list != NULL &&
 800d8a2:	f1bb 0f00 	cmp.w	fp, #0
 800d8a6:	d042      	beq.n	800d92e <tcp_free_acked_segments+0xb6>
 800d8a8:	46da      	mov	sl, fp
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800d8aa:	f8da 300c 	ldr.w	r3, [sl, #12]
 800d8ae:	6858      	ldr	r0, [r3, #4]
 800d8b0:	f7fd fcd1 	bl	800b256 <lwip_htonl>
 800d8b4:	4604      	mov	r4, r0
 800d8b6:	f8ba b008 	ldrh.w	fp, [sl, #8]
 800d8ba:	f8da 300c 	ldr.w	r3, [sl, #12]
 800d8be:	8998      	ldrh	r0, [r3, #12]
 800d8c0:	f7fd fcc4 	bl	800b24c <lwip_htons>
 800d8c4:	683a      	ldr	r2, [r7, #0]
 800d8c6:	1aa4      	subs	r4, r4, r2
 800d8c8:	eb04 020b 	add.w	r2, r4, fp
 800d8cc:	f010 0003 	ands.w	r0, r0, #3
 800d8d0:	bf18      	it	ne
 800d8d2:	2001      	movne	r0, #1
 800d8d4:	4402      	add	r2, r0
  while (seg_list != NULL &&
 800d8d6:	2a00      	cmp	r2, #0
 800d8d8:	dc26      	bgt.n	800d928 <tcp_free_acked_segments+0xb0>
    seg_list = seg_list->next;
 800d8da:	f8da b000 	ldr.w	fp, [sl]
    clen = pbuf_clen(next->p);
 800d8de:	f8da 0004 	ldr.w	r0, [sl, #4]
 800d8e2:	f7fe fc39 	bl	800c158 <pbuf_clen>
 800d8e6:	4604      	mov	r4, r0
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800d8e8:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 800d8ec:	4283      	cmp	r3, r0
 800d8ee:	d3d0      	bcc.n	800d892 <tcp_free_acked_segments+0x1a>
    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800d8f0:	f8b5 0066 	ldrh.w	r0, [r5, #102]	; 0x66
 800d8f4:	1b04      	subs	r4, r0, r4
 800d8f6:	f8a5 4066 	strh.w	r4, [r5, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800d8fa:	4a10      	ldr	r2, [pc, #64]	; (800d93c <tcp_free_acked_segments+0xc4>)
 800d8fc:	f8ba 3008 	ldrh.w	r3, [sl, #8]
 800d900:	8811      	ldrh	r1, [r2, #0]
 800d902:	440b      	add	r3, r1
 800d904:	8013      	strh	r3, [r2, #0]
    tcp_seg_free(next);
 800d906:	4650      	mov	r0, sl
 800d908:	f7fe ff66 	bl	800c7d8 <tcp_seg_free>
    if (pcb->snd_queuelen != 0) {
 800d90c:	f8b5 3066 	ldrh.w	r3, [r5, #102]	; 0x66
 800d910:	2b00      	cmp	r3, #0
 800d912:	d0c6      	beq.n	800d8a2 <tcp_free_acked_segments+0x2a>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800d914:	ea5b 0a06 	orrs.w	sl, fp, r6
 800d918:	d1c3      	bne.n	800d8a2 <tcp_free_acked_segments+0x2a>
 800d91a:	4b09      	ldr	r3, [pc, #36]	; (800d940 <tcp_free_acked_segments+0xc8>)
 800d91c:	f240 4261 	movw	r2, #1121	; 0x461
 800d920:	4908      	ldr	r1, [pc, #32]	; (800d944 <tcp_free_acked_segments+0xcc>)
 800d922:	4805      	ldr	r0, [pc, #20]	; (800d938 <tcp_free_acked_segments+0xc0>)
 800d924:	f004 ff14 	bl	8012750 <iprintf>
}
 800d928:	4650      	mov	r0, sl
 800d92a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d92e:	46da      	mov	sl, fp
  return seg_list;
 800d930:	e7fa      	b.n	800d928 <tcp_free_acked_segments+0xb0>
 800d932:	bf00      	nop
 800d934:	2000e0c4 	.word	0x2000e0c4
 800d938:	08013b24 	.word	0x08013b24
 800d93c:	2000e0dc 	.word	0x2000e0dc
 800d940:	080151a0 	.word	0x080151a0
 800d944:	08015240 	.word	0x08015240
 800d948:	08015218 	.word	0x08015218

0800d94c <tcp_oos_insert_segment>:
{
 800d94c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d950:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800d952:	4605      	mov	r5, r0
 800d954:	b160      	cbz	r0, 800d970 <tcp_oos_insert_segment+0x24>
  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800d956:	68eb      	ldr	r3, [r5, #12]
 800d958:	8998      	ldrh	r0, [r3, #12]
 800d95a:	f7fd fc77 	bl	800b24c <lwip_htons>
 800d95e:	f010 0f01 	tst.w	r0, #1
 800d962:	d10d      	bne.n	800d980 <tcp_oos_insert_segment+0x34>
    while (next &&
 800d964:	2c00      	cmp	r4, #0
 800d966:	d035      	beq.n	800d9d4 <tcp_oos_insert_segment+0x88>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800d968:	4e20      	ldr	r6, [pc, #128]	; (800d9ec <tcp_oos_insert_segment+0xa0>)
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800d96a:	f04f 0901 	mov.w	r9, #1
 800d96e:	e01f      	b.n	800d9b0 <tcp_oos_insert_segment+0x64>
  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800d970:	4b1f      	ldr	r3, [pc, #124]	; (800d9f0 <tcp_oos_insert_segment+0xa4>)
 800d972:	f240 421f 	movw	r2, #1055	; 0x41f
 800d976:	491f      	ldr	r1, [pc, #124]	; (800d9f4 <tcp_oos_insert_segment+0xa8>)
 800d978:	481f      	ldr	r0, [pc, #124]	; (800d9f8 <tcp_oos_insert_segment+0xac>)
 800d97a:	f004 fee9 	bl	8012750 <iprintf>
 800d97e:	e7ea      	b.n	800d956 <tcp_oos_insert_segment+0xa>
    tcp_segs_free(next);
 800d980:	4620      	mov	r0, r4
 800d982:	f7fe ff36 	bl	800c7f2 <tcp_segs_free>
    next = NULL;
 800d986:	2400      	movs	r4, #0
  cseg->next = next;
 800d988:	602c      	str	r4, [r5, #0]
}
 800d98a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800d98e:	68eb      	ldr	r3, [r5, #12]
 800d990:	f8b3 800c 	ldrh.w	r8, [r3, #12]
 800d994:	4648      	mov	r0, r9
 800d996:	f7fd fc59 	bl	800b24c <lwip_htons>
 800d99a:	68eb      	ldr	r3, [r5, #12]
 800d99c:	ea48 0800 	orr.w	r8, r8, r0
 800d9a0:	f8a3 800c 	strh.w	r8, [r3, #12]
      next = next->next;
 800d9a4:	6827      	ldr	r7, [r4, #0]
      tcp_seg_free(old_seg);
 800d9a6:	4620      	mov	r0, r4
 800d9a8:	f7fe ff16 	bl	800c7d8 <tcp_seg_free>
    while (next &&
 800d9ac:	b197      	cbz	r7, 800d9d4 <tcp_oos_insert_segment+0x88>
      next = next->next;
 800d9ae:	463c      	mov	r4, r7
           TCP_SEQ_GEQ((seqno + cseg->len),
 800d9b0:	f8d6 c000 	ldr.w	ip, [r6]
 800d9b4:	68e1      	ldr	r1, [r4, #12]
 800d9b6:	6848      	ldr	r0, [r1, #4]
 800d9b8:	892b      	ldrh	r3, [r5, #8]
 800d9ba:	4463      	add	r3, ip
 800d9bc:	1a1b      	subs	r3, r3, r0
 800d9be:	8922      	ldrh	r2, [r4, #8]
 800d9c0:	1a9a      	subs	r2, r3, r2
    while (next &&
 800d9c2:	2a00      	cmp	r2, #0
 800d9c4:	db08      	blt.n	800d9d8 <tcp_oos_insert_segment+0x8c>
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800d9c6:	8988      	ldrh	r0, [r1, #12]
 800d9c8:	f7fd fc40 	bl	800b24c <lwip_htons>
 800d9cc:	f010 0f01 	tst.w	r0, #1
 800d9d0:	d0e8      	beq.n	800d9a4 <tcp_oos_insert_segment+0x58>
 800d9d2:	e7dc      	b.n	800d98e <tcp_oos_insert_segment+0x42>
    next = NULL;
 800d9d4:	2400      	movs	r4, #0
 800d9d6:	e7d7      	b.n	800d988 <tcp_oos_insert_segment+0x3c>
    if (next &&
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	ddd5      	ble.n	800d988 <tcp_oos_insert_segment+0x3c>
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800d9dc:	eba0 010c 	sub.w	r1, r0, ip
 800d9e0:	b289      	uxth	r1, r1
 800d9e2:	8129      	strh	r1, [r5, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800d9e4:	6868      	ldr	r0, [r5, #4]
 800d9e6:	f7fe fb57 	bl	800c098 <pbuf_realloc>
 800d9ea:	e7cd      	b.n	800d988 <tcp_oos_insert_segment+0x3c>
 800d9ec:	2000e0e8 	.word	0x2000e0e8
 800d9f0:	080151a0 	.word	0x080151a0
 800d9f4:	08015260 	.word	0x08015260
 800d9f8:	08013b24 	.word	0x08013b24

0800d9fc <tcp_receive>:
{
 800d9fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800da00:	4604      	mov	r4, r0
 800da02:	2800      	cmp	r0, #0
 800da04:	d066      	beq.n	800dad4 <tcp_receive+0xd8>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800da06:	7d23      	ldrb	r3, [r4, #20]
 800da08:	2b03      	cmp	r3, #3
 800da0a:	d96b      	bls.n	800dae4 <tcp_receive+0xe8>
  if (flags & TCP_ACK) {
 800da0c:	4bab      	ldr	r3, [pc, #684]	; (800dcbc <tcp_receive+0x2c0>)
 800da0e:	781b      	ldrb	r3, [r3, #0]
 800da10:	f013 0f10 	tst.w	r3, #16
 800da14:	d03a      	beq.n	800da8c <tcp_receive+0x90>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800da16:	f8b4 5060 	ldrh.w	r5, [r4, #96]	; 0x60
 800da1a:	6da0      	ldr	r0, [r4, #88]	; 0x58
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800da1c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800da1e:	4ba8      	ldr	r3, [pc, #672]	; (800dcc0 <tcp_receive+0x2c4>)
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	1ad1      	subs	r1, r2, r3
 800da24:	2900      	cmp	r1, #0
 800da26:	db0a      	blt.n	800da3e <tcp_receive+0x42>
 800da28:	429a      	cmp	r2, r3
 800da2a:	d063      	beq.n	800daf4 <tcp_receive+0xf8>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800da2c:	4aa5      	ldr	r2, [pc, #660]	; (800dcc4 <tcp_receive+0x2c8>)
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800da2e:	6812      	ldr	r2, [r2, #0]
 800da30:	4290      	cmp	r0, r2
 800da32:	d114      	bne.n	800da5e <tcp_receive+0x62>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800da34:	4aa4      	ldr	r2, [pc, #656]	; (800dcc8 <tcp_receive+0x2cc>)
 800da36:	6812      	ldr	r2, [r2, #0]
 800da38:	89d2      	ldrh	r2, [r2, #14]
 800da3a:	42aa      	cmp	r2, r5
 800da3c:	d90f      	bls.n	800da5e <tcp_receive+0x62>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800da3e:	4aa2      	ldr	r2, [pc, #648]	; (800dcc8 <tcp_receive+0x2cc>)
 800da40:	6812      	ldr	r2, [r2, #0]
 800da42:	89d2      	ldrh	r2, [r2, #14]
 800da44:	b291      	uxth	r1, r2
 800da46:	f8a4 2060 	strh.w	r2, [r4, #96]	; 0x60
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800da4a:	f8b4 6062 	ldrh.w	r6, [r4, #98]	; 0x62
 800da4e:	428e      	cmp	r6, r1
        pcb->snd_wnd_max = pcb->snd_wnd;
 800da50:	bf38      	it	cc
 800da52:	f8a4 2062 	strhcc.w	r2, [r4, #98]	; 0x62
      pcb->snd_wl1 = seqno;
 800da56:	6563      	str	r3, [r4, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 800da58:	4b9a      	ldr	r3, [pc, #616]	; (800dcc4 <tcp_receive+0x2c8>)
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	65a3      	str	r3, [r4, #88]	; 0x58
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800da5e:	4b99      	ldr	r3, [pc, #612]	; (800dcc4 <tcp_receive+0x2c8>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800da64:	1a5a      	subs	r2, r3, r1
 800da66:	2a00      	cmp	r2, #0
 800da68:	dd4a      	ble.n	800db00 <tcp_receive+0x104>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800da6a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800da6c:	1a9a      	subs	r2, r3, r2
 800da6e:	2a00      	cmp	r2, #0
 800da70:	f340 808a 	ble.w	800db88 <tcp_receive+0x18c>
      tcp_send_empty_ack(pcb);
 800da74:	4620      	mov	r0, r4
 800da76:	f002 fa31 	bl	800fedc <tcp_send_empty_ack>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800da7a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800da7c:	b133      	cbz	r3, 800da8c <tcp_receive+0x90>
 800da7e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800da80:	4990      	ldr	r1, [pc, #576]	; (800dcc4 <tcp_receive+0x2c8>)
 800da82:	6809      	ldr	r1, [r1, #0]
 800da84:	1a52      	subs	r2, r2, r1
 800da86:	2a00      	cmp	r2, #0
 800da88:	f2c0 8130 	blt.w	800dcec <tcp_receive+0x2f0>
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800da8c:	4b8f      	ldr	r3, [pc, #572]	; (800dccc <tcp_receive+0x2d0>)
 800da8e:	881a      	ldrh	r2, [r3, #0]
 800da90:	2a00      	cmp	r2, #0
 800da92:	d058      	beq.n	800db46 <tcp_receive+0x14a>
 800da94:	7d23      	ldrb	r3, [r4, #20]
 800da96:	2b06      	cmp	r3, #6
 800da98:	d855      	bhi.n	800db46 <tcp_receive+0x14a>
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800da9a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800da9c:	4b88      	ldr	r3, [pc, #544]	; (800dcc0 <tcp_receive+0x2c4>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	1ace      	subs	r6, r1, r3
 800daa2:	2e01      	cmp	r6, #1
 800daa4:	d406      	bmi.n	800dab4 <tcp_receive+0xb8>
 800daa6:	f1c3 0001 	rsb	r0, r3, #1
 800daaa:	1a82      	subs	r2, r0, r2
 800daac:	440a      	add	r2, r1
 800daae:	2a00      	cmp	r2, #0
 800dab0:	f340 813e 	ble.w	800dd30 <tcp_receive+0x334>
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800dab4:	1a5a      	subs	r2, r3, r1
 800dab6:	2a00      	cmp	r2, #0
 800dab8:	f2c0 8184 	blt.w	800ddc4 <tcp_receive+0x3c8>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800dabc:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800dabe:	f1c2 0201 	rsb	r2, r2, #1
 800dac2:	441a      	add	r2, r3
 800dac4:	1a52      	subs	r2, r2, r1
 800dac6:	2a00      	cmp	r2, #0
 800dac8:	f340 8181 	ble.w	800ddce <tcp_receive+0x3d2>
      tcp_send_empty_ack(pcb);
 800dacc:	4620      	mov	r0, r4
 800dace:	f002 fa05 	bl	800fedc <tcp_send_empty_ack>
 800dad2:	e048      	b.n	800db66 <tcp_receive+0x16a>
  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800dad4:	4b7e      	ldr	r3, [pc, #504]	; (800dcd0 <tcp_receive+0x2d4>)
 800dad6:	f240 427b 	movw	r2, #1147	; 0x47b
 800dada:	497e      	ldr	r1, [pc, #504]	; (800dcd4 <tcp_receive+0x2d8>)
 800dadc:	487e      	ldr	r0, [pc, #504]	; (800dcd8 <tcp_receive+0x2dc>)
 800dade:	f004 fe37 	bl	8012750 <iprintf>
 800dae2:	e790      	b.n	800da06 <tcp_receive+0xa>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800dae4:	4b7a      	ldr	r3, [pc, #488]	; (800dcd0 <tcp_receive+0x2d4>)
 800dae6:	f240 427c 	movw	r2, #1148	; 0x47c
 800daea:	497c      	ldr	r1, [pc, #496]	; (800dcdc <tcp_receive+0x2e0>)
 800daec:	487a      	ldr	r0, [pc, #488]	; (800dcd8 <tcp_receive+0x2dc>)
 800daee:	f004 fe2f 	bl	8012750 <iprintf>
 800daf2:	e78b      	b.n	800da0c <tcp_receive+0x10>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800daf4:	4a73      	ldr	r2, [pc, #460]	; (800dcc4 <tcp_receive+0x2c8>)
 800daf6:	6812      	ldr	r2, [r2, #0]
 800daf8:	1a82      	subs	r2, r0, r2
 800dafa:	2a00      	cmp	r2, #0
 800dafc:	da96      	bge.n	800da2c <tcp_receive+0x30>
 800dafe:	e79e      	b.n	800da3e <tcp_receive+0x42>
      if (tcplen == 0) {
 800db00:	4a72      	ldr	r2, [pc, #456]	; (800dccc <tcp_receive+0x2d0>)
 800db02:	8812      	ldrh	r2, [r2, #0]
 800db04:	b932      	cbnz	r2, 800db14 <tcp_receive+0x118>
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800db06:	f8b4 2060 	ldrh.w	r2, [r4, #96]	; 0x60
 800db0a:	6da6      	ldr	r6, [r4, #88]	; 0x58
 800db0c:	4432      	add	r2, r6
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800db0e:	4428      	add	r0, r5
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800db10:	4282      	cmp	r2, r0
 800db12:	d003      	beq.n	800db1c <tcp_receive+0x120>
        pcb->dupacks = 0;
 800db14:	2300      	movs	r3, #0
 800db16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800db1a:	e7ae      	b.n	800da7a <tcp_receive+0x7e>
          if (pcb->rtime >= 0) {
 800db1c:	8e22      	ldrh	r2, [r4, #48]	; 0x30
            if (pcb->lastack == ackno) {
 800db1e:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800db22:	d1f7      	bne.n	800db14 <tcp_receive+0x118>
 800db24:	428b      	cmp	r3, r1
 800db26:	d1f5      	bne.n	800db14 <tcp_receive+0x118>
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800db28:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800db2c:	2bff      	cmp	r3, #255	; 0xff
 800db2e:	d01c      	beq.n	800db6a <tcp_receive+0x16e>
                ++pcb->dupacks;
 800db30:	3301      	adds	r3, #1
 800db32:	b2db      	uxtb	r3, r3
 800db34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
              if (pcb->dupacks > 3) {
 800db38:	2b03      	cmp	r3, #3
 800db3a:	d816      	bhi.n	800db6a <tcp_receive+0x16e>
              if (pcb->dupacks >= 3) {
 800db3c:	2b03      	cmp	r3, #3
 800db3e:	d01f      	beq.n	800db80 <tcp_receive+0x184>
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800db40:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800db42:	2b00      	cmp	r3, #0
 800db44:	d19b      	bne.n	800da7e <tcp_receive+0x82>
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800db46:	4b5e      	ldr	r3, [pc, #376]	; (800dcc0 <tcp_receive+0x2c4>)
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800db4c:	1a99      	subs	r1, r3, r2
 800db4e:	2900      	cmp	r1, #0
 800db50:	db05      	blt.n	800db5e <tcp_receive+0x162>
 800db52:	3301      	adds	r3, #1
 800db54:	1a9b      	subs	r3, r3, r2
 800db56:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800db58:	1a9b      	subs	r3, r3, r2
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	dd03      	ble.n	800db66 <tcp_receive+0x16a>
      tcp_ack_now(pcb);
 800db5e:	8b63      	ldrh	r3, [r4, #26]
 800db60:	f043 0302 	orr.w	r3, r3, #2
 800db64:	8363      	strh	r3, [r4, #26]
}
 800db66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800db6a:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 800db6e:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800db70:	4413      	add	r3, r2
 800db72:	b29b      	uxth	r3, r3
 800db74:	429a      	cmp	r2, r3
 800db76:	bf88      	it	hi
 800db78:	f64f 73ff 	movwhi	r3, #65535	; 0xffff
 800db7c:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
                tcp_rexmit_fast(pcb);
 800db80:	4620      	mov	r0, r4
 800db82:	f002 f927 	bl	800fdd4 <tcp_rexmit_fast>
      if (!found_dupack) {
 800db86:	e778      	b.n	800da7a <tcp_receive+0x7e>
      if (pcb->flags & TF_INFR) {
 800db88:	8b62      	ldrh	r2, [r4, #26]
 800db8a:	f012 0f04 	tst.w	r2, #4
 800db8e:	d009      	beq.n	800dba4 <tcp_receive+0x1a8>
        tcp_clear_flags(pcb, TF_INFR);
 800db90:	f022 0204 	bic.w	r2, r2, #4
 800db94:	8362      	strh	r2, [r4, #26]
        pcb->cwnd = pcb->ssthresh;
 800db96:	f8b4 204a 	ldrh.w	r2, [r4, #74]	; 0x4a
 800db9a:	f8a4 2048 	strh.w	r2, [r4, #72]	; 0x48
        pcb->bytes_acked = 0;
 800db9e:	2200      	movs	r2, #0
 800dba0:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
      pcb->nrtx = 0;
 800dba4:	2000      	movs	r0, #0
 800dba6:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800dbaa:	f9b4 503c 	ldrsh.w	r5, [r4, #60]	; 0x3c
 800dbae:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800dbb0:	eb02 02e5 	add.w	r2, r2, r5, asr #3
 800dbb4:	f8a4 2040 	strh.w	r2, [r4, #64]	; 0x40
      pcb->dupacks = 0;
 800dbb8:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
      pcb->lastack = ackno;
 800dbbc:	6463      	str	r3, [r4, #68]	; 0x44
      if (pcb->state >= ESTABLISHED) {
 800dbbe:	7d22      	ldrb	r2, [r4, #20]
 800dbc0:	2a03      	cmp	r2, #3
 800dbc2:	d91c      	bls.n	800dbfe <tcp_receive+0x202>
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800dbc4:	1a5b      	subs	r3, r3, r1
 800dbc6:	b29b      	uxth	r3, r3
        if (pcb->cwnd < pcb->ssthresh) {
 800dbc8:	f8b4 1048 	ldrh.w	r1, [r4, #72]	; 0x48
 800dbcc:	f8b4 204a 	ldrh.w	r2, [r4, #74]	; 0x4a
 800dbd0:	428a      	cmp	r2, r1
 800dbd2:	d946      	bls.n	800dc62 <tcp_receive+0x266>
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800dbd4:	8b62      	ldrh	r2, [r4, #26]
 800dbd6:	f412 6f00 	tst.w	r2, #2048	; 0x800
 800dbda:	bf14      	ite	ne
 800dbdc:	2001      	movne	r0, #1
 800dbde:	2002      	moveq	r0, #2
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800dbe0:	8e62      	ldrh	r2, [r4, #50]	; 0x32
 800dbe2:	fb12 f200 	smulbb	r2, r2, r0
 800dbe6:	b292      	uxth	r2, r2
          TCP_WND_INC(pcb->cwnd, increase);
 800dbe8:	429a      	cmp	r2, r3
 800dbea:	bf94      	ite	ls
 800dbec:	188b      	addls	r3, r1, r2
 800dbee:	18cb      	addhi	r3, r1, r3
 800dbf0:	b29b      	uxth	r3, r3
 800dbf2:	4299      	cmp	r1, r3
 800dbf4:	bf88      	it	hi
 800dbf6:	f64f 73ff 	movwhi	r3, #65535	; 0xffff
 800dbfa:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800dbfe:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800dc00:	4a37      	ldr	r2, [pc, #220]	; (800dce0 <tcp_receive+0x2e4>)
 800dc02:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800dc04:	4620      	mov	r0, r4
 800dc06:	f7ff fe37 	bl	800d878 <tcp_free_acked_segments>
 800dc0a:	4603      	mov	r3, r0
 800dc0c:	6720      	str	r0, [r4, #112]	; 0x70
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800dc0e:	4a35      	ldr	r2, [pc, #212]	; (800dce4 <tcp_receive+0x2e8>)
 800dc10:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800dc12:	4620      	mov	r0, r4
 800dc14:	f7ff fe30 	bl	800d878 <tcp_free_acked_segments>
 800dc18:	66e0      	str	r0, [r4, #108]	; 0x6c
      if (pcb->unacked == NULL) {
 800dc1a:	6f22      	ldr	r2, [r4, #112]	; 0x70
 800dc1c:	fab2 f382 	clz	r3, r2
 800dc20:	095b      	lsrs	r3, r3, #5
 800dc22:	425b      	negs	r3, r3
 800dc24:	8623      	strh	r3, [r4, #48]	; 0x30
      pcb->polltmr = 0;
 800dc26:	2300      	movs	r3, #0
 800dc28:	7723      	strb	r3, [r4, #28]
      if (pcb->unsent == NULL) {
 800dc2a:	b3a0      	cbz	r0, 800dc96 <tcp_receive+0x29a>
      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800dc2c:	f8b4 3064 	ldrh.w	r3, [r4, #100]	; 0x64
 800dc30:	492d      	ldr	r1, [pc, #180]	; (800dce8 <tcp_receive+0x2ec>)
 800dc32:	8809      	ldrh	r1, [r1, #0]
 800dc34:	440b      	add	r3, r1
 800dc36:	f8a4 3064 	strh.w	r3, [r4, #100]	; 0x64
      if (pcb->flags & TF_RTO) {
 800dc3a:	8b63      	ldrh	r3, [r4, #26]
 800dc3c:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800dc40:	f43f af1b 	beq.w	800da7a <tcp_receive+0x7e>
        if (pcb->unacked == NULL) {
 800dc44:	b352      	cbz	r2, 800dc9c <tcp_receive+0x2a0>
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800dc46:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800dc48:	68d3      	ldr	r3, [r2, #12]
 800dc4a:	6858      	ldr	r0, [r3, #4]
 800dc4c:	f7fd fb03 	bl	800b256 <lwip_htonl>
 800dc50:	1a2d      	subs	r5, r5, r0
 800dc52:	2d00      	cmp	r5, #0
 800dc54:	f73f af11 	bgt.w	800da7a <tcp_receive+0x7e>
          tcp_clear_flags(pcb, TF_RTO);
 800dc58:	8b63      	ldrh	r3, [r4, #26]
 800dc5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dc5e:	8363      	strh	r3, [r4, #26]
 800dc60:	e70b      	b.n	800da7a <tcp_receive+0x7e>
          TCP_WND_INC(pcb->bytes_acked, acked);
 800dc62:	f8b4 206a 	ldrh.w	r2, [r4, #106]	; 0x6a
 800dc66:	4413      	add	r3, r2
 800dc68:	b29b      	uxth	r3, r3
 800dc6a:	429a      	cmp	r2, r3
 800dc6c:	d804      	bhi.n	800dc78 <tcp_receive+0x27c>
          if (pcb->bytes_acked >= pcb->cwnd) {
 800dc6e:	4299      	cmp	r1, r3
 800dc70:	d904      	bls.n	800dc7c <tcp_receive+0x280>
 800dc72:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
 800dc76:	e7c2      	b.n	800dbfe <tcp_receive+0x202>
          TCP_WND_INC(pcb->bytes_acked, acked);
 800dc78:	f64f 73ff 	movw	r3, #65535	; 0xffff
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800dc7c:	1a5b      	subs	r3, r3, r1
 800dc7e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800dc82:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800dc84:	440b      	add	r3, r1
 800dc86:	b29b      	uxth	r3, r3
 800dc88:	4299      	cmp	r1, r3
 800dc8a:	bf88      	it	hi
 800dc8c:	f64f 73ff 	movwhi	r3, #65535	; 0xffff
 800dc90:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
 800dc94:	e7b3      	b.n	800dbfe <tcp_receive+0x202>
        pcb->unsent_oversize = 0;
 800dc96:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
 800dc9a:	e7c7      	b.n	800dc2c <tcp_receive+0x230>
          if ((pcb->unsent == NULL) ||
 800dc9c:	b140      	cbz	r0, 800dcb0 <tcp_receive+0x2b4>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800dc9e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800dca0:	68c3      	ldr	r3, [r0, #12]
 800dca2:	6858      	ldr	r0, [r3, #4]
 800dca4:	f7fd fad7 	bl	800b256 <lwip_htonl>
 800dca8:	1a2d      	subs	r5, r5, r0
          if ((pcb->unsent == NULL) ||
 800dcaa:	2d00      	cmp	r5, #0
 800dcac:	f73f aee5 	bgt.w	800da7a <tcp_receive+0x7e>
            tcp_clear_flags(pcb, TF_RTO);
 800dcb0:	8b63      	ldrh	r3, [r4, #26]
 800dcb2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800dcb6:	8363      	strh	r3, [r4, #26]
 800dcb8:	e6df      	b.n	800da7a <tcp_receive+0x7e>
 800dcba:	bf00      	nop
 800dcbc:	2000e0c8 	.word	0x2000e0c8
 800dcc0:	2000e0e8 	.word	0x2000e0e8
 800dcc4:	2000e0c4 	.word	0x2000e0c4
 800dcc8:	2000e0f0 	.word	0x2000e0f0
 800dccc:	2000e0fe 	.word	0x2000e0fe
 800dcd0:	080151a0 	.word	0x080151a0
 800dcd4:	08015288 	.word	0x08015288
 800dcd8:	08013b24 	.word	0x08013b24
 800dcdc:	080152a4 	.word	0x080152a4
 800dce0:	080152c0 	.word	0x080152c0
 800dce4:	080152c8 	.word	0x080152c8
 800dce8:	2000e0dc 	.word	0x2000e0dc
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800dcec:	4a9a      	ldr	r2, [pc, #616]	; (800df58 <tcp_receive+0x55c>)
 800dcee:	8816      	ldrh	r6, [r2, #0]
 800dcf0:	b29b      	uxth	r3, r3
      m = (s16_t)(m - (pcb->sa >> 3));
 800dcf2:	f9b4 503c 	ldrsh.w	r5, [r4, #60]	; 0x3c
 800dcf6:	f3c5 02cf 	ubfx	r2, r5, #3, #16
 800dcfa:	1ab1      	subs	r1, r6, r2
 800dcfc:	1ac9      	subs	r1, r1, r3
 800dcfe:	b208      	sxth	r0, r1
      pcb->sa = (s16_t)(pcb->sa + m);
 800dd00:	fa15 f181 	uxtah	r1, r5, r1
 800dd04:	b209      	sxth	r1, r1
 800dd06:	87a1      	strh	r1, [r4, #60]	; 0x3c
      if (m < 0) {
 800dd08:	2800      	cmp	r0, #0
 800dd0a:	db0d      	blt.n	800dd28 <tcp_receive+0x32c>
      m = (s16_t)(m - (pcb->sv >> 2));
 800dd0c:	f9b4 203e 	ldrsh.w	r2, [r4, #62]	; 0x3e
      pcb->sv = (s16_t)(pcb->sv + m);
 800dd10:	eba2 02a2 	sub.w	r2, r2, r2, asr #2
 800dd14:	1813      	adds	r3, r2, r0
 800dd16:	b29b      	uxth	r3, r3
 800dd18:	87e3      	strh	r3, [r4, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800dd1a:	eb03 03e1 	add.w	r3, r3, r1, asr #3
 800dd1e:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40
      pcb->rttest = 0;
 800dd22:	2300      	movs	r3, #0
 800dd24:	6363      	str	r3, [r4, #52]	; 0x34
 800dd26:	e6b1      	b.n	800da8c <tcp_receive+0x90>
        m = (s16_t) - m;
 800dd28:	1b92      	subs	r2, r2, r6
 800dd2a:	4413      	add	r3, r2
 800dd2c:	b218      	sxth	r0, r3
 800dd2e:	e7ed      	b.n	800dd0c <tcp_receive+0x310>
      struct pbuf *p = inseg.p;
 800dd30:	4b8a      	ldr	r3, [pc, #552]	; (800df5c <tcp_receive+0x560>)
 800dd32:	685d      	ldr	r5, [r3, #4]
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800dd34:	2d00      	cmp	r5, #0
 800dd36:	d02d      	beq.n	800dd94 <tcp_receive+0x398>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800dd38:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 800dd3c:	429e      	cmp	r6, r3
 800dd3e:	d831      	bhi.n	800dda4 <tcp_receive+0x3a8>
      off = (u16_t)off32;
 800dd40:	b2b6      	uxth	r6, r6
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800dd42:	4b86      	ldr	r3, [pc, #536]	; (800df5c <tcp_receive+0x560>)
 800dd44:	685b      	ldr	r3, [r3, #4]
 800dd46:	891b      	ldrh	r3, [r3, #8]
 800dd48:	42b3      	cmp	r3, r6
 800dd4a:	d333      	bcc.n	800ddb4 <tcp_receive+0x3b8>
      inseg.len -= off;
 800dd4c:	4b83      	ldr	r3, [pc, #524]	; (800df5c <tcp_receive+0x560>)
 800dd4e:	891a      	ldrh	r2, [r3, #8]
 800dd50:	1b92      	subs	r2, r2, r6
 800dd52:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800dd54:	685b      	ldr	r3, [r3, #4]
 800dd56:	891b      	ldrh	r3, [r3, #8]
 800dd58:	1b9b      	subs	r3, r3, r6
 800dd5a:	b29b      	uxth	r3, r3
      while (p->len < off) {
 800dd5c:	8969      	ldrh	r1, [r5, #10]
 800dd5e:	428e      	cmp	r6, r1
 800dd60:	d908      	bls.n	800dd74 <tcp_receive+0x378>
        p->len = 0;
 800dd62:	2200      	movs	r2, #0
        off -= p->len;
 800dd64:	1a71      	subs	r1, r6, r1
 800dd66:	b28e      	uxth	r6, r1
        p->tot_len = new_tot_len;
 800dd68:	812b      	strh	r3, [r5, #8]
        p->len = 0;
 800dd6a:	816a      	strh	r2, [r5, #10]
        p = p->next;
 800dd6c:	682d      	ldr	r5, [r5, #0]
      while (p->len < off) {
 800dd6e:	8969      	ldrh	r1, [r5, #10]
 800dd70:	42b1      	cmp	r1, r6
 800dd72:	d3f7      	bcc.n	800dd64 <tcp_receive+0x368>
      pbuf_remove_header(p, off);
 800dd74:	4631      	mov	r1, r6
 800dd76:	4628      	mov	r0, r5
 800dd78:	f7fe f836 	bl	800bde8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800dd7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd7e:	4a78      	ldr	r2, [pc, #480]	; (800df60 <tcp_receive+0x564>)
 800dd80:	6013      	str	r3, [r2, #0]
 800dd82:	4a76      	ldr	r2, [pc, #472]	; (800df5c <tcp_receive+0x560>)
 800dd84:	68d2      	ldr	r2, [r2, #12]
 800dd86:	6053      	str	r3, [r2, #4]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800dd88:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dd8a:	1a5a      	subs	r2, r3, r1
 800dd8c:	2a00      	cmp	r2, #0
 800dd8e:	f6bf ae95 	bge.w	800dabc <tcp_receive+0xc0>
 800dd92:	e69b      	b.n	800dacc <tcp_receive+0xd0>
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800dd94:	4b73      	ldr	r3, [pc, #460]	; (800df64 <tcp_receive+0x568>)
 800dd96:	f240 5294 	movw	r2, #1428	; 0x594
 800dd9a:	4973      	ldr	r1, [pc, #460]	; (800df68 <tcp_receive+0x56c>)
 800dd9c:	4873      	ldr	r0, [pc, #460]	; (800df6c <tcp_receive+0x570>)
 800dd9e:	f004 fcd7 	bl	8012750 <iprintf>
 800dda2:	e7c9      	b.n	800dd38 <tcp_receive+0x33c>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800dda4:	4b6f      	ldr	r3, [pc, #444]	; (800df64 <tcp_receive+0x568>)
 800dda6:	f240 5295 	movw	r2, #1429	; 0x595
 800ddaa:	4971      	ldr	r1, [pc, #452]	; (800df70 <tcp_receive+0x574>)
 800ddac:	486f      	ldr	r0, [pc, #444]	; (800df6c <tcp_receive+0x570>)
 800ddae:	f004 fccf 	bl	8012750 <iprintf>
 800ddb2:	e7c5      	b.n	800dd40 <tcp_receive+0x344>
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800ddb4:	4b6b      	ldr	r3, [pc, #428]	; (800df64 <tcp_receive+0x568>)
 800ddb6:	f240 5297 	movw	r2, #1431	; 0x597
 800ddba:	496e      	ldr	r1, [pc, #440]	; (800df74 <tcp_receive+0x578>)
 800ddbc:	486b      	ldr	r0, [pc, #428]	; (800df6c <tcp_receive+0x570>)
 800ddbe:	f004 fcc7 	bl	8012750 <iprintf>
 800ddc2:	e7c3      	b.n	800dd4c <tcp_receive+0x350>
        tcp_ack_now(pcb);
 800ddc4:	8b63      	ldrh	r3, [r4, #26]
 800ddc6:	f043 0302 	orr.w	r3, r3, #2
 800ddca:	8363      	strh	r3, [r4, #26]
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800ddcc:	e67e      	b.n	800dacc <tcp_receive+0xd0>
      if (pcb->rcv_nxt == seqno) {
 800ddce:	428b      	cmp	r3, r1
 800ddd0:	d008      	beq.n	800dde4 <tcp_receive+0x3e8>
        if (pcb->ooseq == NULL) {
 800ddd2:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800ddd4:	2d00      	cmp	r5, #0
 800ddd6:	f000 817e 	beq.w	800e0d6 <tcp_receive+0x6da>
          struct tcp_seg *next, *prev = NULL;
 800ddda:	2600      	movs	r6, #0
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800dddc:	1e5f      	subs	r7, r3, #1
 800ddde:	f103 0c01 	add.w	ip, r3, #1
 800dde2:	e199      	b.n	800e118 <tcp_receive+0x71c>
        tcplen = TCP_TCPLEN(&inseg);
 800dde4:	4b5d      	ldr	r3, [pc, #372]	; (800df5c <tcp_receive+0x560>)
 800dde6:	891d      	ldrh	r5, [r3, #8]
 800dde8:	68db      	ldr	r3, [r3, #12]
 800ddea:	8998      	ldrh	r0, [r3, #12]
 800ddec:	f7fd fa2e 	bl	800b24c <lwip_htons>
 800ddf0:	f010 0303 	ands.w	r3, r0, #3
 800ddf4:	bf18      	it	ne
 800ddf6:	2301      	movne	r3, #1
 800ddf8:	442b      	add	r3, r5
 800ddfa:	b29b      	uxth	r3, r3
 800ddfc:	4a5e      	ldr	r2, [pc, #376]	; (800df78 <tcp_receive+0x57c>)
 800ddfe:	8013      	strh	r3, [r2, #0]
        if (tcplen > pcb->rcv_wnd) {
 800de00:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800de02:	429a      	cmp	r2, r3
 800de04:	d317      	bcc.n	800de36 <tcp_receive+0x43a>
        if (pcb->ooseq != NULL) {
 800de06:	6f63      	ldr	r3, [r4, #116]	; 0x74
 800de08:	2b00      	cmp	r3, #0
 800de0a:	f000 8241 	beq.w	800e290 <tcp_receive+0x894>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800de0e:	4b53      	ldr	r3, [pc, #332]	; (800df5c <tcp_receive+0x560>)
 800de10:	68db      	ldr	r3, [r3, #12]
 800de12:	8998      	ldrh	r0, [r3, #12]
 800de14:	f7fd fa1a 	bl	800b24c <lwip_htons>
 800de18:	f010 0f01 	tst.w	r0, #1
 800de1c:	d053      	beq.n	800dec6 <tcp_receive+0x4ca>
            while (pcb->ooseq != NULL) {
 800de1e:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800de20:	2800      	cmp	r0, #0
 800de22:	f000 8235 	beq.w	800e290 <tcp_receive+0x894>
              pcb->ooseq = pcb->ooseq->next;
 800de26:	6803      	ldr	r3, [r0, #0]
 800de28:	6763      	str	r3, [r4, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 800de2a:	f7fe fcd5 	bl	800c7d8 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800de2e:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800de30:	2800      	cmp	r0, #0
 800de32:	d1f8      	bne.n	800de26 <tcp_receive+0x42a>
 800de34:	e22c      	b.n	800e290 <tcp_receive+0x894>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800de36:	4b49      	ldr	r3, [pc, #292]	; (800df5c <tcp_receive+0x560>)
 800de38:	68db      	ldr	r3, [r3, #12]
 800de3a:	8998      	ldrh	r0, [r3, #12]
 800de3c:	f7fd fa06 	bl	800b24c <lwip_htons>
 800de40:	f010 0f01 	tst.w	r0, #1
 800de44:	d12f      	bne.n	800dea6 <tcp_receive+0x4aa>
          inseg.len = (u16_t)pcb->rcv_wnd;
 800de46:	4b45      	ldr	r3, [pc, #276]	; (800df5c <tcp_receive+0x560>)
 800de48:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800de4a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800de4c:	68db      	ldr	r3, [r3, #12]
 800de4e:	8998      	ldrh	r0, [r3, #12]
 800de50:	f7fd f9fc 	bl	800b24c <lwip_htons>
 800de54:	f010 0f02 	tst.w	r0, #2
 800de58:	d003      	beq.n	800de62 <tcp_receive+0x466>
            inseg.len -= 1;
 800de5a:	4a40      	ldr	r2, [pc, #256]	; (800df5c <tcp_receive+0x560>)
 800de5c:	8913      	ldrh	r3, [r2, #8]
 800de5e:	3b01      	subs	r3, #1
 800de60:	8113      	strh	r3, [r2, #8]
          pbuf_realloc(inseg.p, inseg.len);
 800de62:	4e3e      	ldr	r6, [pc, #248]	; (800df5c <tcp_receive+0x560>)
 800de64:	8931      	ldrh	r1, [r6, #8]
 800de66:	6870      	ldr	r0, [r6, #4]
 800de68:	f7fe f916 	bl	800c098 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800de6c:	8935      	ldrh	r5, [r6, #8]
 800de6e:	68f3      	ldr	r3, [r6, #12]
 800de70:	8998      	ldrh	r0, [r3, #12]
 800de72:	f7fd f9eb 	bl	800b24c <lwip_htons>
 800de76:	f010 0303 	ands.w	r3, r0, #3
 800de7a:	bf18      	it	ne
 800de7c:	2301      	movne	r3, #1
 800de7e:	442b      	add	r3, r5
 800de80:	b29b      	uxth	r3, r3
 800de82:	4a3d      	ldr	r2, [pc, #244]	; (800df78 <tcp_receive+0x57c>)
 800de84:	8013      	strh	r3, [r2, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800de86:	4a36      	ldr	r2, [pc, #216]	; (800df60 <tcp_receive+0x564>)
 800de88:	6812      	ldr	r2, [r2, #0]
 800de8a:	4413      	add	r3, r2
 800de8c:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800de8e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800de90:	440a      	add	r2, r1
 800de92:	4293      	cmp	r3, r2
 800de94:	d0b7      	beq.n	800de06 <tcp_receive+0x40a>
 800de96:	4b33      	ldr	r3, [pc, #204]	; (800df64 <tcp_receive+0x568>)
 800de98:	f240 52cb 	movw	r2, #1483	; 0x5cb
 800de9c:	4937      	ldr	r1, [pc, #220]	; (800df7c <tcp_receive+0x580>)
 800de9e:	4833      	ldr	r0, [pc, #204]	; (800df6c <tcp_receive+0x570>)
 800dea0:	f004 fc56 	bl	8012750 <iprintf>
 800dea4:	e7af      	b.n	800de06 <tcp_receive+0x40a>
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800dea6:	4e2d      	ldr	r6, [pc, #180]	; (800df5c <tcp_receive+0x560>)
 800dea8:	68f3      	ldr	r3, [r6, #12]
 800deaa:	899d      	ldrh	r5, [r3, #12]
 800deac:	4628      	mov	r0, r5
 800deae:	f7fd f9cd 	bl	800b24c <lwip_htons>
 800deb2:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 800deb6:	f7fd f9c9 	bl	800b24c <lwip_htons>
 800deba:	68f3      	ldr	r3, [r6, #12]
 800debc:	f425 557c 	bic.w	r5, r5, #16128	; 0x3f00
 800dec0:	4305      	orrs	r5, r0
 800dec2:	819d      	strh	r5, [r3, #12]
 800dec4:	e7bf      	b.n	800de46 <tcp_receive+0x44a>
            struct tcp_seg *next = pcb->ooseq;
 800dec6:	6f65      	ldr	r5, [r4, #116]	; 0x74
            while (next &&
 800dec8:	2d00      	cmp	r5, #0
 800deca:	f000 81db 	beq.w	800e284 <tcp_receive+0x888>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800dece:	4f24      	ldr	r7, [pc, #144]	; (800df60 <tcp_receive+0x564>)
 800ded0:	4e29      	ldr	r6, [pc, #164]	; (800df78 <tcp_receive+0x57c>)
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800ded2:	f8df 8088 	ldr.w	r8, [pc, #136]	; 800df5c <tcp_receive+0x560>
 800ded6:	e009      	b.n	800deec <tcp_receive+0x4f0>
              next = next->next;
 800ded8:	f8d5 9000 	ldr.w	r9, [r5]
              tcp_seg_free(tmp);
 800dedc:	4628      	mov	r0, r5
 800dede:	f7fe fc7b 	bl	800c7d8 <tcp_seg_free>
            while (next &&
 800dee2:	f1b9 0f00 	cmp.w	r9, #0
 800dee6:	f000 81cd 	beq.w	800e284 <tcp_receive+0x888>
              next = next->next;
 800deea:	464d      	mov	r5, r9
                   TCP_SEQ_GEQ(seqno + tcplen,
 800deec:	f8d7 c000 	ldr.w	ip, [r7]
 800def0:	68e9      	ldr	r1, [r5, #12]
 800def2:	6848      	ldr	r0, [r1, #4]
 800def4:	8833      	ldrh	r3, [r6, #0]
 800def6:	4463      	add	r3, ip
 800def8:	1a1b      	subs	r3, r3, r0
 800defa:	892a      	ldrh	r2, [r5, #8]
 800defc:	1a9a      	subs	r2, r3, r2
            while (next &&
 800defe:	2a00      	cmp	r2, #0
 800df00:	f2c0 81c2 	blt.w	800e288 <tcp_receive+0x88c>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800df04:	8988      	ldrh	r0, [r1, #12]
 800df06:	f7fd f9a1 	bl	800b24c <lwip_htons>
 800df0a:	f010 0f01 	tst.w	r0, #1
 800df0e:	d0e3      	beq.n	800ded8 <tcp_receive+0x4dc>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800df10:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df14:	8998      	ldrh	r0, [r3, #12]
 800df16:	f7fd f999 	bl	800b24c <lwip_htons>
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800df1a:	f010 0f02 	tst.w	r0, #2
 800df1e:	d1db      	bne.n	800ded8 <tcp_receive+0x4dc>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800df20:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df24:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 800df28:	2001      	movs	r0, #1
 800df2a:	f7fd f98f 	bl	800b24c <lwip_htons>
 800df2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df32:	ea49 0900 	orr.w	r9, r9, r0
 800df36:	f8a3 900c 	strh.w	r9, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800df3a:	f8b8 9008 	ldrh.w	r9, [r8, #8]
 800df3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df42:	8998      	ldrh	r0, [r3, #12]
 800df44:	f7fd f982 	bl	800b24c <lwip_htons>
 800df48:	f010 0303 	ands.w	r3, r0, #3
 800df4c:	bf18      	it	ne
 800df4e:	2301      	movne	r3, #1
 800df50:	444b      	add	r3, r9
 800df52:	8033      	strh	r3, [r6, #0]
 800df54:	e7c0      	b.n	800ded8 <tcp_receive+0x4dc>
 800df56:	bf00      	nop
 800df58:	20018394 	.word	0x20018394
 800df5c:	2000e0cc 	.word	0x2000e0cc
 800df60:	2000e0e8 	.word	0x2000e0e8
 800df64:	080151a0 	.word	0x080151a0
 800df68:	080152d0 	.word	0x080152d0
 800df6c:	08013b24 	.word	0x08013b24
 800df70:	080152e0 	.word	0x080152e0
 800df74:	080152f0 	.word	0x080152f0
 800df78:	2000e0fe 	.word	0x2000e0fe
 800df7c:	08015300 	.word	0x08015300
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800df80:	4b82      	ldr	r3, [pc, #520]	; (800e18c <tcp_receive+0x790>)
 800df82:	eba0 000c 	sub.w	r0, r0, ip
 800df86:	8118      	strh	r0, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800df88:	68db      	ldr	r3, [r3, #12]
 800df8a:	8998      	ldrh	r0, [r3, #12]
 800df8c:	f7fd f95e 	bl	800b24c <lwip_htons>
 800df90:	f010 0f02 	tst.w	r0, #2
 800df94:	d003      	beq.n	800df9e <tcp_receive+0x5a2>
                inseg.len -= 1;
 800df96:	4a7d      	ldr	r2, [pc, #500]	; (800e18c <tcp_receive+0x790>)
 800df98:	8913      	ldrh	r3, [r2, #8]
 800df9a:	3b01      	subs	r3, #1
 800df9c:	8113      	strh	r3, [r2, #8]
              pbuf_realloc(inseg.p, inseg.len);
 800df9e:	4f7b      	ldr	r7, [pc, #492]	; (800e18c <tcp_receive+0x790>)
 800dfa0:	8939      	ldrh	r1, [r7, #8]
 800dfa2:	6878      	ldr	r0, [r7, #4]
 800dfa4:	f7fe f878 	bl	800c098 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800dfa8:	893e      	ldrh	r6, [r7, #8]
 800dfaa:	68fb      	ldr	r3, [r7, #12]
 800dfac:	8998      	ldrh	r0, [r3, #12]
 800dfae:	f7fd f94d 	bl	800b24c <lwip_htons>
 800dfb2:	f010 0303 	ands.w	r3, r0, #3
 800dfb6:	bf18      	it	ne
 800dfb8:	2301      	movne	r3, #1
 800dfba:	4433      	add	r3, r6
 800dfbc:	b29b      	uxth	r3, r3
 800dfbe:	4a74      	ldr	r2, [pc, #464]	; (800e190 <tcp_receive+0x794>)
 800dfc0:	8013      	strh	r3, [r2, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800dfc2:	4a74      	ldr	r2, [pc, #464]	; (800e194 <tcp_receive+0x798>)
 800dfc4:	6812      	ldr	r2, [r2, #0]
 800dfc6:	4413      	add	r3, r2
 800dfc8:	68ea      	ldr	r2, [r5, #12]
 800dfca:	6852      	ldr	r2, [r2, #4]
 800dfcc:	4293      	cmp	r3, r2
 800dfce:	f000 815e 	beq.w	800e28e <tcp_receive+0x892>
 800dfd2:	4b71      	ldr	r3, [pc, #452]	; (800e198 <tcp_receive+0x79c>)
 800dfd4:	f240 52fc 	movw	r2, #1532	; 0x5fc
 800dfd8:	4970      	ldr	r1, [pc, #448]	; (800e19c <tcp_receive+0x7a0>)
 800dfda:	4871      	ldr	r0, [pc, #452]	; (800e1a0 <tcp_receive+0x7a4>)
 800dfdc:	f004 fbb8 	bl	8012750 <iprintf>
 800dfe0:	e155      	b.n	800e28e <tcp_receive+0x892>
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800dfe2:	4b6d      	ldr	r3, [pc, #436]	; (800e198 <tcp_receive+0x79c>)
 800dfe4:	f240 6207 	movw	r2, #1543	; 0x607
 800dfe8:	496e      	ldr	r1, [pc, #440]	; (800e1a4 <tcp_receive+0x7a8>)
 800dfea:	486d      	ldr	r0, [pc, #436]	; (800e1a0 <tcp_receive+0x7a4>)
 800dfec:	f004 fbb0 	bl	8012750 <iprintf>
 800dff0:	e158      	b.n	800e2a4 <tcp_receive+0x8a8>
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800dff2:	4643      	mov	r3, r8
 800dff4:	f240 622b 	movw	r2, #1579	; 0x62b
 800dff8:	4639      	mov	r1, r7
 800dffa:	4869      	ldr	r0, [pc, #420]	; (800e1a0 <tcp_receive+0x7a4>)
 800dffc:	f004 fba8 	bl	8012750 <iprintf>
 800e000:	e03c      	b.n	800e07c <tcp_receive+0x680>
              pbuf_cat(recv_data, cseg->p);
 800e002:	f7fe f8d1 	bl	800c1a8 <pbuf_cat>
            cseg->p = NULL;
 800e006:	2300      	movs	r3, #0
 800e008:	606b      	str	r3, [r5, #4]
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800e00a:	68eb      	ldr	r3, [r5, #12]
 800e00c:	8998      	ldrh	r0, [r3, #12]
 800e00e:	f7fd f91d 	bl	800b24c <lwip_htons>
 800e012:	f010 0f01 	tst.w	r0, #1
 800e016:	d007      	beq.n	800e028 <tcp_receive+0x62c>
            recv_flags |= TF_GOT_FIN;
 800e018:	4a63      	ldr	r2, [pc, #396]	; (800e1a8 <tcp_receive+0x7ac>)
 800e01a:	7813      	ldrb	r3, [r2, #0]
 800e01c:	f043 0320 	orr.w	r3, r3, #32
 800e020:	7013      	strb	r3, [r2, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800e022:	7d23      	ldrb	r3, [r4, #20]
 800e024:	2b04      	cmp	r3, #4
 800e026:	d045      	beq.n	800e0b4 <tcp_receive+0x6b8>
          pcb->ooseq = cseg->next;
 800e028:	682b      	ldr	r3, [r5, #0]
 800e02a:	6763      	str	r3, [r4, #116]	; 0x74
          tcp_seg_free(cseg);
 800e02c:	4628      	mov	r0, r5
 800e02e:	f7fe fbd3 	bl	800c7d8 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800e032:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800e034:	2d00      	cmp	r5, #0
 800e036:	d040      	beq.n	800e0ba <tcp_receive+0x6be>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800e038:	68ea      	ldr	r2, [r5, #12]
 800e03a:	6853      	ldr	r3, [r2, #4]
        while (pcb->ooseq != NULL &&
 800e03c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e03e:	428b      	cmp	r3, r1
 800e040:	d13b      	bne.n	800e0ba <tcp_receive+0x6be>
          seqno = pcb->ooseq->tcphdr->seqno;
 800e042:	6033      	str	r3, [r6, #0]
          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800e044:	f8b5 9008 	ldrh.w	r9, [r5, #8]
 800e048:	8990      	ldrh	r0, [r2, #12]
 800e04a:	f7fd f8ff 	bl	800b24c <lwip_htons>
 800e04e:	f010 0003 	ands.w	r0, r0, #3
 800e052:	bf18      	it	ne
 800e054:	2001      	movne	r0, #1
 800e056:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e058:	4499      	add	r9, r3
 800e05a:	4448      	add	r0, r9
 800e05c:	6260      	str	r0, [r4, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800e05e:	f8b4 9028 	ldrh.w	r9, [r4, #40]	; 0x28
 800e062:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800e066:	68eb      	ldr	r3, [r5, #12]
 800e068:	8998      	ldrh	r0, [r3, #12]
 800e06a:	f7fd f8ef 	bl	800b24c <lwip_htons>
 800e06e:	f010 0003 	ands.w	r0, r0, #3
 800e072:	bf18      	it	ne
 800e074:	2001      	movne	r0, #1
 800e076:	4450      	add	r0, sl
 800e078:	4581      	cmp	r9, r0
 800e07a:	d3ba      	bcc.n	800dff2 <tcp_receive+0x5f6>
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800e07c:	f8b5 9008 	ldrh.w	r9, [r5, #8]
 800e080:	68eb      	ldr	r3, [r5, #12]
 800e082:	8998      	ldrh	r0, [r3, #12]
 800e084:	f7fd f8e2 	bl	800b24c <lwip_htons>
 800e088:	f010 0003 	ands.w	r0, r0, #3
 800e08c:	bf18      	it	ne
 800e08e:	2001      	movne	r0, #1
 800e090:	4448      	add	r0, r9
 800e092:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800e094:	1a18      	subs	r0, r3, r0
 800e096:	8520      	strh	r0, [r4, #40]	; 0x28
          tcp_update_rcv_ann_wnd(pcb);
 800e098:	4620      	mov	r0, r4
 800e09a:	f7fe fb2b 	bl	800c6f4 <tcp_update_rcv_ann_wnd>
          if (cseg->p->tot_len > 0) {
 800e09e:	6869      	ldr	r1, [r5, #4]
 800e0a0:	890b      	ldrh	r3, [r1, #8]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d0b1      	beq.n	800e00a <tcp_receive+0x60e>
            if (recv_data) {
 800e0a6:	4b41      	ldr	r3, [pc, #260]	; (800e1ac <tcp_receive+0x7b0>)
 800e0a8:	6818      	ldr	r0, [r3, #0]
 800e0aa:	2800      	cmp	r0, #0
 800e0ac:	d1a9      	bne.n	800e002 <tcp_receive+0x606>
              recv_data = cseg->p;
 800e0ae:	4b3f      	ldr	r3, [pc, #252]	; (800e1ac <tcp_receive+0x7b0>)
 800e0b0:	6019      	str	r1, [r3, #0]
 800e0b2:	e7a8      	b.n	800e006 <tcp_receive+0x60a>
              pcb->state = CLOSE_WAIT;
 800e0b4:	2307      	movs	r3, #7
 800e0b6:	7523      	strb	r3, [r4, #20]
 800e0b8:	e7b6      	b.n	800e028 <tcp_receive+0x62c>
        tcp_ack(pcb);
 800e0ba:	8b63      	ldrh	r3, [r4, #26]
 800e0bc:	f013 0f01 	tst.w	r3, #1
 800e0c0:	d005      	beq.n	800e0ce <tcp_receive+0x6d2>
 800e0c2:	f023 0301 	bic.w	r3, r3, #1
 800e0c6:	f043 0302 	orr.w	r3, r3, #2
 800e0ca:	8363      	strh	r3, [r4, #26]
 800e0cc:	e54b      	b.n	800db66 <tcp_receive+0x16a>
 800e0ce:	f043 0301 	orr.w	r3, r3, #1
 800e0d2:	8363      	strh	r3, [r4, #26]
 800e0d4:	e547      	b.n	800db66 <tcp_receive+0x16a>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800e0d6:	482d      	ldr	r0, [pc, #180]	; (800e18c <tcp_receive+0x790>)
 800e0d8:	f7fe fb96 	bl	800c808 <tcp_seg_copy>
 800e0dc:	6760      	str	r0, [r4, #116]	; 0x74
 800e0de:	e051      	b.n	800e184 <tcp_receive+0x788>
              if (inseg.len > next->len) {
 800e0e0:	4b2a      	ldr	r3, [pc, #168]	; (800e18c <tcp_receive+0x790>)
 800e0e2:	891a      	ldrh	r2, [r3, #8]
 800e0e4:	892b      	ldrh	r3, [r5, #8]
 800e0e6:	429a      	cmp	r2, r3
 800e0e8:	d94c      	bls.n	800e184 <tcp_receive+0x788>
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e0ea:	4828      	ldr	r0, [pc, #160]	; (800e18c <tcp_receive+0x790>)
 800e0ec:	f7fe fb8c 	bl	800c808 <tcp_seg_copy>
                if (cseg != NULL) {
 800e0f0:	4603      	mov	r3, r0
 800e0f2:	2800      	cmp	r0, #0
 800e0f4:	d046      	beq.n	800e184 <tcp_receive+0x788>
                  if (prev != NULL) {
 800e0f6:	b12e      	cbz	r6, 800e104 <tcp_receive+0x708>
                    prev->next = cseg;
 800e0f8:	6030      	str	r0, [r6, #0]
                  tcp_oos_insert_segment(cseg, next);
 800e0fa:	4629      	mov	r1, r5
 800e0fc:	4618      	mov	r0, r3
 800e0fe:	f7ff fc25 	bl	800d94c <tcp_oos_insert_segment>
 800e102:	e03f      	b.n	800e184 <tcp_receive+0x788>
                    pcb->ooseq = cseg;
 800e104:	6760      	str	r0, [r4, #116]	; 0x74
 800e106:	e7f8      	b.n	800e0fa <tcp_receive+0x6fe>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800e108:	1a99      	subs	r1, r3, r2
 800e10a:	2900      	cmp	r1, #0
 800e10c:	db27      	blt.n	800e15e <tcp_receive+0x762>
              if (next->next == NULL &&
 800e10e:	6829      	ldr	r1, [r5, #0]
 800e110:	462e      	mov	r6, r5
 800e112:	2900      	cmp	r1, #0
 800e114:	d033      	beq.n	800e17e <tcp_receive+0x782>
 800e116:	460d      	mov	r5, r1
            if (seqno == next->tcphdr->seqno) {
 800e118:	68e8      	ldr	r0, [r5, #12]
 800e11a:	6842      	ldr	r2, [r0, #4]
 800e11c:	429a      	cmp	r2, r3
 800e11e:	d0df      	beq.n	800e0e0 <tcp_receive+0x6e4>
              if (prev == NULL) {
 800e120:	2e00      	cmp	r6, #0
 800e122:	d0f1      	beq.n	800e108 <tcp_receive+0x70c>
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800e124:	68f1      	ldr	r1, [r6, #12]
 800e126:	6849      	ldr	r1, [r1, #4]
 800e128:	1a79      	subs	r1, r7, r1
 800e12a:	2900      	cmp	r1, #0
 800e12c:	dbef      	blt.n	800e10e <tcp_receive+0x712>
 800e12e:	ebac 0102 	sub.w	r1, ip, r2
 800e132:	2900      	cmp	r1, #0
 800e134:	dceb      	bgt.n	800e10e <tcp_receive+0x712>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e136:	4815      	ldr	r0, [pc, #84]	; (800e18c <tcp_receive+0x790>)
 800e138:	f7fe fb66 	bl	800c808 <tcp_seg_copy>
                  if (cseg != NULL) {
 800e13c:	4607      	mov	r7, r0
 800e13e:	b308      	cbz	r0, 800e184 <tcp_receive+0x788>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800e140:	68f3      	ldr	r3, [r6, #12]
 800e142:	6859      	ldr	r1, [r3, #4]
 800e144:	4b13      	ldr	r3, [pc, #76]	; (800e194 <tcp_receive+0x798>)
 800e146:	681a      	ldr	r2, [r3, #0]
 800e148:	8933      	ldrh	r3, [r6, #8]
 800e14a:	440b      	add	r3, r1
 800e14c:	1a9b      	subs	r3, r3, r2
 800e14e:	2b00      	cmp	r3, #0
 800e150:	dc0e      	bgt.n	800e170 <tcp_receive+0x774>
                    prev->next = cseg;
 800e152:	6037      	str	r7, [r6, #0]
                    tcp_oos_insert_segment(cseg, next);
 800e154:	4629      	mov	r1, r5
 800e156:	4638      	mov	r0, r7
 800e158:	f7ff fbf8 	bl	800d94c <tcp_oos_insert_segment>
 800e15c:	e012      	b.n	800e184 <tcp_receive+0x788>
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800e15e:	480b      	ldr	r0, [pc, #44]	; (800e18c <tcp_receive+0x790>)
 800e160:	f7fe fb52 	bl	800c808 <tcp_seg_copy>
                  if (cseg != NULL) {
 800e164:	b170      	cbz	r0, 800e184 <tcp_receive+0x788>
                    pcb->ooseq = cseg;
 800e166:	6760      	str	r0, [r4, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 800e168:	4629      	mov	r1, r5
 800e16a:	f7ff fbef 	bl	800d94c <tcp_oos_insert_segment>
 800e16e:	e009      	b.n	800e184 <tcp_receive+0x788>
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800e170:	1a52      	subs	r2, r2, r1
 800e172:	b291      	uxth	r1, r2
 800e174:	8131      	strh	r1, [r6, #8]
                      pbuf_realloc(prev->p, prev->len);
 800e176:	6870      	ldr	r0, [r6, #4]
 800e178:	f7fd ff8e 	bl	800c098 <pbuf_realloc>
 800e17c:	e7e9      	b.n	800e152 <tcp_receive+0x756>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800e17e:	1a9b      	subs	r3, r3, r2
              if (next->next == NULL &&
 800e180:	2b00      	cmp	r3, #0
 800e182:	dc15      	bgt.n	800e1b0 <tcp_receive+0x7b4>
        tcp_send_empty_ack(pcb);
 800e184:	4620      	mov	r0, r4
 800e186:	f001 fea9 	bl	800fedc <tcp_send_empty_ack>
 800e18a:	e4ec      	b.n	800db66 <tcp_receive+0x16a>
 800e18c:	2000e0cc 	.word	0x2000e0cc
 800e190:	2000e0fe 	.word	0x2000e0fe
 800e194:	2000e0e8 	.word	0x2000e0e8
 800e198:	080151a0 	.word	0x080151a0
 800e19c:	08015338 	.word	0x08015338
 800e1a0:	08013b24 	.word	0x08013b24
 800e1a4:	08015374 	.word	0x08015374
 800e1a8:	2000e0e4 	.word	0x2000e0e4
 800e1ac:	2000e0e0 	.word	0x2000e0e0
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800e1b0:	8980      	ldrh	r0, [r0, #12]
 800e1b2:	f7fd f84b 	bl	800b24c <lwip_htons>
 800e1b6:	f010 0f01 	tst.w	r0, #1
 800e1ba:	d1e3      	bne.n	800e184 <tcp_receive+0x788>
                next->next = tcp_seg_copy(&inseg);
 800e1bc:	484d      	ldr	r0, [pc, #308]	; (800e2f4 <tcp_receive+0x8f8>)
 800e1be:	f7fe fb23 	bl	800c808 <tcp_seg_copy>
 800e1c2:	6028      	str	r0, [r5, #0]
                if (next->next != NULL) {
 800e1c4:	2800      	cmp	r0, #0
 800e1c6:	d0dd      	beq.n	800e184 <tcp_receive+0x788>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800e1c8:	68eb      	ldr	r3, [r5, #12]
 800e1ca:	6859      	ldr	r1, [r3, #4]
 800e1cc:	4b4a      	ldr	r3, [pc, #296]	; (800e2f8 <tcp_receive+0x8fc>)
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	892a      	ldrh	r2, [r5, #8]
 800e1d2:	440a      	add	r2, r1
 800e1d4:	1ad2      	subs	r2, r2, r3
 800e1d6:	2a00      	cmp	r2, #0
 800e1d8:	dc3c      	bgt.n	800e254 <tcp_receive+0x858>
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800e1da:	4b48      	ldr	r3, [pc, #288]	; (800e2fc <tcp_receive+0x900>)
 800e1dc:	881b      	ldrh	r3, [r3, #0]
 800e1de:	4a46      	ldr	r2, [pc, #280]	; (800e2f8 <tcp_receive+0x8fc>)
 800e1e0:	6812      	ldr	r2, [r2, #0]
 800e1e2:	4413      	add	r3, r2
 800e1e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800e1e6:	1a9b      	subs	r3, r3, r2
 800e1e8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800e1ea:	1a9b      	subs	r3, r3, r2
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	ddc9      	ble.n	800e184 <tcp_receive+0x788>
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800e1f0:	682b      	ldr	r3, [r5, #0]
 800e1f2:	68db      	ldr	r3, [r3, #12]
 800e1f4:	8998      	ldrh	r0, [r3, #12]
 800e1f6:	f7fd f829 	bl	800b24c <lwip_htons>
 800e1fa:	f010 0f01 	tst.w	r0, #1
 800e1fe:	d130      	bne.n	800e262 <tcp_receive+0x866>
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800e200:	682a      	ldr	r2, [r5, #0]
 800e202:	4e3d      	ldr	r6, [pc, #244]	; (800e2f8 <tcp_receive+0x8fc>)
 800e204:	6831      	ldr	r1, [r6, #0]
 800e206:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800e208:	1a5b      	subs	r3, r3, r1
 800e20a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e20c:	440b      	add	r3, r1
 800e20e:	8113      	strh	r3, [r2, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800e210:	682b      	ldr	r3, [r5, #0]
 800e212:	8919      	ldrh	r1, [r3, #8]
 800e214:	6858      	ldr	r0, [r3, #4]
 800e216:	f7fd ff3f 	bl	800c098 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800e21a:	682b      	ldr	r3, [r5, #0]
 800e21c:	891d      	ldrh	r5, [r3, #8]
 800e21e:	68db      	ldr	r3, [r3, #12]
 800e220:	8998      	ldrh	r0, [r3, #12]
 800e222:	f7fd f813 	bl	800b24c <lwip_htons>
 800e226:	f010 0303 	ands.w	r3, r0, #3
 800e22a:	bf18      	it	ne
 800e22c:	2301      	movne	r3, #1
 800e22e:	442b      	add	r3, r5
 800e230:	b29b      	uxth	r3, r3
 800e232:	4a32      	ldr	r2, [pc, #200]	; (800e2fc <tcp_receive+0x900>)
 800e234:	8013      	strh	r3, [r2, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800e236:	6832      	ldr	r2, [r6, #0]
 800e238:	4413      	add	r3, r2
 800e23a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800e23c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800e23e:	440a      	add	r2, r1
 800e240:	4293      	cmp	r3, r2
 800e242:	d09f      	beq.n	800e184 <tcp_receive+0x788>
 800e244:	4b2e      	ldr	r3, [pc, #184]	; (800e300 <tcp_receive+0x904>)
 800e246:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 800e24a:	492e      	ldr	r1, [pc, #184]	; (800e304 <tcp_receive+0x908>)
 800e24c:	482e      	ldr	r0, [pc, #184]	; (800e308 <tcp_receive+0x90c>)
 800e24e:	f004 fa7f 	bl	8012750 <iprintf>
 800e252:	e797      	b.n	800e184 <tcp_receive+0x788>
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800e254:	1a5b      	subs	r3, r3, r1
 800e256:	b299      	uxth	r1, r3
 800e258:	8129      	strh	r1, [r5, #8]
                    pbuf_realloc(next->p, next->len);
 800e25a:	6868      	ldr	r0, [r5, #4]
 800e25c:	f7fd ff1c 	bl	800c098 <pbuf_realloc>
 800e260:	e7bb      	b.n	800e1da <tcp_receive+0x7de>
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800e262:	682b      	ldr	r3, [r5, #0]
 800e264:	68db      	ldr	r3, [r3, #12]
 800e266:	899e      	ldrh	r6, [r3, #12]
 800e268:	4630      	mov	r0, r6
 800e26a:	f7fc ffef 	bl	800b24c <lwip_htons>
 800e26e:	f000 003e 	and.w	r0, r0, #62	; 0x3e
 800e272:	f7fc ffeb 	bl	800b24c <lwip_htons>
 800e276:	682b      	ldr	r3, [r5, #0]
 800e278:	68db      	ldr	r3, [r3, #12]
 800e27a:	f426 567c 	bic.w	r6, r6, #16128	; 0x3f00
 800e27e:	4306      	orrs	r6, r0
 800e280:	819e      	strh	r6, [r3, #12]
 800e282:	e7bd      	b.n	800e200 <tcp_receive+0x804>
              next = next->next;
 800e284:	2500      	movs	r5, #0
 800e286:	e002      	b.n	800e28e <tcp_receive+0x892>
            if (next &&
 800e288:	2b00      	cmp	r3, #0
 800e28a:	f73f ae79 	bgt.w	800df80 <tcp_receive+0x584>
            pcb->ooseq = next;
 800e28e:	6765      	str	r5, [r4, #116]	; 0x74
        pcb->rcv_nxt = seqno + tcplen;
 800e290:	4b1a      	ldr	r3, [pc, #104]	; (800e2fc <tcp_receive+0x900>)
 800e292:	881a      	ldrh	r2, [r3, #0]
 800e294:	4b18      	ldr	r3, [pc, #96]	; (800e2f8 <tcp_receive+0x8fc>)
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	4413      	add	r3, r2
 800e29a:	6263      	str	r3, [r4, #36]	; 0x24
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800e29c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800e29e:	4293      	cmp	r3, r2
 800e2a0:	f4ff ae9f 	bcc.w	800dfe2 <tcp_receive+0x5e6>
        pcb->rcv_wnd -= tcplen;
 800e2a4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800e2a6:	4a15      	ldr	r2, [pc, #84]	; (800e2fc <tcp_receive+0x900>)
 800e2a8:	8812      	ldrh	r2, [r2, #0]
 800e2aa:	1a9b      	subs	r3, r3, r2
 800e2ac:	8523      	strh	r3, [r4, #40]	; 0x28
        tcp_update_rcv_ann_wnd(pcb);
 800e2ae:	4620      	mov	r0, r4
 800e2b0:	f7fe fa20 	bl	800c6f4 <tcp_update_rcv_ann_wnd>
        if (inseg.p->tot_len > 0) {
 800e2b4:	4b0f      	ldr	r3, [pc, #60]	; (800e2f4 <tcp_receive+0x8f8>)
 800e2b6:	685b      	ldr	r3, [r3, #4]
 800e2b8:	891a      	ldrh	r2, [r3, #8]
 800e2ba:	b122      	cbz	r2, 800e2c6 <tcp_receive+0x8ca>
          recv_data = inseg.p;
 800e2bc:	4a13      	ldr	r2, [pc, #76]	; (800e30c <tcp_receive+0x910>)
 800e2be:	6013      	str	r3, [r2, #0]
          inseg.p = NULL;
 800e2c0:	4b0c      	ldr	r3, [pc, #48]	; (800e2f4 <tcp_receive+0x8f8>)
 800e2c2:	2200      	movs	r2, #0
 800e2c4:	605a      	str	r2, [r3, #4]
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800e2c6:	4b0b      	ldr	r3, [pc, #44]	; (800e2f4 <tcp_receive+0x8f8>)
 800e2c8:	68db      	ldr	r3, [r3, #12]
 800e2ca:	8998      	ldrh	r0, [r3, #12]
 800e2cc:	f7fc ffbe 	bl	800b24c <lwip_htons>
 800e2d0:	f010 0f01 	tst.w	r0, #1
 800e2d4:	d004      	beq.n	800e2e0 <tcp_receive+0x8e4>
          recv_flags |= TF_GOT_FIN;
 800e2d6:	4a0e      	ldr	r2, [pc, #56]	; (800e310 <tcp_receive+0x914>)
 800e2d8:	7813      	ldrb	r3, [r2, #0]
 800e2da:	f043 0320 	orr.w	r3, r3, #32
 800e2de:	7013      	strb	r3, [r2, #0]
        while (pcb->ooseq != NULL &&
 800e2e0:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800e2e2:	2d00      	cmp	r5, #0
 800e2e4:	f43f aee9 	beq.w	800e0ba <tcp_receive+0x6be>
          seqno = pcb->ooseq->tcphdr->seqno;
 800e2e8:	4e03      	ldr	r6, [pc, #12]	; (800e2f8 <tcp_receive+0x8fc>)
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800e2ea:	f8df 8014 	ldr.w	r8, [pc, #20]	; 800e300 <tcp_receive+0x904>
 800e2ee:	4f09      	ldr	r7, [pc, #36]	; (800e314 <tcp_receive+0x918>)
 800e2f0:	e6a2      	b.n	800e038 <tcp_receive+0x63c>
 800e2f2:	bf00      	nop
 800e2f4:	2000e0cc 	.word	0x2000e0cc
 800e2f8:	2000e0e8 	.word	0x2000e0e8
 800e2fc:	2000e0fe 	.word	0x2000e0fe
 800e300:	080151a0 	.word	0x080151a0
 800e304:	08015300 	.word	0x08015300
 800e308:	08013b24 	.word	0x08013b24
 800e30c:	2000e0e0 	.word	0x2000e0e0
 800e310:	2000e0e4 	.word	0x2000e0e4
 800e314:	08015394 	.word	0x08015394

0800e318 <tcp_input>:
{
 800e318:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e31c:	b085      	sub	sp, #20
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800e31e:	4605      	mov	r5, r0
 800e320:	b158      	cbz	r0, 800e33a <tcp_input+0x22>
  tcphdr = (struct tcp_hdr *)p->payload;
 800e322:	686a      	ldr	r2, [r5, #4]
 800e324:	4b77      	ldr	r3, [pc, #476]	; (800e504 <tcp_input+0x1ec>)
 800e326:	601a      	str	r2, [r3, #0]
  if (p->len < TCP_HLEN) {
 800e328:	896b      	ldrh	r3, [r5, #10]
 800e32a:	2b13      	cmp	r3, #19
 800e32c:	d80c      	bhi.n	800e348 <tcp_input+0x30>
  pbuf_free(p);
 800e32e:	4628      	mov	r0, r5
 800e330:	f7fd fd9a 	bl	800be68 <pbuf_free>
}
 800e334:	b005      	add	sp, #20
 800e336:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800e33a:	4b73      	ldr	r3, [pc, #460]	; (800e508 <tcp_input+0x1f0>)
 800e33c:	2283      	movs	r2, #131	; 0x83
 800e33e:	4973      	ldr	r1, [pc, #460]	; (800e50c <tcp_input+0x1f4>)
 800e340:	4873      	ldr	r0, [pc, #460]	; (800e510 <tcp_input+0x1f8>)
 800e342:	f004 fa05 	bl	8012750 <iprintf>
 800e346:	e7ec      	b.n	800e322 <tcp_input+0xa>
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e348:	4b72      	ldr	r3, [pc, #456]	; (800e514 <tcp_input+0x1fc>)
 800e34a:	6819      	ldr	r1, [r3, #0]
 800e34c:	6958      	ldr	r0, [r3, #20]
 800e34e:	f003 fa6a 	bl	8011826 <ip4_addr_isbroadcast_u32>
 800e352:	2800      	cmp	r0, #0
 800e354:	d1eb      	bne.n	800e32e <tcp_input+0x16>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800e356:	4b6f      	ldr	r3, [pc, #444]	; (800e514 <tcp_input+0x1fc>)
 800e358:	695b      	ldr	r3, [r3, #20]
 800e35a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e35e:	2be0      	cmp	r3, #224	; 0xe0
 800e360:	d0e5      	beq.n	800e32e <tcp_input+0x16>
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800e362:	4b68      	ldr	r3, [pc, #416]	; (800e504 <tcp_input+0x1ec>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	8998      	ldrh	r0, [r3, #12]
 800e368:	f7fc ff70 	bl	800b24c <lwip_htons>
 800e36c:	0a81      	lsrs	r1, r0, #10
 800e36e:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800e372:	2913      	cmp	r1, #19
 800e374:	d9db      	bls.n	800e32e <tcp_input+0x16>
 800e376:	b28b      	uxth	r3, r1
 800e378:	892a      	ldrh	r2, [r5, #8]
 800e37a:	429a      	cmp	r2, r3
 800e37c:	d3d7      	bcc.n	800e32e <tcp_input+0x16>
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800e37e:	f1a3 0214 	sub.w	r2, r3, #20
 800e382:	b292      	uxth	r2, r2
 800e384:	4864      	ldr	r0, [pc, #400]	; (800e518 <tcp_input+0x200>)
 800e386:	8002      	strh	r2, [r0, #0]
  tcphdr_opt2 = NULL;
 800e388:	4864      	ldr	r0, [pc, #400]	; (800e51c <tcp_input+0x204>)
 800e38a:	2400      	movs	r4, #0
 800e38c:	6004      	str	r4, [r0, #0]
  if (p->len >= hdrlen_bytes) {
 800e38e:	8968      	ldrh	r0, [r5, #10]
 800e390:	4298      	cmp	r0, r3
 800e392:	d22e      	bcs.n	800e3f2 <tcp_input+0xda>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800e394:	682b      	ldr	r3, [r5, #0]
 800e396:	2b00      	cmp	r3, #0
 800e398:	d068      	beq.n	800e46c <tcp_input+0x154>
    pbuf_remove_header(p, TCP_HLEN);
 800e39a:	2114      	movs	r1, #20
 800e39c:	4628      	mov	r0, r5
 800e39e:	f7fd fd23 	bl	800bde8 <pbuf_remove_header>
    tcphdr_opt1len = p->len;
 800e3a2:	896c      	ldrh	r4, [r5, #10]
 800e3a4:	4b5e      	ldr	r3, [pc, #376]	; (800e520 <tcp_input+0x208>)
 800e3a6:	801c      	strh	r4, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800e3a8:	4b5b      	ldr	r3, [pc, #364]	; (800e518 <tcp_input+0x200>)
 800e3aa:	881f      	ldrh	r7, [r3, #0]
 800e3ac:	1b3e      	subs	r6, r7, r4
 800e3ae:	b2b6      	uxth	r6, r6
    pbuf_remove_header(p, tcphdr_opt1len);
 800e3b0:	4621      	mov	r1, r4
 800e3b2:	4628      	mov	r0, r5
 800e3b4:	f7fd fd18 	bl	800bde8 <pbuf_remove_header>
    if (opt2len > p->next->len) {
 800e3b8:	6828      	ldr	r0, [r5, #0]
 800e3ba:	8943      	ldrh	r3, [r0, #10]
 800e3bc:	42b3      	cmp	r3, r6
 800e3be:	d3b6      	bcc.n	800e32e <tcp_input+0x16>
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800e3c0:	6842      	ldr	r2, [r0, #4]
 800e3c2:	4b56      	ldr	r3, [pc, #344]	; (800e51c <tcp_input+0x204>)
 800e3c4:	601a      	str	r2, [r3, #0]
    pbuf_remove_header(p->next, opt2len);
 800e3c6:	4631      	mov	r1, r6
 800e3c8:	f7fd fd0e 	bl	800bde8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800e3cc:	892b      	ldrh	r3, [r5, #8]
 800e3ce:	441c      	add	r4, r3
 800e3d0:	1be4      	subs	r4, r4, r7
 800e3d2:	812c      	strh	r4, [r5, #8]
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800e3d4:	896b      	ldrh	r3, [r5, #10]
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d14f      	bne.n	800e47a <tcp_input+0x162>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800e3da:	682b      	ldr	r3, [r5, #0]
 800e3dc:	892a      	ldrh	r2, [r5, #8]
 800e3de:	891b      	ldrh	r3, [r3, #8]
 800e3e0:	429a      	cmp	r2, r3
 800e3e2:	d00b      	beq.n	800e3fc <tcp_input+0xe4>
 800e3e4:	4b48      	ldr	r3, [pc, #288]	; (800e508 <tcp_input+0x1f0>)
 800e3e6:	22e0      	movs	r2, #224	; 0xe0
 800e3e8:	494e      	ldr	r1, [pc, #312]	; (800e524 <tcp_input+0x20c>)
 800e3ea:	4849      	ldr	r0, [pc, #292]	; (800e510 <tcp_input+0x1f8>)
 800e3ec:	f004 f9b0 	bl	8012750 <iprintf>
 800e3f0:	e004      	b.n	800e3fc <tcp_input+0xe4>
    tcphdr_opt1len = tcphdr_optlen;
 800e3f2:	4b4b      	ldr	r3, [pc, #300]	; (800e520 <tcp_input+0x208>)
 800e3f4:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800e3f6:	4628      	mov	r0, r5
 800e3f8:	f7fd fcf6 	bl	800bde8 <pbuf_remove_header>
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800e3fc:	4c41      	ldr	r4, [pc, #260]	; (800e504 <tcp_input+0x1ec>)
 800e3fe:	6826      	ldr	r6, [r4, #0]
 800e400:	8830      	ldrh	r0, [r6, #0]
 800e402:	f7fc ff23 	bl	800b24c <lwip_htons>
 800e406:	8030      	strh	r0, [r6, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800e408:	6826      	ldr	r6, [r4, #0]
 800e40a:	8870      	ldrh	r0, [r6, #2]
 800e40c:	f7fc ff1e 	bl	800b24c <lwip_htons>
 800e410:	8070      	strh	r0, [r6, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800e412:	6826      	ldr	r6, [r4, #0]
 800e414:	6870      	ldr	r0, [r6, #4]
 800e416:	f7fc ff1e 	bl	800b256 <lwip_htonl>
 800e41a:	6070      	str	r0, [r6, #4]
 800e41c:	4b42      	ldr	r3, [pc, #264]	; (800e528 <tcp_input+0x210>)
 800e41e:	6018      	str	r0, [r3, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800e420:	6826      	ldr	r6, [r4, #0]
 800e422:	68b0      	ldr	r0, [r6, #8]
 800e424:	f7fc ff17 	bl	800b256 <lwip_htonl>
 800e428:	60b0      	str	r0, [r6, #8]
 800e42a:	4b40      	ldr	r3, [pc, #256]	; (800e52c <tcp_input+0x214>)
 800e42c:	6018      	str	r0, [r3, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800e42e:	6826      	ldr	r6, [r4, #0]
 800e430:	89f0      	ldrh	r0, [r6, #14]
 800e432:	f7fc ff0b 	bl	800b24c <lwip_htons>
 800e436:	81f0      	strh	r0, [r6, #14]
  flags = TCPH_FLAGS(tcphdr);
 800e438:	6823      	ldr	r3, [r4, #0]
 800e43a:	8998      	ldrh	r0, [r3, #12]
 800e43c:	f7fc ff06 	bl	800b24c <lwip_htons>
 800e440:	f000 023f 	and.w	r2, r0, #63	; 0x3f
 800e444:	4b3a      	ldr	r3, [pc, #232]	; (800e530 <tcp_input+0x218>)
 800e446:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800e448:	892a      	ldrh	r2, [r5, #8]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800e44a:	f010 0f03 	tst.w	r0, #3
 800e44e:	d11b      	bne.n	800e488 <tcp_input+0x170>
  tcplen = p->tot_len;
 800e450:	4b38      	ldr	r3, [pc, #224]	; (800e534 <tcp_input+0x21c>)
 800e452:	801a      	strh	r2, [r3, #0]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e454:	4b38      	ldr	r3, [pc, #224]	; (800e538 <tcp_input+0x220>)
 800e456:	681c      	ldr	r4, [r3, #0]
 800e458:	2c00      	cmp	r4, #0
 800e45a:	f000 8563 	beq.w	800ef24 <tcp_input+0xc0c>
  prev = NULL;
 800e45e:	2600      	movs	r6, #0
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800e460:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 800e508 <tcp_input+0x1f0>
 800e464:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 800e54c <tcp_input+0x234>
 800e468:	4f29      	ldr	r7, [pc, #164]	; (800e510 <tcp_input+0x1f8>)
 800e46a:	e035      	b.n	800e4d8 <tcp_input+0x1c0>
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800e46c:	4b26      	ldr	r3, [pc, #152]	; (800e508 <tcp_input+0x1f0>)
 800e46e:	22c2      	movs	r2, #194	; 0xc2
 800e470:	4932      	ldr	r1, [pc, #200]	; (800e53c <tcp_input+0x224>)
 800e472:	4827      	ldr	r0, [pc, #156]	; (800e510 <tcp_input+0x1f8>)
 800e474:	f004 f96c 	bl	8012750 <iprintf>
 800e478:	e78f      	b.n	800e39a <tcp_input+0x82>
    LWIP_ASSERT("p->len == 0", p->len == 0);
 800e47a:	4b23      	ldr	r3, [pc, #140]	; (800e508 <tcp_input+0x1f0>)
 800e47c:	22df      	movs	r2, #223	; 0xdf
 800e47e:	4930      	ldr	r1, [pc, #192]	; (800e540 <tcp_input+0x228>)
 800e480:	4823      	ldr	r0, [pc, #140]	; (800e510 <tcp_input+0x1f8>)
 800e482:	f004 f965 	bl	8012750 <iprintf>
 800e486:	e7a8      	b.n	800e3da <tcp_input+0xc2>
    tcplen++;
 800e488:	1c53      	adds	r3, r2, #1
 800e48a:	b29b      	uxth	r3, r3
 800e48c:	4929      	ldr	r1, [pc, #164]	; (800e534 <tcp_input+0x21c>)
 800e48e:	800b      	strh	r3, [r1, #0]
    if (tcplen < p->tot_len) {
 800e490:	429a      	cmp	r2, r3
 800e492:	d9df      	bls.n	800e454 <tcp_input+0x13c>
 800e494:	e74b      	b.n	800e32e <tcp_input+0x16>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800e496:	4643      	mov	r3, r8
 800e498:	22fb      	movs	r2, #251	; 0xfb
 800e49a:	4649      	mov	r1, r9
 800e49c:	4638      	mov	r0, r7
 800e49e:	f004 f957 	bl	8012750 <iprintf>
 800e4a2:	e01c      	b.n	800e4de <tcp_input+0x1c6>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800e4a4:	4643      	mov	r3, r8
 800e4a6:	22fc      	movs	r2, #252	; 0xfc
 800e4a8:	4926      	ldr	r1, [pc, #152]	; (800e544 <tcp_input+0x22c>)
 800e4aa:	4638      	mov	r0, r7
 800e4ac:	f004 f950 	bl	8012750 <iprintf>
 800e4b0:	e018      	b.n	800e4e4 <tcp_input+0x1cc>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800e4b2:	4643      	mov	r3, r8
 800e4b4:	22fd      	movs	r2, #253	; 0xfd
 800e4b6:	4924      	ldr	r1, [pc, #144]	; (800e548 <tcp_input+0x230>)
 800e4b8:	4638      	mov	r0, r7
 800e4ba:	f004 f949 	bl	8012750 <iprintf>
 800e4be:	e014      	b.n	800e4ea <tcp_input+0x1d2>
    if (pcb->remote_port == tcphdr->src &&
 800e4c0:	4b10      	ldr	r3, [pc, #64]	; (800e504 <tcp_input+0x1ec>)
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	8b21      	ldrh	r1, [r4, #24]
 800e4c6:	881a      	ldrh	r2, [r3, #0]
 800e4c8:	4291      	cmp	r1, r2
 800e4ca:	d041      	beq.n	800e550 <tcp_input+0x238>
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e4cc:	68e3      	ldr	r3, [r4, #12]
 800e4ce:	4626      	mov	r6, r4
 800e4d0:	2b00      	cmp	r3, #0
 800e4d2:	f000 8527 	beq.w	800ef24 <tcp_input+0xc0c>
 800e4d6:	461c      	mov	r4, r3
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800e4d8:	7d23      	ldrb	r3, [r4, #20]
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d0db      	beq.n	800e496 <tcp_input+0x17e>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800e4de:	7d23      	ldrb	r3, [r4, #20]
 800e4e0:	2b0a      	cmp	r3, #10
 800e4e2:	d0df      	beq.n	800e4a4 <tcp_input+0x18c>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800e4e4:	7d23      	ldrb	r3, [r4, #20]
 800e4e6:	2b01      	cmp	r3, #1
 800e4e8:	d0e3      	beq.n	800e4b2 <tcp_input+0x19a>
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e4ea:	7a22      	ldrb	r2, [r4, #8]
 800e4ec:	2a00      	cmp	r2, #0
 800e4ee:	d0e7      	beq.n	800e4c0 <tcp_input+0x1a8>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e4f0:	4b08      	ldr	r3, [pc, #32]	; (800e514 <tcp_input+0x1fc>)
 800e4f2:	685b      	ldr	r3, [r3, #4]
 800e4f4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e4f8:	3301      	adds	r3, #1
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e4fa:	b2db      	uxtb	r3, r3
 800e4fc:	429a      	cmp	r2, r3
 800e4fe:	d0df      	beq.n	800e4c0 <tcp_input+0x1a8>
 800e500:	e7e4      	b.n	800e4cc <tcp_input+0x1b4>
 800e502:	bf00      	nop
 800e504:	2000e0f0 	.word	0x2000e0f0
 800e508:	080151a0 	.word	0x080151a0
 800e50c:	080153bc 	.word	0x080153bc
 800e510:	08013b24 	.word	0x08013b24
 800e514:	20012abc 	.word	0x20012abc
 800e518:	2000e0fc 	.word	0x2000e0fc
 800e51c:	2000e0f8 	.word	0x2000e0f8
 800e520:	2000e0f4 	.word	0x2000e0f4
 800e524:	080153f0 	.word	0x080153f0
 800e528:	2000e0e8 	.word	0x2000e0e8
 800e52c:	2000e0c4 	.word	0x2000e0c4
 800e530:	2000e0c8 	.word	0x2000e0c8
 800e534:	2000e0fe 	.word	0x2000e0fe
 800e538:	20018390 	.word	0x20018390
 800e53c:	080153d4 	.word	0x080153d4
 800e540:	080153e4 	.word	0x080153e4
 800e544:	08015438 	.word	0x08015438
 800e548:	08015464 	.word	0x08015464
 800e54c:	08015410 	.word	0x08015410
    if (pcb->remote_port == tcphdr->src &&
 800e550:	8ae2      	ldrh	r2, [r4, #22]
 800e552:	885b      	ldrh	r3, [r3, #2]
 800e554:	429a      	cmp	r2, r3
 800e556:	d1b9      	bne.n	800e4cc <tcp_input+0x1b4>
        pcb->local_port == tcphdr->dest &&
 800e558:	6862      	ldr	r2, [r4, #4]
 800e55a:	4b8f      	ldr	r3, [pc, #572]	; (800e798 <tcp_input+0x480>)
 800e55c:	691b      	ldr	r3, [r3, #16]
 800e55e:	429a      	cmp	r2, r3
 800e560:	d1b4      	bne.n	800e4cc <tcp_input+0x1b4>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e562:	6822      	ldr	r2, [r4, #0]
 800e564:	4b8c      	ldr	r3, [pc, #560]	; (800e798 <tcp_input+0x480>)
 800e566:	695b      	ldr	r3, [r3, #20]
 800e568:	429a      	cmp	r2, r3
 800e56a:	d1af      	bne.n	800e4cc <tcp_input+0x1b4>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800e56c:	68e3      	ldr	r3, [r4, #12]
 800e56e:	42a3      	cmp	r3, r4
 800e570:	d04d      	beq.n	800e60e <tcp_input+0x2f6>
      if (prev != NULL) {
 800e572:	b146      	cbz	r6, 800e586 <tcp_input+0x26e>
        prev->next = pcb->next;
 800e574:	68e3      	ldr	r3, [r4, #12]
 800e576:	60f3      	str	r3, [r6, #12]
        pcb->next = tcp_active_pcbs;
 800e578:	4b88      	ldr	r3, [pc, #544]	; (800e79c <tcp_input+0x484>)
 800e57a:	681a      	ldr	r2, [r3, #0]
 800e57c:	60e2      	str	r2, [r4, #12]
        tcp_active_pcbs = pcb;
 800e57e:	601c      	str	r4, [r3, #0]
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800e580:	68e3      	ldr	r3, [r4, #12]
 800e582:	42a3      	cmp	r3, r4
 800e584:	d04d      	beq.n	800e622 <tcp_input+0x30a>
    inseg.next = NULL;
 800e586:	4a86      	ldr	r2, [pc, #536]	; (800e7a0 <tcp_input+0x488>)
 800e588:	2300      	movs	r3, #0
 800e58a:	6013      	str	r3, [r2, #0]
    inseg.len = p->tot_len;
 800e58c:	8929      	ldrh	r1, [r5, #8]
 800e58e:	8111      	strh	r1, [r2, #8]
    inseg.p = p;
 800e590:	6055      	str	r5, [r2, #4]
    inseg.tcphdr = tcphdr;
 800e592:	4984      	ldr	r1, [pc, #528]	; (800e7a4 <tcp_input+0x48c>)
 800e594:	6809      	ldr	r1, [r1, #0]
 800e596:	60d1      	str	r1, [r2, #12]
    recv_data = NULL;
 800e598:	4a83      	ldr	r2, [pc, #524]	; (800e7a8 <tcp_input+0x490>)
 800e59a:	6013      	str	r3, [r2, #0]
    recv_flags = 0;
 800e59c:	4a83      	ldr	r2, [pc, #524]	; (800e7ac <tcp_input+0x494>)
 800e59e:	7013      	strb	r3, [r2, #0]
    recv_acked = 0;
 800e5a0:	4a83      	ldr	r2, [pc, #524]	; (800e7b0 <tcp_input+0x498>)
 800e5a2:	8013      	strh	r3, [r2, #0]
    if (flags & TCP_PSH) {
 800e5a4:	4b83      	ldr	r3, [pc, #524]	; (800e7b4 <tcp_input+0x49c>)
 800e5a6:	781b      	ldrb	r3, [r3, #0]
 800e5a8:	f013 0f08 	tst.w	r3, #8
 800e5ac:	f040 817c 	bne.w	800e8a8 <tcp_input+0x590>
    if (pcb->refused_data != NULL) {
 800e5b0:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800e5b2:	b16b      	cbz	r3, 800e5d0 <tcp_input+0x2b8>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e5b4:	4620      	mov	r0, r4
 800e5b6:	f7fe fd7f 	bl	800d0b8 <tcp_process_refused_data>
 800e5ba:	f110 0f0d 	cmn.w	r0, #13
 800e5be:	f000 8178 	beq.w	800e8b2 <tcp_input+0x59a>
 800e5c2:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800e5c4:	b123      	cbz	r3, 800e5d0 <tcp_input+0x2b8>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e5c6:	4b7c      	ldr	r3, [pc, #496]	; (800e7b8 <tcp_input+0x4a0>)
 800e5c8:	881b      	ldrh	r3, [r3, #0]
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	f040 8171 	bne.w	800e8b2 <tcp_input+0x59a>
    tcp_input_pcb = pcb;
 800e5d0:	4b7a      	ldr	r3, [pc, #488]	; (800e7bc <tcp_input+0x4a4>)
 800e5d2:	601c      	str	r4, [r3, #0]
  if (flags & TCP_RST) {
 800e5d4:	4b77      	ldr	r3, [pc, #476]	; (800e7b4 <tcp_input+0x49c>)
 800e5d6:	781b      	ldrb	r3, [r3, #0]
 800e5d8:	f013 0f04 	tst.w	r3, #4
 800e5dc:	f000 81aa 	beq.w	800e934 <tcp_input+0x61c>
    if (pcb->state == SYN_SENT) {
 800e5e0:	7d21      	ldrb	r1, [r4, #20]
 800e5e2:	2902      	cmp	r1, #2
 800e5e4:	f000 816b 	beq.w	800e8be <tcp_input+0x5a6>
      if (seqno == pcb->rcv_nxt) {
 800e5e8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800e5ea:	4b75      	ldr	r3, [pc, #468]	; (800e7c0 <tcp_input+0x4a8>)
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	429a      	cmp	r2, r3
 800e5f0:	f000 818e 	beq.w	800e910 <tcp_input+0x5f8>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800e5f4:	1a9b      	subs	r3, r3, r2
 800e5f6:	f100 8167 	bmi.w	800e8c8 <tcp_input+0x5b0>
 800e5fa:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800e5fc:	1a9b      	subs	r3, r3, r2
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	f300 8162 	bgt.w	800e8c8 <tcp_input+0x5b0>
        tcp_ack_now(pcb);
 800e604:	8b63      	ldrh	r3, [r4, #26]
 800e606:	f043 0302 	orr.w	r3, r3, #2
 800e60a:	8363      	strh	r3, [r4, #26]
    if (acceptable) {
 800e60c:	e15c      	b.n	800e8c8 <tcp_input+0x5b0>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800e60e:	4b6d      	ldr	r3, [pc, #436]	; (800e7c4 <tcp_input+0x4ac>)
 800e610:	f240 120d 	movw	r2, #269	; 0x10d
 800e614:	496c      	ldr	r1, [pc, #432]	; (800e7c8 <tcp_input+0x4b0>)
 800e616:	486d      	ldr	r0, [pc, #436]	; (800e7cc <tcp_input+0x4b4>)
 800e618:	f004 f89a 	bl	8012750 <iprintf>
      if (prev != NULL) {
 800e61c:	2e00      	cmp	r6, #0
 800e61e:	d1a9      	bne.n	800e574 <tcp_input+0x25c>
 800e620:	e7ae      	b.n	800e580 <tcp_input+0x268>
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800e622:	4b68      	ldr	r3, [pc, #416]	; (800e7c4 <tcp_input+0x4ac>)
 800e624:	f240 1215 	movw	r2, #277	; 0x115
 800e628:	4969      	ldr	r1, [pc, #420]	; (800e7d0 <tcp_input+0x4b8>)
 800e62a:	4868      	ldr	r0, [pc, #416]	; (800e7cc <tcp_input+0x4b4>)
 800e62c:	f004 f890 	bl	8012750 <iprintf>
 800e630:	e7a9      	b.n	800e586 <tcp_input+0x26e>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e632:	4643      	mov	r3, r8
 800e634:	f240 121f 	movw	r2, #287	; 0x11f
 800e638:	4639      	mov	r1, r7
 800e63a:	4630      	mov	r0, r6
 800e63c:	f004 f888 	bl	8012750 <iprintf>
 800e640:	e00b      	b.n	800e65a <tcp_input+0x342>
      if (pcb->remote_port == tcphdr->src &&
 800e642:	4b58      	ldr	r3, [pc, #352]	; (800e7a4 <tcp_input+0x48c>)
 800e644:	681b      	ldr	r3, [r3, #0]
 800e646:	8819      	ldrh	r1, [r3, #0]
 800e648:	8b22      	ldrh	r2, [r4, #24]
 800e64a:	428a      	cmp	r2, r1
 800e64c:	d011      	beq.n	800e672 <tcp_input+0x35a>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e64e:	68e4      	ldr	r4, [r4, #12]
 800e650:	2c00      	cmp	r4, #0
 800e652:	d051      	beq.n	800e6f8 <tcp_input+0x3e0>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e654:	7d23      	ldrb	r3, [r4, #20]
 800e656:	2b0a      	cmp	r3, #10
 800e658:	d1eb      	bne.n	800e632 <tcp_input+0x31a>
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e65a:	7a22      	ldrb	r2, [r4, #8]
 800e65c:	2a00      	cmp	r2, #0
 800e65e:	d0f0      	beq.n	800e642 <tcp_input+0x32a>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e660:	4b4d      	ldr	r3, [pc, #308]	; (800e798 <tcp_input+0x480>)
 800e662:	685b      	ldr	r3, [r3, #4]
 800e664:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800e668:	3301      	adds	r3, #1
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e66a:	b2db      	uxtb	r3, r3
 800e66c:	429a      	cmp	r2, r3
 800e66e:	d0e8      	beq.n	800e642 <tcp_input+0x32a>
 800e670:	e7ed      	b.n	800e64e <tcp_input+0x336>
          pcb->local_port == tcphdr->dest &&
 800e672:	8858      	ldrh	r0, [r3, #2]
      if (pcb->remote_port == tcphdr->src &&
 800e674:	8ae3      	ldrh	r3, [r4, #22]
 800e676:	4283      	cmp	r3, r0
 800e678:	d1e9      	bne.n	800e64e <tcp_input+0x336>
          pcb->local_port == tcphdr->dest &&
 800e67a:	6862      	ldr	r2, [r4, #4]
 800e67c:	4b46      	ldr	r3, [pc, #280]	; (800e798 <tcp_input+0x480>)
 800e67e:	691b      	ldr	r3, [r3, #16]
 800e680:	429a      	cmp	r2, r3
 800e682:	d1e4      	bne.n	800e64e <tcp_input+0x336>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e684:	6822      	ldr	r2, [r4, #0]
 800e686:	4b44      	ldr	r3, [pc, #272]	; (800e798 <tcp_input+0x480>)
 800e688:	695b      	ldr	r3, [r3, #20]
 800e68a:	429a      	cmp	r2, r3
 800e68c:	d1df      	bne.n	800e64e <tcp_input+0x336>
  if (flags & TCP_RST) {
 800e68e:	4b49      	ldr	r3, [pc, #292]	; (800e7b4 <tcp_input+0x49c>)
 800e690:	781b      	ldrb	r3, [r3, #0]
 800e692:	f013 0f04 	tst.w	r3, #4
 800e696:	d10e      	bne.n	800e6b6 <tcp_input+0x39e>
  if (flags & TCP_SYN) {
 800e698:	f013 0f02 	tst.w	r3, #2
 800e69c:	d01d      	beq.n	800e6da <tcp_input+0x3c2>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800e69e:	4b48      	ldr	r3, [pc, #288]	; (800e7c0 <tcp_input+0x4a8>)
 800e6a0:	681a      	ldr	r2, [r3, #0]
 800e6a2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e6a4:	1ad3      	subs	r3, r2, r3
 800e6a6:	d403      	bmi.n	800e6b0 <tcp_input+0x398>
 800e6a8:	8d26      	ldrh	r6, [r4, #40]	; 0x28
 800e6aa:	1b9b      	subs	r3, r3, r6
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	dd06      	ble.n	800e6be <tcp_input+0x3a6>
  if ((tcplen > 0)) {
 800e6b0:	4b41      	ldr	r3, [pc, #260]	; (800e7b8 <tcp_input+0x4a0>)
 800e6b2:	881b      	ldrh	r3, [r3, #0]
 800e6b4:	b9c3      	cbnz	r3, 800e6e8 <tcp_input+0x3d0>
        pbuf_free(p);
 800e6b6:	4628      	mov	r0, r5
 800e6b8:	f7fd fbd6 	bl	800be68 <pbuf_free>
        return;
 800e6bc:	e63a      	b.n	800e334 <tcp_input+0x1c>
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e6be:	4b45      	ldr	r3, [pc, #276]	; (800e7d4 <tcp_input+0x4bc>)
 800e6c0:	4e3d      	ldr	r6, [pc, #244]	; (800e7b8 <tcp_input+0x4a0>)
 800e6c2:	8836      	ldrh	r6, [r6, #0]
 800e6c4:	9102      	str	r1, [sp, #8]
 800e6c6:	9001      	str	r0, [sp, #4]
 800e6c8:	1f19      	subs	r1, r3, #4
 800e6ca:	9100      	str	r1, [sp, #0]
 800e6cc:	4432      	add	r2, r6
 800e6ce:	4942      	ldr	r1, [pc, #264]	; (800e7d8 <tcp_input+0x4c0>)
 800e6d0:	6809      	ldr	r1, [r1, #0]
 800e6d2:	4620      	mov	r0, r4
 800e6d4:	f001 fbba 	bl	800fe4c <tcp_rst>
      return;
 800e6d8:	e7ed      	b.n	800e6b6 <tcp_input+0x39e>
  } else if (flags & TCP_FIN) {
 800e6da:	f013 0f01 	tst.w	r3, #1
 800e6de:	d0e7      	beq.n	800e6b0 <tcp_input+0x398>
    pcb->tmr = tcp_ticks;
 800e6e0:	4b3e      	ldr	r3, [pc, #248]	; (800e7dc <tcp_input+0x4c4>)
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	6223      	str	r3, [r4, #32]
 800e6e6:	e7e3      	b.n	800e6b0 <tcp_input+0x398>
    tcp_ack_now(pcb);
 800e6e8:	8b63      	ldrh	r3, [r4, #26]
 800e6ea:	f043 0302 	orr.w	r3, r3, #2
 800e6ee:	8363      	strh	r3, [r4, #26]
    tcp_output(pcb);
 800e6f0:	4620      	mov	r0, r4
 800e6f2:	f001 fc2d 	bl	800ff50 <tcp_output>
 800e6f6:	e7de      	b.n	800e6b6 <tcp_input+0x39e>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e6f8:	4b39      	ldr	r3, [pc, #228]	; (800e7e0 <tcp_input+0x4c8>)
 800e6fa:	f8d3 c000 	ldr.w	ip, [r3]
 800e6fe:	f1bc 0f00 	cmp.w	ip, #0
 800e702:	f000 8402 	beq.w	800ef0a <tcp_input+0xbf2>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e706:	4b24      	ldr	r3, [pc, #144]	; (800e798 <tcp_input+0x480>)
 800e708:	685e      	ldr	r6, [r3, #4]
      if (lpcb->local_port == tcphdr->dest) {
 800e70a:	4a26      	ldr	r2, [pc, #152]	; (800e7a4 <tcp_input+0x48c>)
 800e70c:	6810      	ldr	r0, [r2, #0]
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e70e:	695f      	ldr	r7, [r3, #20]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e710:	4664      	mov	r4, ip
    prev = NULL;
 800e712:	2100      	movs	r1, #0
 800e714:	e009      	b.n	800e72a <tcp_input+0x412>
      if (lpcb->local_port == tcphdr->dest) {
 800e716:	8ae2      	ldrh	r2, [r4, #22]
 800e718:	8843      	ldrh	r3, [r0, #2]
 800e71a:	429a      	cmp	r2, r3
 800e71c:	d00f      	beq.n	800e73e <tcp_input+0x426>
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e71e:	68e3      	ldr	r3, [r4, #12]
 800e720:	4621      	mov	r1, r4
 800e722:	2b00      	cmp	r3, #0
 800e724:	f000 83f1 	beq.w	800ef0a <tcp_input+0xbf2>
 800e728:	461c      	mov	r4, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e72a:	7a22      	ldrb	r2, [r4, #8]
 800e72c:	2a00      	cmp	r2, #0
 800e72e:	d0f2      	beq.n	800e716 <tcp_input+0x3fe>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e730:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
 800e734:	3301      	adds	r3, #1
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e736:	b2db      	uxtb	r3, r3
 800e738:	429a      	cmp	r2, r3
 800e73a:	d0ec      	beq.n	800e716 <tcp_input+0x3fe>
 800e73c:	e7ef      	b.n	800e71e <tcp_input+0x406>
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e73e:	6823      	ldr	r3, [r4, #0]
 800e740:	42bb      	cmp	r3, r7
 800e742:	d001      	beq.n	800e748 <tcp_input+0x430>
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800e744:	2b00      	cmp	r3, #0
 800e746:	d1ea      	bne.n	800e71e <tcp_input+0x406>
      if (prev != NULL) {
 800e748:	b129      	cbz	r1, 800e756 <tcp_input+0x43e>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e74a:	68e3      	ldr	r3, [r4, #12]
 800e74c:	60cb      	str	r3, [r1, #12]
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800e74e:	f8c4 c00c 	str.w	ip, [r4, #12]
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e752:	4b23      	ldr	r3, [pc, #140]	; (800e7e0 <tcp_input+0x4c8>)
 800e754:	601c      	str	r4, [r3, #0]
  if (flags & TCP_RST) {
 800e756:	4b17      	ldr	r3, [pc, #92]	; (800e7b4 <tcp_input+0x49c>)
 800e758:	781b      	ldrb	r3, [r3, #0]
 800e75a:	f013 0f04 	tst.w	r3, #4
 800e75e:	d105      	bne.n	800e76c <tcp_input+0x454>
  if (flags & TCP_ACK) {
 800e760:	f013 0f10 	tst.w	r3, #16
 800e764:	d106      	bne.n	800e774 <tcp_input+0x45c>
  } else if (flags & TCP_SYN) {
 800e766:	f013 0f02 	tst.w	r3, #2
 800e76a:	d13b      	bne.n	800e7e4 <tcp_input+0x4cc>
      pbuf_free(p);
 800e76c:	4628      	mov	r0, r5
 800e76e:	f7fd fb7b 	bl	800be68 <pbuf_free>
      return;
 800e772:	e5df      	b.n	800e334 <tcp_input+0x1c>
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e774:	4b17      	ldr	r3, [pc, #92]	; (800e7d4 <tcp_input+0x4bc>)
 800e776:	4a10      	ldr	r2, [pc, #64]	; (800e7b8 <tcp_input+0x4a0>)
 800e778:	8811      	ldrh	r1, [r2, #0]
 800e77a:	4a11      	ldr	r2, [pc, #68]	; (800e7c0 <tcp_input+0x4a8>)
 800e77c:	6812      	ldr	r2, [r2, #0]
 800e77e:	8806      	ldrh	r6, [r0, #0]
 800e780:	9602      	str	r6, [sp, #8]
 800e782:	8840      	ldrh	r0, [r0, #2]
 800e784:	9001      	str	r0, [sp, #4]
 800e786:	1f18      	subs	r0, r3, #4
 800e788:	9000      	str	r0, [sp, #0]
 800e78a:	440a      	add	r2, r1
 800e78c:	4912      	ldr	r1, [pc, #72]	; (800e7d8 <tcp_input+0x4c0>)
 800e78e:	6809      	ldr	r1, [r1, #0]
 800e790:	4620      	mov	r0, r4
 800e792:	f001 fb5b 	bl	800fe4c <tcp_rst>
 800e796:	e7e9      	b.n	800e76c <tcp_input+0x454>
 800e798:	20012abc 	.word	0x20012abc
 800e79c:	20018390 	.word	0x20018390
 800e7a0:	2000e0cc 	.word	0x2000e0cc
 800e7a4:	2000e0f0 	.word	0x2000e0f0
 800e7a8:	2000e0e0 	.word	0x2000e0e0
 800e7ac:	2000e0e4 	.word	0x2000e0e4
 800e7b0:	2000e0dc 	.word	0x2000e0dc
 800e7b4:	2000e0c8 	.word	0x2000e0c8
 800e7b8:	2000e0fe 	.word	0x2000e0fe
 800e7bc:	200183a4 	.word	0x200183a4
 800e7c0:	2000e0e8 	.word	0x2000e0e8
 800e7c4:	080151a0 	.word	0x080151a0
 800e7c8:	0801548c 	.word	0x0801548c
 800e7cc:	08013b24 	.word	0x08013b24
 800e7d0:	080154b8 	.word	0x080154b8
 800e7d4:	20012ad0 	.word	0x20012ad0
 800e7d8:	2000e0c4 	.word	0x2000e0c4
 800e7dc:	20018394 	.word	0x20018394
 800e7e0:	20018398 	.word	0x20018398
    npcb = tcp_alloc(pcb->prio);
 800e7e4:	7d60      	ldrb	r0, [r4, #21]
 800e7e6:	f7fe fab1 	bl	800cd4c <tcp_alloc>
    if (npcb == NULL) {
 800e7ea:	4606      	mov	r6, r0
 800e7ec:	2800      	cmp	r0, #0
 800e7ee:	d04c      	beq.n	800e88a <tcp_input+0x572>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800e7f0:	4ba9      	ldr	r3, [pc, #676]	; (800ea98 <tcp_input+0x780>)
 800e7f2:	695a      	ldr	r2, [r3, #20]
 800e7f4:	6002      	str	r2, [r0, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800e7f6:	691b      	ldr	r3, [r3, #16]
 800e7f8:	6043      	str	r3, [r0, #4]
    npcb->local_port = pcb->local_port;
 800e7fa:	8ae3      	ldrh	r3, [r4, #22]
 800e7fc:	82c3      	strh	r3, [r0, #22]
    npcb->remote_port = tcphdr->src;
 800e7fe:	4fa7      	ldr	r7, [pc, #668]	; (800ea9c <tcp_input+0x784>)
 800e800:	683b      	ldr	r3, [r7, #0]
 800e802:	881b      	ldrh	r3, [r3, #0]
 800e804:	8303      	strh	r3, [r0, #24]
    npcb->state = SYN_RCVD;
 800e806:	2303      	movs	r3, #3
 800e808:	7503      	strb	r3, [r0, #20]
    npcb->rcv_nxt = seqno + 1;
 800e80a:	f8df 82cc 	ldr.w	r8, [pc, #716]	; 800ead8 <tcp_input+0x7c0>
 800e80e:	f8d8 3000 	ldr.w	r3, [r8]
 800e812:	3301      	adds	r3, #1
 800e814:	6243      	str	r3, [r0, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800e816:	62c3      	str	r3, [r0, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 800e818:	f7fe f896 	bl	800c948 <tcp_next_iss>
    npcb->snd_wl2 = iss;
 800e81c:	65b0      	str	r0, [r6, #88]	; 0x58
    npcb->snd_nxt = iss;
 800e81e:	6530      	str	r0, [r6, #80]	; 0x50
    npcb->lastack = iss;
 800e820:	6470      	str	r0, [r6, #68]	; 0x44
    npcb->snd_lbb = iss;
 800e822:	65f0      	str	r0, [r6, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800e824:	f8d8 3000 	ldr.w	r3, [r8]
 800e828:	3b01      	subs	r3, #1
 800e82a:	6573      	str	r3, [r6, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 800e82c:	6923      	ldr	r3, [r4, #16]
 800e82e:	6133      	str	r3, [r6, #16]
    npcb->listener = pcb;
 800e830:	67f4      	str	r4, [r6, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800e832:	7a63      	ldrb	r3, [r4, #9]
 800e834:	f003 030c 	and.w	r3, r3, #12
 800e838:	7273      	strb	r3, [r6, #9]
    npcb->netif_idx = pcb->netif_idx;
 800e83a:	7a23      	ldrb	r3, [r4, #8]
 800e83c:	7233      	strb	r3, [r6, #8]
    TCP_REG_ACTIVE(npcb);
 800e83e:	4b98      	ldr	r3, [pc, #608]	; (800eaa0 <tcp_input+0x788>)
 800e840:	681a      	ldr	r2, [r3, #0]
 800e842:	60f2      	str	r2, [r6, #12]
 800e844:	601e      	str	r6, [r3, #0]
 800e846:	f001 fe8d 	bl	8010564 <tcp_timer_needed>
 800e84a:	4b96      	ldr	r3, [pc, #600]	; (800eaa4 <tcp_input+0x78c>)
 800e84c:	2201      	movs	r2, #1
 800e84e:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800e850:	4630      	mov	r0, r6
 800e852:	f7fe ff97 	bl	800d784 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800e856:	683b      	ldr	r3, [r7, #0]
 800e858:	89db      	ldrh	r3, [r3, #14]
 800e85a:	f8a6 3060 	strh.w	r3, [r6, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800e85e:	f8a6 3062 	strh.w	r3, [r6, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800e862:	8e77      	ldrh	r7, [r6, #50]	; 0x32
 800e864:	1d34      	adds	r4, r6, #4
 800e866:	4620      	mov	r0, r4
 800e868:	f002 fe40 	bl	80114ec <ip4_route>
 800e86c:	4601      	mov	r1, r0
 800e86e:	4622      	mov	r2, r4
 800e870:	4638      	mov	r0, r7
 800e872:	f7fe f885 	bl	800c980 <tcp_eff_send_mss_netif>
 800e876:	8670      	strh	r0, [r6, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800e878:	2112      	movs	r1, #18
 800e87a:	4630      	mov	r0, r6
 800e87c:	f001 f938 	bl	800faf0 <tcp_enqueue_flags>
    if (rc != ERR_OK) {
 800e880:	b968      	cbnz	r0, 800e89e <tcp_input+0x586>
    tcp_output(npcb);
 800e882:	4630      	mov	r0, r6
 800e884:	f001 fb64 	bl	800ff50 <tcp_output>
 800e888:	e770      	b.n	800e76c <tcp_input+0x454>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800e88a:	69a3      	ldr	r3, [r4, #24]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	f43f af6d 	beq.w	800e76c <tcp_input+0x454>
 800e892:	f04f 32ff 	mov.w	r2, #4294967295
 800e896:	2100      	movs	r1, #0
 800e898:	6920      	ldr	r0, [r4, #16]
 800e89a:	4798      	blx	r3
 800e89c:	e766      	b.n	800e76c <tcp_input+0x454>
      tcp_abandon(npcb, 0);
 800e89e:	2100      	movs	r1, #0
 800e8a0:	4630      	mov	r0, r6
 800e8a2:	f7fe f931 	bl	800cb08 <tcp_abandon>
      return;
 800e8a6:	e761      	b.n	800e76c <tcp_input+0x454>
      p->flags |= PBUF_FLAG_PUSH;
 800e8a8:	7b6b      	ldrb	r3, [r5, #13]
 800e8aa:	f043 0301 	orr.w	r3, r3, #1
 800e8ae:	736b      	strb	r3, [r5, #13]
 800e8b0:	e67e      	b.n	800e5b0 <tcp_input+0x298>
        if (pcb->rcv_ann_wnd == 0) {
 800e8b2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800e8b4:	b9e3      	cbnz	r3, 800e8f0 <tcp_input+0x5d8>
          tcp_send_empty_ack(pcb);
 800e8b6:	4620      	mov	r0, r4
 800e8b8:	f001 fb10 	bl	800fedc <tcp_send_empty_ack>
 800e8bc:	e018      	b.n	800e8f0 <tcp_input+0x5d8>
      if (ackno == pcb->snd_nxt) {
 800e8be:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800e8c0:	4b79      	ldr	r3, [pc, #484]	; (800eaa8 <tcp_input+0x790>)
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	429a      	cmp	r2, r3
 800e8c6:	d02b      	beq.n	800e920 <tcp_input+0x608>
      if (recv_flags & TF_RESET) {
 800e8c8:	4b78      	ldr	r3, [pc, #480]	; (800eaac <tcp_input+0x794>)
 800e8ca:	781b      	ldrb	r3, [r3, #0]
 800e8cc:	f013 0f08 	tst.w	r3, #8
 800e8d0:	f000 8295 	beq.w	800edfe <tcp_input+0xae6>
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800e8d4:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800e8d8:	b11b      	cbz	r3, 800e8e2 <tcp_input+0x5ca>
 800e8da:	f06f 010d 	mvn.w	r1, #13
 800e8de:	6920      	ldr	r0, [r4, #16]
 800e8e0:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e8e2:	4621      	mov	r1, r4
 800e8e4:	486e      	ldr	r0, [pc, #440]	; (800eaa0 <tcp_input+0x788>)
 800e8e6:	f7fe f8a7 	bl	800ca38 <tcp_pcb_remove>
        tcp_free(pcb);
 800e8ea:	4620      	mov	r0, r4
 800e8ec:	f7fd fe22 	bl	800c534 <tcp_free>
    tcp_input_pcb = NULL;
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	4a6f      	ldr	r2, [pc, #444]	; (800eab0 <tcp_input+0x798>)
 800e8f4:	6013      	str	r3, [r2, #0]
    recv_data = NULL;
 800e8f6:	4a6f      	ldr	r2, [pc, #444]	; (800eab4 <tcp_input+0x79c>)
 800e8f8:	6013      	str	r3, [r2, #0]
    if (inseg.p != NULL) {
 800e8fa:	4b6f      	ldr	r3, [pc, #444]	; (800eab8 <tcp_input+0x7a0>)
 800e8fc:	6858      	ldr	r0, [r3, #4]
 800e8fe:	2800      	cmp	r0, #0
 800e900:	f43f ad18 	beq.w	800e334 <tcp_input+0x1c>
      pbuf_free(inseg.p);
 800e904:	f7fd fab0 	bl	800be68 <pbuf_free>
      inseg.p = NULL;
 800e908:	4b6b      	ldr	r3, [pc, #428]	; (800eab8 <tcp_input+0x7a0>)
 800e90a:	2200      	movs	r2, #0
 800e90c:	605a      	str	r2, [r3, #4]
 800e90e:	e511      	b.n	800e334 <tcp_input+0x1c>
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800e910:	b931      	cbnz	r1, 800e920 <tcp_input+0x608>
 800e912:	4b6a      	ldr	r3, [pc, #424]	; (800eabc <tcp_input+0x7a4>)
 800e914:	f44f 724e 	mov.w	r2, #824	; 0x338
 800e918:	4969      	ldr	r1, [pc, #420]	; (800eac0 <tcp_input+0x7a8>)
 800e91a:	486a      	ldr	r0, [pc, #424]	; (800eac4 <tcp_input+0x7ac>)
 800e91c:	f003 ff18 	bl	8012750 <iprintf>
      recv_flags |= TF_RESET;
 800e920:	4a62      	ldr	r2, [pc, #392]	; (800eaac <tcp_input+0x794>)
 800e922:	7813      	ldrb	r3, [r2, #0]
 800e924:	f043 0308 	orr.w	r3, r3, #8
 800e928:	7013      	strb	r3, [r2, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800e92a:	8b63      	ldrh	r3, [r4, #26]
 800e92c:	f023 0301 	bic.w	r3, r3, #1
 800e930:	8363      	strh	r3, [r4, #26]
      return ERR_RST;
 800e932:	e7c9      	b.n	800e8c8 <tcp_input+0x5b0>
  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800e934:	f013 0f02 	tst.w	r3, #2
 800e938:	d004      	beq.n	800e944 <tcp_input+0x62c>
 800e93a:	7d23      	ldrb	r3, [r4, #20]
 800e93c:	3b02      	subs	r3, #2
 800e93e:	b2db      	uxtb	r3, r3
 800e940:	2b01      	cmp	r3, #1
 800e942:	d81c      	bhi.n	800e97e <tcp_input+0x666>
  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800e944:	8b63      	ldrh	r3, [r4, #26]
 800e946:	f013 0f10 	tst.w	r3, #16
 800e94a:	d102      	bne.n	800e952 <tcp_input+0x63a>
    pcb->tmr = tcp_ticks;
 800e94c:	4b5e      	ldr	r3, [pc, #376]	; (800eac8 <tcp_input+0x7b0>)
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	6223      	str	r3, [r4, #32]
  pcb->keep_cnt_sent = 0;
 800e952:	2300      	movs	r3, #0
 800e954:	f884 309b 	strb.w	r3, [r4, #155]	; 0x9b
  pcb->persist_probe = 0;
 800e958:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
  tcp_parseopt(pcb);
 800e95c:	4620      	mov	r0, r4
 800e95e:	f7fe ff11 	bl	800d784 <tcp_parseopt>
  switch (pcb->state) {
 800e962:	7d23      	ldrb	r3, [r4, #20]
 800e964:	3b02      	subs	r3, #2
 800e966:	2b07      	cmp	r3, #7
 800e968:	d8ae      	bhi.n	800e8c8 <tcp_input+0x5b0>
 800e96a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e96e:	000d      	.short	0x000d
 800e970:	014f00d0 	.word	0x014f00d0
 800e974:	01b1015f 	.word	0x01b1015f
 800e978:	01dd014f 	.word	0x01dd014f
 800e97c:	022f      	.short	0x022f
    tcp_ack_now(pcb);
 800e97e:	8b63      	ldrh	r3, [r4, #26]
 800e980:	f043 0302 	orr.w	r3, r3, #2
 800e984:	8363      	strh	r3, [r4, #26]
    return ERR_OK;
 800e986:	e79f      	b.n	800e8c8 <tcp_input+0x5b0>
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800e988:	4b50      	ldr	r3, [pc, #320]	; (800eacc <tcp_input+0x7b4>)
 800e98a:	781a      	ldrb	r2, [r3, #0]
 800e98c:	f002 0312 	and.w	r3, r2, #18
 800e990:	2b12      	cmp	r3, #18
 800e992:	d020      	beq.n	800e9d6 <tcp_input+0x6be>
      else if (flags & TCP_ACK) {
 800e994:	f012 0f10 	tst.w	r2, #16
 800e998:	d096      	beq.n	800e8c8 <tcp_input+0x5b0>
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800e99a:	4b40      	ldr	r3, [pc, #256]	; (800ea9c <tcp_input+0x784>)
 800e99c:	6819      	ldr	r1, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800e99e:	4b4c      	ldr	r3, [pc, #304]	; (800ead0 <tcp_input+0x7b8>)
 800e9a0:	4a4c      	ldr	r2, [pc, #304]	; (800ead4 <tcp_input+0x7bc>)
 800e9a2:	8810      	ldrh	r0, [r2, #0]
 800e9a4:	4a4c      	ldr	r2, [pc, #304]	; (800ead8 <tcp_input+0x7c0>)
 800e9a6:	6812      	ldr	r2, [r2, #0]
 800e9a8:	880d      	ldrh	r5, [r1, #0]
 800e9aa:	9502      	str	r5, [sp, #8]
 800e9ac:	8849      	ldrh	r1, [r1, #2]
 800e9ae:	9101      	str	r1, [sp, #4]
 800e9b0:	1f19      	subs	r1, r3, #4
 800e9b2:	9100      	str	r1, [sp, #0]
 800e9b4:	4402      	add	r2, r0
 800e9b6:	493c      	ldr	r1, [pc, #240]	; (800eaa8 <tcp_input+0x790>)
 800e9b8:	6809      	ldr	r1, [r1, #0]
 800e9ba:	4620      	mov	r0, r4
 800e9bc:	f001 fa46 	bl	800fe4c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800e9c0:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 800e9c4:	2b05      	cmp	r3, #5
 800e9c6:	f63f af7f 	bhi.w	800e8c8 <tcp_input+0x5b0>
          pcb->rtime = 0;
 800e9ca:	2300      	movs	r3, #0
 800e9cc:	8623      	strh	r3, [r4, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 800e9ce:	4620      	mov	r0, r4
 800e9d0:	f001 fca6 	bl	8010320 <tcp_rexmit_rto>
 800e9d4:	e778      	b.n	800e8c8 <tcp_input+0x5b0>
          && (ackno == pcb->lastack + 1)) {
 800e9d6:	4b34      	ldr	r3, [pc, #208]	; (800eaa8 <tcp_input+0x790>)
 800e9d8:	6819      	ldr	r1, [r3, #0]
 800e9da:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800e9dc:	3301      	adds	r3, #1
 800e9de:	428b      	cmp	r3, r1
 800e9e0:	d1d8      	bne.n	800e994 <tcp_input+0x67c>
        pcb->rcv_nxt = seqno + 1;
 800e9e2:	4b3d      	ldr	r3, [pc, #244]	; (800ead8 <tcp_input+0x7c0>)
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	1c5a      	adds	r2, r3, #1
 800e9e8:	6262      	str	r2, [r4, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800e9ea:	62e2      	str	r2, [r4, #44]	; 0x2c
        pcb->lastack = ackno;
 800e9ec:	6461      	str	r1, [r4, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800e9ee:	4a2b      	ldr	r2, [pc, #172]	; (800ea9c <tcp_input+0x784>)
 800e9f0:	6812      	ldr	r2, [r2, #0]
 800e9f2:	89d2      	ldrh	r2, [r2, #14]
 800e9f4:	f8a4 2060 	strh.w	r2, [r4, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800e9f8:	f8a4 2062 	strh.w	r2, [r4, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800e9fc:	3b01      	subs	r3, #1
 800e9fe:	6563      	str	r3, [r4, #84]	; 0x54
        pcb->state = ESTABLISHED;
 800ea00:	2304      	movs	r3, #4
 800ea02:	7523      	strb	r3, [r4, #20]
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800ea04:	8e66      	ldrh	r6, [r4, #50]	; 0x32
 800ea06:	18e5      	adds	r5, r4, r3
 800ea08:	4628      	mov	r0, r5
 800ea0a:	f002 fd6f 	bl	80114ec <ip4_route>
 800ea0e:	4601      	mov	r1, r0
 800ea10:	462a      	mov	r2, r5
 800ea12:	4630      	mov	r0, r6
 800ea14:	f7fd ffb4 	bl	800c980 <tcp_eff_send_mss_netif>
 800ea18:	8660      	strh	r0, [r4, #50]	; 0x32
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800ea1a:	0041      	lsls	r1, r0, #1
 800ea1c:	f241 121c 	movw	r2, #4380	; 0x111c
 800ea20:	428a      	cmp	r2, r1
 800ea22:	bf38      	it	cc
 800ea24:	460a      	movcc	r2, r1
 800ea26:	ebb2 0f80 	cmp.w	r2, r0, lsl #2
 800ea2a:	d92b      	bls.n	800ea84 <tcp_input+0x76c>
 800ea2c:	0083      	lsls	r3, r0, #2
 800ea2e:	b29b      	uxth	r3, r3
 800ea30:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800ea34:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d04f      	beq.n	800eadc <tcp_input+0x7c4>
        --pcb->snd_queuelen;
 800ea3c:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 800ea40:	3b01      	subs	r3, #1
 800ea42:	f8a4 3066 	strh.w	r3, [r4, #102]	; 0x66
        rseg = pcb->unacked;
 800ea46:	6f25      	ldr	r5, [r4, #112]	; 0x70
        if (rseg == NULL) {
 800ea48:	2d00      	cmp	r5, #0
 800ea4a:	d04f      	beq.n	800eaec <tcp_input+0x7d4>
          pcb->unacked = rseg->next;
 800ea4c:	682b      	ldr	r3, [r5, #0]
 800ea4e:	6723      	str	r3, [r4, #112]	; 0x70
        tcp_seg_free(rseg);
 800ea50:	4628      	mov	r0, r5
 800ea52:	f7fd fec1 	bl	800c7d8 <tcp_seg_free>
        if (pcb->unacked == NULL) {
 800ea56:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d054      	beq.n	800eb06 <tcp_input+0x7ee>
          pcb->rtime = 0;
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	8623      	strh	r3, [r4, #48]	; 0x30
          pcb->nrtx = 0;
 800ea60:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800ea64:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800ea68:	b13b      	cbz	r3, 800ea7a <tcp_input+0x762>
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	4621      	mov	r1, r4
 800ea6e:	6920      	ldr	r0, [r4, #16]
 800ea70:	4798      	blx	r3
        if (err == ERR_ABRT) {
 800ea72:	f110 0f0d 	cmn.w	r0, #13
 800ea76:	f43f af3b 	beq.w	800e8f0 <tcp_input+0x5d8>
        tcp_ack_now(pcb);
 800ea7a:	8b63      	ldrh	r3, [r4, #26]
 800ea7c:	f043 0302 	orr.w	r3, r3, #2
 800ea80:	8363      	strh	r3, [r4, #26]
 800ea82:	e721      	b.n	800e8c8 <tcp_input+0x5b0>
        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800ea84:	f241 121c 	movw	r2, #4380	; 0x111c
 800ea88:	4291      	cmp	r1, r2
 800ea8a:	d902      	bls.n	800ea92 <tcp_input+0x77a>
 800ea8c:	0043      	lsls	r3, r0, #1
 800ea8e:	b29b      	uxth	r3, r3
 800ea90:	e7ce      	b.n	800ea30 <tcp_input+0x718>
 800ea92:	f241 131c 	movw	r3, #4380	; 0x111c
 800ea96:	e7cb      	b.n	800ea30 <tcp_input+0x718>
 800ea98:	20012abc 	.word	0x20012abc
 800ea9c:	2000e0f0 	.word	0x2000e0f0
 800eaa0:	20018390 	.word	0x20018390
 800eaa4:	2001838c 	.word	0x2001838c
 800eaa8:	2000e0c4 	.word	0x2000e0c4
 800eaac:	2000e0e4 	.word	0x2000e0e4
 800eab0:	200183a4 	.word	0x200183a4
 800eab4:	2000e0e0 	.word	0x2000e0e0
 800eab8:	2000e0cc 	.word	0x2000e0cc
 800eabc:	080151a0 	.word	0x080151a0
 800eac0:	08015514 	.word	0x08015514
 800eac4:	08013b24 	.word	0x08013b24
 800eac8:	20018394 	.word	0x20018394
 800eacc:	2000e0c8 	.word	0x2000e0c8
 800ead0:	20012ad0 	.word	0x20012ad0
 800ead4:	2000e0fe 	.word	0x2000e0fe
 800ead8:	2000e0e8 	.word	0x2000e0e8
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800eadc:	4ba4      	ldr	r3, [pc, #656]	; (800ed70 <tcp_input+0xa58>)
 800eade:	f44f 725b 	mov.w	r2, #876	; 0x36c
 800eae2:	49a4      	ldr	r1, [pc, #656]	; (800ed74 <tcp_input+0xa5c>)
 800eae4:	48a4      	ldr	r0, [pc, #656]	; (800ed78 <tcp_input+0xa60>)
 800eae6:	f003 fe33 	bl	8012750 <iprintf>
 800eaea:	e7a7      	b.n	800ea3c <tcp_input+0x724>
          rseg = pcb->unsent;
 800eaec:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800eaee:	b115      	cbz	r5, 800eaf6 <tcp_input+0x7de>
          pcb->unsent = rseg->next;
 800eaf0:	682b      	ldr	r3, [r5, #0]
 800eaf2:	66e3      	str	r3, [r4, #108]	; 0x6c
 800eaf4:	e7ac      	b.n	800ea50 <tcp_input+0x738>
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800eaf6:	4b9e      	ldr	r3, [pc, #632]	; (800ed70 <tcp_input+0xa58>)
 800eaf8:	f44f 725d 	mov.w	r2, #884	; 0x374
 800eafc:	499f      	ldr	r1, [pc, #636]	; (800ed7c <tcp_input+0xa64>)
 800eafe:	489e      	ldr	r0, [pc, #632]	; (800ed78 <tcp_input+0xa60>)
 800eb00:	f003 fe26 	bl	8012750 <iprintf>
 800eb04:	e7f4      	b.n	800eaf0 <tcp_input+0x7d8>
          pcb->rtime = -1;
 800eb06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800eb0a:	8623      	strh	r3, [r4, #48]	; 0x30
 800eb0c:	e7aa      	b.n	800ea64 <tcp_input+0x74c>
      if (flags & TCP_ACK) {
 800eb0e:	4b9c      	ldr	r3, [pc, #624]	; (800ed80 <tcp_input+0xa68>)
 800eb10:	781b      	ldrb	r3, [r3, #0]
 800eb12:	f013 0f10 	tst.w	r3, #16
 800eb16:	d06a      	beq.n	800ebee <tcp_input+0x8d6>
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800eb18:	4b9a      	ldr	r3, [pc, #616]	; (800ed84 <tcp_input+0xa6c>)
 800eb1a:	6819      	ldr	r1, [r3, #0]
 800eb1c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800eb1e:	43db      	mvns	r3, r3
 800eb20:	42cb      	cmn	r3, r1
 800eb22:	d403      	bmi.n	800eb2c <tcp_input+0x814>
 800eb24:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800eb26:	1acb      	subs	r3, r1, r3
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	dd11      	ble.n	800eb50 <tcp_input+0x838>
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800eb2c:	4b96      	ldr	r3, [pc, #600]	; (800ed88 <tcp_input+0xa70>)
 800eb2e:	6818      	ldr	r0, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800eb30:	4b96      	ldr	r3, [pc, #600]	; (800ed8c <tcp_input+0xa74>)
 800eb32:	4a97      	ldr	r2, [pc, #604]	; (800ed90 <tcp_input+0xa78>)
 800eb34:	8815      	ldrh	r5, [r2, #0]
 800eb36:	4a97      	ldr	r2, [pc, #604]	; (800ed94 <tcp_input+0xa7c>)
 800eb38:	6812      	ldr	r2, [r2, #0]
 800eb3a:	8806      	ldrh	r6, [r0, #0]
 800eb3c:	9602      	str	r6, [sp, #8]
 800eb3e:	8840      	ldrh	r0, [r0, #2]
 800eb40:	9001      	str	r0, [sp, #4]
 800eb42:	1f18      	subs	r0, r3, #4
 800eb44:	9000      	str	r0, [sp, #0]
 800eb46:	442a      	add	r2, r5
 800eb48:	4620      	mov	r0, r4
 800eb4a:	f001 f97f 	bl	800fe4c <tcp_rst>
 800eb4e:	e6bb      	b.n	800e8c8 <tcp_input+0x5b0>
          pcb->state = ESTABLISHED;
 800eb50:	2304      	movs	r3, #4
 800eb52:	7523      	strb	r3, [r4, #20]
          if (pcb->listener == NULL) {
 800eb54:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d03b      	beq.n	800ebd2 <tcp_input+0x8ba>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800eb5a:	699b      	ldr	r3, [r3, #24]
 800eb5c:	b34b      	cbz	r3, 800ebb2 <tcp_input+0x89a>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800eb5e:	2200      	movs	r2, #0
 800eb60:	4621      	mov	r1, r4
 800eb62:	6920      	ldr	r0, [r4, #16]
 800eb64:	4798      	blx	r3
          if (err != ERR_OK) {
 800eb66:	2800      	cmp	r0, #0
 800eb68:	d12f      	bne.n	800ebca <tcp_input+0x8b2>
          tcp_receive(pcb);
 800eb6a:	4620      	mov	r0, r4
 800eb6c:	f7fe ff46 	bl	800d9fc <tcp_receive>
          if (recv_acked != 0) {
 800eb70:	4b89      	ldr	r3, [pc, #548]	; (800ed98 <tcp_input+0xa80>)
 800eb72:	881b      	ldrh	r3, [r3, #0]
 800eb74:	b113      	cbz	r3, 800eb7c <tcp_input+0x864>
            recv_acked--;
 800eb76:	3b01      	subs	r3, #1
 800eb78:	4a87      	ldr	r2, [pc, #540]	; (800ed98 <tcp_input+0xa80>)
 800eb7a:	8013      	strh	r3, [r2, #0]
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800eb7c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800eb7e:	0059      	lsls	r1, r3, #1
 800eb80:	f241 121c 	movw	r2, #4380	; 0x111c
 800eb84:	428a      	cmp	r2, r1
 800eb86:	bf38      	it	cc
 800eb88:	460a      	movcc	r2, r1
 800eb8a:	ebb2 0f83 	cmp.w	r2, r3, lsl #2
 800eb8e:	d924      	bls.n	800ebda <tcp_input+0x8c2>
 800eb90:	009b      	lsls	r3, r3, #2
 800eb92:	b29b      	uxth	r3, r3
 800eb94:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
          if (recv_flags & TF_GOT_FIN) {
 800eb98:	4b80      	ldr	r3, [pc, #512]	; (800ed9c <tcp_input+0xa84>)
 800eb9a:	781b      	ldrb	r3, [r3, #0]
 800eb9c:	f013 0f20 	tst.w	r3, #32
 800eba0:	f43f ae92 	beq.w	800e8c8 <tcp_input+0x5b0>
            tcp_ack_now(pcb);
 800eba4:	8b63      	ldrh	r3, [r4, #26]
 800eba6:	f043 0302 	orr.w	r3, r3, #2
 800ebaa:	8363      	strh	r3, [r4, #26]
            pcb->state = CLOSE_WAIT;
 800ebac:	2307      	movs	r3, #7
 800ebae:	7523      	strb	r3, [r4, #20]
 800ebb0:	e68a      	b.n	800e8c8 <tcp_input+0x5b0>
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800ebb2:	4b6f      	ldr	r3, [pc, #444]	; (800ed70 <tcp_input+0xa58>)
 800ebb4:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 800ebb8:	4979      	ldr	r1, [pc, #484]	; (800eda0 <tcp_input+0xa88>)
 800ebba:	486f      	ldr	r0, [pc, #444]	; (800ed78 <tcp_input+0xa60>)
 800ebbc:	f003 fdc8 	bl	8012750 <iprintf>
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800ebc0:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800ebc2:	699b      	ldr	r3, [r3, #24]
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d1ca      	bne.n	800eb5e <tcp_input+0x846>
 800ebc8:	e003      	b.n	800ebd2 <tcp_input+0x8ba>
            if (err != ERR_ABRT) {
 800ebca:	f110 0f0d 	cmn.w	r0, #13
 800ebce:	f43f ae8f 	beq.w	800e8f0 <tcp_input+0x5d8>
              tcp_abort(pcb);
 800ebd2:	4620      	mov	r0, r4
 800ebd4:	f7fe f81e 	bl	800cc14 <tcp_abort>
 800ebd8:	e68a      	b.n	800e8f0 <tcp_input+0x5d8>
          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800ebda:	f241 121c 	movw	r2, #4380	; 0x111c
 800ebde:	4291      	cmp	r1, r2
 800ebe0:	d902      	bls.n	800ebe8 <tcp_input+0x8d0>
 800ebe2:	005b      	lsls	r3, r3, #1
 800ebe4:	b29b      	uxth	r3, r3
 800ebe6:	e7d5      	b.n	800eb94 <tcp_input+0x87c>
 800ebe8:	f241 131c 	movw	r3, #4380	; 0x111c
 800ebec:	e7d2      	b.n	800eb94 <tcp_input+0x87c>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800ebee:	f013 0f02 	tst.w	r3, #2
 800ebf2:	f43f ae69 	beq.w	800e8c8 <tcp_input+0x5b0>
 800ebf6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ebf8:	3b01      	subs	r3, #1
 800ebfa:	4a66      	ldr	r2, [pc, #408]	; (800ed94 <tcp_input+0xa7c>)
 800ebfc:	6812      	ldr	r2, [r2, #0]
 800ebfe:	4293      	cmp	r3, r2
 800ec00:	f47f ae62 	bne.w	800e8c8 <tcp_input+0x5b0>
        tcp_rexmit(pcb);
 800ec04:	4620      	mov	r0, r4
 800ec06:	f001 f89d 	bl	800fd44 <tcp_rexmit>
 800ec0a:	e65d      	b.n	800e8c8 <tcp_input+0x5b0>
      tcp_receive(pcb);
 800ec0c:	4620      	mov	r0, r4
 800ec0e:	f7fe fef5 	bl	800d9fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800ec12:	4b62      	ldr	r3, [pc, #392]	; (800ed9c <tcp_input+0xa84>)
 800ec14:	781b      	ldrb	r3, [r3, #0]
 800ec16:	f013 0f20 	tst.w	r3, #32
 800ec1a:	f43f ae55 	beq.w	800e8c8 <tcp_input+0x5b0>
        tcp_ack_now(pcb);
 800ec1e:	8b63      	ldrh	r3, [r4, #26]
 800ec20:	f043 0302 	orr.w	r3, r3, #2
 800ec24:	8363      	strh	r3, [r4, #26]
        pcb->state = CLOSE_WAIT;
 800ec26:	2307      	movs	r3, #7
 800ec28:	7523      	strb	r3, [r4, #20]
 800ec2a:	e64d      	b.n	800e8c8 <tcp_input+0x5b0>
      tcp_receive(pcb);
 800ec2c:	4620      	mov	r0, r4
 800ec2e:	f7fe fee5 	bl	800d9fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800ec32:	4b5a      	ldr	r3, [pc, #360]	; (800ed9c <tcp_input+0xa84>)
 800ec34:	781b      	ldrb	r3, [r3, #0]
 800ec36:	f013 0f20 	tst.w	r3, #32
 800ec3a:	d036      	beq.n	800ecaa <tcp_input+0x992>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ec3c:	4b50      	ldr	r3, [pc, #320]	; (800ed80 <tcp_input+0xa68>)
 800ec3e:	781b      	ldrb	r3, [r3, #0]
 800ec40:	f013 0f10 	tst.w	r3, #16
 800ec44:	d004      	beq.n	800ec50 <tcp_input+0x938>
 800ec46:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800ec48:	4b4e      	ldr	r3, [pc, #312]	; (800ed84 <tcp_input+0xa6c>)
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	429a      	cmp	r2, r3
 800ec4e:	d006      	beq.n	800ec5e <tcp_input+0x946>
          tcp_ack_now(pcb);
 800ec50:	8b63      	ldrh	r3, [r4, #26]
 800ec52:	f043 0302 	orr.w	r3, r3, #2
 800ec56:	8363      	strh	r3, [r4, #26]
          pcb->state = CLOSING;
 800ec58:	2308      	movs	r3, #8
 800ec5a:	7523      	strb	r3, [r4, #20]
 800ec5c:	e634      	b.n	800e8c8 <tcp_input+0x5b0>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ec5e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800ec60:	2b00      	cmp	r3, #0
 800ec62:	d1f5      	bne.n	800ec50 <tcp_input+0x938>
          tcp_ack_now(pcb);
 800ec64:	8b63      	ldrh	r3, [r4, #26]
 800ec66:	f043 0302 	orr.w	r3, r3, #2
 800ec6a:	8363      	strh	r3, [r4, #26]
          tcp_pcb_purge(pcb);
 800ec6c:	4620      	mov	r0, r4
 800ec6e:	f7fd feb1 	bl	800c9d4 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800ec72:	4b4c      	ldr	r3, [pc, #304]	; (800eda4 <tcp_input+0xa8c>)
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	42a3      	cmp	r3, r4
 800ec78:	d005      	beq.n	800ec86 <tcp_input+0x96e>
 800ec7a:	b153      	cbz	r3, 800ec92 <tcp_input+0x97a>
 800ec7c:	68da      	ldr	r2, [r3, #12]
 800ec7e:	42a2      	cmp	r2, r4
 800ec80:	d005      	beq.n	800ec8e <tcp_input+0x976>
 800ec82:	4613      	mov	r3, r2
 800ec84:	e7f9      	b.n	800ec7a <tcp_input+0x962>
 800ec86:	68e2      	ldr	r2, [r4, #12]
 800ec88:	4b46      	ldr	r3, [pc, #280]	; (800eda4 <tcp_input+0xa8c>)
 800ec8a:	601a      	str	r2, [r3, #0]
 800ec8c:	e001      	b.n	800ec92 <tcp_input+0x97a>
 800ec8e:	68e2      	ldr	r2, [r4, #12]
 800ec90:	60da      	str	r2, [r3, #12]
 800ec92:	4b45      	ldr	r3, [pc, #276]	; (800eda8 <tcp_input+0xa90>)
 800ec94:	2201      	movs	r2, #1
 800ec96:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800ec98:	230a      	movs	r3, #10
 800ec9a:	7523      	strb	r3, [r4, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800ec9c:	4b43      	ldr	r3, [pc, #268]	; (800edac <tcp_input+0xa94>)
 800ec9e:	681a      	ldr	r2, [r3, #0]
 800eca0:	60e2      	str	r2, [r4, #12]
 800eca2:	601c      	str	r4, [r3, #0]
 800eca4:	f001 fc5e 	bl	8010564 <tcp_timer_needed>
 800eca8:	e60e      	b.n	800e8c8 <tcp_input+0x5b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800ecaa:	4b35      	ldr	r3, [pc, #212]	; (800ed80 <tcp_input+0xa68>)
 800ecac:	781b      	ldrb	r3, [r3, #0]
 800ecae:	f013 0f10 	tst.w	r3, #16
 800ecb2:	f43f ae09 	beq.w	800e8c8 <tcp_input+0x5b0>
 800ecb6:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800ecb8:	4b32      	ldr	r3, [pc, #200]	; (800ed84 <tcp_input+0xa6c>)
 800ecba:	681b      	ldr	r3, [r3, #0]
 800ecbc:	429a      	cmp	r2, r3
 800ecbe:	f47f ae03 	bne.w	800e8c8 <tcp_input+0x5b0>
 800ecc2:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	f47f adff 	bne.w	800e8c8 <tcp_input+0x5b0>
        pcb->state = FIN_WAIT_2;
 800ecca:	2306      	movs	r3, #6
 800eccc:	7523      	strb	r3, [r4, #20]
 800ecce:	e5fb      	b.n	800e8c8 <tcp_input+0x5b0>
      tcp_receive(pcb);
 800ecd0:	4620      	mov	r0, r4
 800ecd2:	f7fe fe93 	bl	800d9fc <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800ecd6:	4b31      	ldr	r3, [pc, #196]	; (800ed9c <tcp_input+0xa84>)
 800ecd8:	781b      	ldrb	r3, [r3, #0]
 800ecda:	f013 0f20 	tst.w	r3, #32
 800ecde:	f43f adf3 	beq.w	800e8c8 <tcp_input+0x5b0>
        tcp_ack_now(pcb);
 800ece2:	8b63      	ldrh	r3, [r4, #26]
 800ece4:	f043 0302 	orr.w	r3, r3, #2
 800ece8:	8363      	strh	r3, [r4, #26]
        tcp_pcb_purge(pcb);
 800ecea:	4620      	mov	r0, r4
 800ecec:	f7fd fe72 	bl	800c9d4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800ecf0:	4b2c      	ldr	r3, [pc, #176]	; (800eda4 <tcp_input+0xa8c>)
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	42a3      	cmp	r3, r4
 800ecf6:	d005      	beq.n	800ed04 <tcp_input+0x9ec>
 800ecf8:	b153      	cbz	r3, 800ed10 <tcp_input+0x9f8>
 800ecfa:	68da      	ldr	r2, [r3, #12]
 800ecfc:	42a2      	cmp	r2, r4
 800ecfe:	d005      	beq.n	800ed0c <tcp_input+0x9f4>
 800ed00:	4613      	mov	r3, r2
 800ed02:	e7f9      	b.n	800ecf8 <tcp_input+0x9e0>
 800ed04:	68e2      	ldr	r2, [r4, #12]
 800ed06:	4b27      	ldr	r3, [pc, #156]	; (800eda4 <tcp_input+0xa8c>)
 800ed08:	601a      	str	r2, [r3, #0]
 800ed0a:	e001      	b.n	800ed10 <tcp_input+0x9f8>
 800ed0c:	68e2      	ldr	r2, [r4, #12]
 800ed0e:	60da      	str	r2, [r3, #12]
 800ed10:	4b25      	ldr	r3, [pc, #148]	; (800eda8 <tcp_input+0xa90>)
 800ed12:	2201      	movs	r2, #1
 800ed14:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800ed16:	230a      	movs	r3, #10
 800ed18:	7523      	strb	r3, [r4, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800ed1a:	4b24      	ldr	r3, [pc, #144]	; (800edac <tcp_input+0xa94>)
 800ed1c:	681a      	ldr	r2, [r3, #0]
 800ed1e:	60e2      	str	r2, [r4, #12]
 800ed20:	601c      	str	r4, [r3, #0]
 800ed22:	f001 fc1f 	bl	8010564 <tcp_timer_needed>
 800ed26:	e5cf      	b.n	800e8c8 <tcp_input+0x5b0>
      tcp_receive(pcb);
 800ed28:	4620      	mov	r0, r4
 800ed2a:	f7fe fe67 	bl	800d9fc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800ed2e:	4b14      	ldr	r3, [pc, #80]	; (800ed80 <tcp_input+0xa68>)
 800ed30:	781b      	ldrb	r3, [r3, #0]
 800ed32:	f013 0f10 	tst.w	r3, #16
 800ed36:	f43f adc7 	beq.w	800e8c8 <tcp_input+0x5b0>
 800ed3a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800ed3c:	4b11      	ldr	r3, [pc, #68]	; (800ed84 <tcp_input+0xa6c>)
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	429a      	cmp	r2, r3
 800ed42:	f47f adc1 	bne.w	800e8c8 <tcp_input+0x5b0>
 800ed46:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800ed48:	2b00      	cmp	r3, #0
 800ed4a:	f47f adbd 	bne.w	800e8c8 <tcp_input+0x5b0>
        tcp_pcb_purge(pcb);
 800ed4e:	4620      	mov	r0, r4
 800ed50:	f7fd fe40 	bl	800c9d4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800ed54:	4b13      	ldr	r3, [pc, #76]	; (800eda4 <tcp_input+0xa8c>)
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	42a3      	cmp	r3, r4
 800ed5a:	d005      	beq.n	800ed68 <tcp_input+0xa50>
 800ed5c:	b353      	cbz	r3, 800edb4 <tcp_input+0xa9c>
 800ed5e:	68da      	ldr	r2, [r3, #12]
 800ed60:	42a2      	cmp	r2, r4
 800ed62:	d025      	beq.n	800edb0 <tcp_input+0xa98>
 800ed64:	4613      	mov	r3, r2
 800ed66:	e7f9      	b.n	800ed5c <tcp_input+0xa44>
 800ed68:	68e2      	ldr	r2, [r4, #12]
 800ed6a:	4b0e      	ldr	r3, [pc, #56]	; (800eda4 <tcp_input+0xa8c>)
 800ed6c:	601a      	str	r2, [r3, #0]
 800ed6e:	e021      	b.n	800edb4 <tcp_input+0xa9c>
 800ed70:	080151a0 	.word	0x080151a0
 800ed74:	08015534 	.word	0x08015534
 800ed78:	08013b24 	.word	0x08013b24
 800ed7c:	0801554c 	.word	0x0801554c
 800ed80:	2000e0c8 	.word	0x2000e0c8
 800ed84:	2000e0c4 	.word	0x2000e0c4
 800ed88:	2000e0f0 	.word	0x2000e0f0
 800ed8c:	20012ad0 	.word	0x20012ad0
 800ed90:	2000e0fe 	.word	0x2000e0fe
 800ed94:	2000e0e8 	.word	0x2000e0e8
 800ed98:	2000e0dc 	.word	0x2000e0dc
 800ed9c:	2000e0e4 	.word	0x2000e0e4
 800eda0:	08015560 	.word	0x08015560
 800eda4:	20018390 	.word	0x20018390
 800eda8:	2001838c 	.word	0x2001838c
 800edac:	200183a0 	.word	0x200183a0
 800edb0:	68e2      	ldr	r2, [r4, #12]
 800edb2:	60da      	str	r2, [r3, #12]
 800edb4:	4b61      	ldr	r3, [pc, #388]	; (800ef3c <tcp_input+0xc24>)
 800edb6:	2201      	movs	r2, #1
 800edb8:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800edba:	230a      	movs	r3, #10
 800edbc:	7523      	strb	r3, [r4, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800edbe:	4b60      	ldr	r3, [pc, #384]	; (800ef40 <tcp_input+0xc28>)
 800edc0:	681a      	ldr	r2, [r3, #0]
 800edc2:	60e2      	str	r2, [r4, #12]
 800edc4:	601c      	str	r4, [r3, #0]
 800edc6:	f001 fbcd 	bl	8010564 <tcp_timer_needed>
 800edca:	e57d      	b.n	800e8c8 <tcp_input+0x5b0>
      tcp_receive(pcb);
 800edcc:	4620      	mov	r0, r4
 800edce:	f7fe fe15 	bl	800d9fc <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800edd2:	4b5c      	ldr	r3, [pc, #368]	; (800ef44 <tcp_input+0xc2c>)
 800edd4:	781b      	ldrb	r3, [r3, #0]
 800edd6:	f013 0f10 	tst.w	r3, #16
 800edda:	f43f ad75 	beq.w	800e8c8 <tcp_input+0x5b0>
 800edde:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800ede0:	4b59      	ldr	r3, [pc, #356]	; (800ef48 <tcp_input+0xc30>)
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	429a      	cmp	r2, r3
 800ede6:	f47f ad6f 	bne.w	800e8c8 <tcp_input+0x5b0>
 800edea:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800edec:	2b00      	cmp	r3, #0
 800edee:	f47f ad6b 	bne.w	800e8c8 <tcp_input+0x5b0>
        recv_flags |= TF_CLOSED;
 800edf2:	4a56      	ldr	r2, [pc, #344]	; (800ef4c <tcp_input+0xc34>)
 800edf4:	7813      	ldrb	r3, [r2, #0]
 800edf6:	f043 0310 	orr.w	r3, r3, #16
 800edfa:	7013      	strb	r3, [r2, #0]
 800edfc:	e564      	b.n	800e8c8 <tcp_input+0x5b0>
        if (recv_acked > 0) {
 800edfe:	4b54      	ldr	r3, [pc, #336]	; (800ef50 <tcp_input+0xc38>)
 800ee00:	881a      	ldrh	r2, [r3, #0]
 800ee02:	b162      	cbz	r2, 800ee1e <tcp_input+0xb06>
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800ee04:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 800ee08:	b133      	cbz	r3, 800ee18 <tcp_input+0xb00>
 800ee0a:	4621      	mov	r1, r4
 800ee0c:	6920      	ldr	r0, [r4, #16]
 800ee0e:	4798      	blx	r3
            if (err == ERR_ABRT) {
 800ee10:	f110 0f0d 	cmn.w	r0, #13
 800ee14:	f43f ad6c 	beq.w	800e8f0 <tcp_input+0x5d8>
          recv_acked = 0;
 800ee18:	4b4d      	ldr	r3, [pc, #308]	; (800ef50 <tcp_input+0xc38>)
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	801a      	strh	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800ee1e:	4620      	mov	r0, r4
 800ee20:	f7fe fcfa 	bl	800d818 <tcp_input_delayed_close>
 800ee24:	2800      	cmp	r0, #0
 800ee26:	f47f ad63 	bne.w	800e8f0 <tcp_input+0x5d8>
        if (recv_data != NULL) {
 800ee2a:	4b4a      	ldr	r3, [pc, #296]	; (800ef54 <tcp_input+0xc3c>)
 800ee2c:	681b      	ldr	r3, [r3, #0]
 800ee2e:	b1eb      	cbz	r3, 800ee6c <tcp_input+0xb54>
          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800ee30:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800ee32:	b133      	cbz	r3, 800ee42 <tcp_input+0xb2a>
 800ee34:	4b48      	ldr	r3, [pc, #288]	; (800ef58 <tcp_input+0xc40>)
 800ee36:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800ee3a:	4948      	ldr	r1, [pc, #288]	; (800ef5c <tcp_input+0xc44>)
 800ee3c:	4848      	ldr	r0, [pc, #288]	; (800ef60 <tcp_input+0xc48>)
 800ee3e:	f003 fc87 	bl	8012750 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800ee42:	8b63      	ldrh	r3, [r4, #26]
 800ee44:	f013 0f10 	tst.w	r3, #16
 800ee48:	d128      	bne.n	800ee9c <tcp_input+0xb84>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800ee4a:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 800ee4e:	b36d      	cbz	r5, 800eeac <tcp_input+0xb94>
 800ee50:	2300      	movs	r3, #0
 800ee52:	4a40      	ldr	r2, [pc, #256]	; (800ef54 <tcp_input+0xc3c>)
 800ee54:	6812      	ldr	r2, [r2, #0]
 800ee56:	4621      	mov	r1, r4
 800ee58:	6920      	ldr	r0, [r4, #16]
 800ee5a:	47a8      	blx	r5
          if (err == ERR_ABRT) {
 800ee5c:	f110 0f0d 	cmn.w	r0, #13
 800ee60:	f43f ad46 	beq.w	800e8f0 <tcp_input+0x5d8>
          if (err != ERR_OK) {
 800ee64:	b110      	cbz	r0, 800ee6c <tcp_input+0xb54>
            pcb->refused_data = recv_data;
 800ee66:	4b3b      	ldr	r3, [pc, #236]	; (800ef54 <tcp_input+0xc3c>)
 800ee68:	681b      	ldr	r3, [r3, #0]
 800ee6a:	67a3      	str	r3, [r4, #120]	; 0x78
        if (recv_flags & TF_GOT_FIN) {
 800ee6c:	4b37      	ldr	r3, [pc, #220]	; (800ef4c <tcp_input+0xc34>)
 800ee6e:	781b      	ldrb	r3, [r3, #0]
 800ee70:	f013 0f20 	tst.w	r3, #32
 800ee74:	d005      	beq.n	800ee82 <tcp_input+0xb6a>
          if (pcb->refused_data != NULL) {
 800ee76:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800ee78:	b303      	cbz	r3, 800eebc <tcp_input+0xba4>
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800ee7a:	7b5a      	ldrb	r2, [r3, #13]
 800ee7c:	f042 0220 	orr.w	r2, r2, #32
 800ee80:	735a      	strb	r2, [r3, #13]
        tcp_input_pcb = NULL;
 800ee82:	4b38      	ldr	r3, [pc, #224]	; (800ef64 <tcp_input+0xc4c>)
 800ee84:	2200      	movs	r2, #0
 800ee86:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800ee88:	4620      	mov	r0, r4
 800ee8a:	f7fe fcc5 	bl	800d818 <tcp_input_delayed_close>
 800ee8e:	2800      	cmp	r0, #0
 800ee90:	f47f ad2e 	bne.w	800e8f0 <tcp_input+0x5d8>
        tcp_output(pcb);
 800ee94:	4620      	mov	r0, r4
 800ee96:	f001 f85b 	bl	800ff50 <tcp_output>
 800ee9a:	e529      	b.n	800e8f0 <tcp_input+0x5d8>
            pbuf_free(recv_data);
 800ee9c:	4b2d      	ldr	r3, [pc, #180]	; (800ef54 <tcp_input+0xc3c>)
 800ee9e:	6818      	ldr	r0, [r3, #0]
 800eea0:	f7fc ffe2 	bl	800be68 <pbuf_free>
            tcp_abort(pcb);
 800eea4:	4620      	mov	r0, r4
 800eea6:	f7fd feb5 	bl	800cc14 <tcp_abort>
            goto aborted;
 800eeaa:	e521      	b.n	800e8f0 <tcp_input+0x5d8>
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800eeac:	2300      	movs	r3, #0
 800eeae:	4a29      	ldr	r2, [pc, #164]	; (800ef54 <tcp_input+0xc3c>)
 800eeb0:	6812      	ldr	r2, [r2, #0]
 800eeb2:	4621      	mov	r1, r4
 800eeb4:	4618      	mov	r0, r3
 800eeb6:	f7fe f8db 	bl	800d070 <tcp_recv_null>
 800eeba:	e7cf      	b.n	800ee5c <tcp_input+0xb44>
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800eebc:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800eebe:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 800eec2:	d001      	beq.n	800eec8 <tcp_input+0xbb0>
              pcb->rcv_wnd++;
 800eec4:	3301      	adds	r3, #1
 800eec6:	8523      	strh	r3, [r4, #40]	; 0x28
            TCP_EVENT_CLOSED(pcb, err);
 800eec8:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 800eecc:	2d00      	cmp	r5, #0
 800eece:	d0d8      	beq.n	800ee82 <tcp_input+0xb6a>
 800eed0:	2300      	movs	r3, #0
 800eed2:	461a      	mov	r2, r3
 800eed4:	4621      	mov	r1, r4
 800eed6:	6920      	ldr	r0, [r4, #16]
 800eed8:	47a8      	blx	r5
            if (err == ERR_ABRT) {
 800eeda:	f110 0f0d 	cmn.w	r0, #13
 800eede:	d1d0      	bne.n	800ee82 <tcp_input+0xb6a>
 800eee0:	e506      	b.n	800e8f0 <tcp_input+0x5d8>
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800eee2:	4b21      	ldr	r3, [pc, #132]	; (800ef68 <tcp_input+0xc50>)
 800eee4:	6819      	ldr	r1, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800eee6:	4b21      	ldr	r3, [pc, #132]	; (800ef6c <tcp_input+0xc54>)
 800eee8:	4a21      	ldr	r2, [pc, #132]	; (800ef70 <tcp_input+0xc58>)
 800eeea:	8810      	ldrh	r0, [r2, #0]
 800eeec:	4a21      	ldr	r2, [pc, #132]	; (800ef74 <tcp_input+0xc5c>)
 800eeee:	6812      	ldr	r2, [r2, #0]
 800eef0:	880c      	ldrh	r4, [r1, #0]
 800eef2:	9402      	str	r4, [sp, #8]
 800eef4:	8849      	ldrh	r1, [r1, #2]
 800eef6:	9101      	str	r1, [sp, #4]
 800eef8:	1f19      	subs	r1, r3, #4
 800eefa:	9100      	str	r1, [sp, #0]
 800eefc:	4402      	add	r2, r0
 800eefe:	4912      	ldr	r1, [pc, #72]	; (800ef48 <tcp_input+0xc30>)
 800ef00:	6809      	ldr	r1, [r1, #0]
 800ef02:	2000      	movs	r0, #0
 800ef04:	f000 ffa2 	bl	800fe4c <tcp_rst>
 800ef08:	e007      	b.n	800ef1a <tcp_input+0xc02>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800ef0a:	4b17      	ldr	r3, [pc, #92]	; (800ef68 <tcp_input+0xc50>)
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	8998      	ldrh	r0, [r3, #12]
 800ef10:	f7fc f99c 	bl	800b24c <lwip_htons>
 800ef14:	f010 0f04 	tst.w	r0, #4
 800ef18:	d0e3      	beq.n	800eee2 <tcp_input+0xbca>
    pbuf_free(p);
 800ef1a:	4628      	mov	r0, r5
 800ef1c:	f7fc ffa4 	bl	800be68 <pbuf_free>
 800ef20:	f7ff ba08 	b.w	800e334 <tcp_input+0x1c>
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ef24:	4b06      	ldr	r3, [pc, #24]	; (800ef40 <tcp_input+0xc28>)
 800ef26:	681c      	ldr	r4, [r3, #0]
 800ef28:	2c00      	cmp	r4, #0
 800ef2a:	f43f abe5 	beq.w	800e6f8 <tcp_input+0x3e0>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800ef2e:	f8df 8028 	ldr.w	r8, [pc, #40]	; 800ef58 <tcp_input+0xc40>
 800ef32:	4f11      	ldr	r7, [pc, #68]	; (800ef78 <tcp_input+0xc60>)
 800ef34:	4e0a      	ldr	r6, [pc, #40]	; (800ef60 <tcp_input+0xc48>)
 800ef36:	f7ff bb8d 	b.w	800e654 <tcp_input+0x33c>
 800ef3a:	bf00      	nop
 800ef3c:	2001838c 	.word	0x2001838c
 800ef40:	200183a0 	.word	0x200183a0
 800ef44:	2000e0c8 	.word	0x2000e0c8
 800ef48:	2000e0c4 	.word	0x2000e0c4
 800ef4c:	2000e0e4 	.word	0x2000e0e4
 800ef50:	2000e0dc 	.word	0x2000e0dc
 800ef54:	2000e0e0 	.word	0x2000e0e0
 800ef58:	080151a0 	.word	0x080151a0
 800ef5c:	08015580 	.word	0x08015580
 800ef60:	08013b24 	.word	0x08013b24
 800ef64:	200183a4 	.word	0x200183a4
 800ef68:	2000e0f0 	.word	0x2000e0f0
 800ef6c:	20012ad0 	.word	0x20012ad0
 800ef70:	2000e0fe 	.word	0x2000e0fe
 800ef74:	2000e0e8 	.word	0x2000e0e8
 800ef78:	080154e4 	.word	0x080154e4

0800ef7c <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
  recv_flags |= TF_CLOSED;
 800ef7c:	4a02      	ldr	r2, [pc, #8]	; (800ef88 <tcp_trigger_input_pcb_close+0xc>)
 800ef7e:	7813      	ldrb	r3, [r2, #0]
 800ef80:	f043 0310 	orr.w	r3, r3, #16
 800ef84:	7013      	strb	r3, [r2, #0]
}
 800ef86:	4770      	bx	lr
 800ef88:	2000e0e4 	.word	0x2000e0e4

0800ef8c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 800ef8c:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 800ef8e:	4604      	mov	r4, r0
 800ef90:	b128      	cbz	r0, 800ef9e <tcp_output_segment_busy+0x12>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 800ef92:	6863      	ldr	r3, [r4, #4]
 800ef94:	7b98      	ldrb	r0, [r3, #14]
    /* other reference found */
    return 1;
  }
  /* no other references found */
  return 0;
}
 800ef96:	3801      	subs	r0, #1
 800ef98:	bf18      	it	ne
 800ef9a:	2001      	movne	r0, #1
 800ef9c:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 800ef9e:	4b04      	ldr	r3, [pc, #16]	; (800efb0 <tcp_output_segment_busy+0x24>)
 800efa0:	f240 529a 	movw	r2, #1434	; 0x59a
 800efa4:	4903      	ldr	r1, [pc, #12]	; (800efb4 <tcp_output_segment_busy+0x28>)
 800efa6:	4804      	ldr	r0, [pc, #16]	; (800efb8 <tcp_output_segment_busy+0x2c>)
 800efa8:	f003 fbd2 	bl	8012750 <iprintf>
 800efac:	e7f1      	b.n	800ef92 <tcp_output_segment_busy+0x6>
 800efae:	bf00      	nop
 800efb0:	0801559c 	.word	0x0801559c
 800efb4:	080155d0 	.word	0x080155d0
 800efb8:	08013b24 	.word	0x08013b24

0800efbc <tcp_output_fill_options>:
}

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 800efbc:	b538      	push	{r3, r4, r5, lr}
 800efbe:	4614      	mov	r4, r2
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 800efc0:	460d      	mov	r5, r1
 800efc2:	b181      	cbz	r1, 800efe6 <tcp_output_fill_options+0x2a>

  tcphdr = (struct tcp_hdr *)p->payload;
 800efc4:	686b      	ldr	r3, [r5, #4]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 800efc6:	00a4      	lsls	r4, r4, #2
 800efc8:	f004 0404 	and.w	r4, r4, #4
 800efcc:	3414      	adds	r4, #20
 800efce:	441c      	add	r4, r3
  opts = (u32_t *)(void *)(tcphdr + 1);
 800efd0:	3314      	adds	r3, #20
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 800efd2:	429c      	cmp	r4, r3
 800efd4:	d006      	beq.n	800efe4 <tcp_output_fill_options+0x28>
 800efd6:	4b08      	ldr	r3, [pc, #32]	; (800eff8 <tcp_output_fill_options+0x3c>)
 800efd8:	f240 7275 	movw	r2, #1909	; 0x775
 800efdc:	4907      	ldr	r1, [pc, #28]	; (800effc <tcp_output_fill_options+0x40>)
 800efde:	4808      	ldr	r0, [pc, #32]	; (800f000 <tcp_output_fill_options+0x44>)
 800efe0:	f003 fbb6 	bl	8012750 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 800efe4:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 800efe6:	4b04      	ldr	r3, [pc, #16]	; (800eff8 <tcp_output_fill_options+0x3c>)
 800efe8:	f240 7256 	movw	r2, #1878	; 0x756
 800efec:	4905      	ldr	r1, [pc, #20]	; (800f004 <tcp_output_fill_options+0x48>)
 800efee:	4804      	ldr	r0, [pc, #16]	; (800f000 <tcp_output_fill_options+0x44>)
 800eff0:	f003 fbae 	bl	8012750 <iprintf>
 800eff4:	e7e6      	b.n	800efc4 <tcp_output_fill_options+0x8>
 800eff6:	bf00      	nop
 800eff8:	0801559c 	.word	0x0801559c
 800effc:	08015620 	.word	0x08015620
 800f000:	08013b24 	.word	0x08013b24
 800f004:	080155f8 	.word	0x080155f8

0800f008 <tcp_pbuf_prealloc>:
{
 800f008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f00c:	4680      	mov	r8, r0
 800f00e:	460c      	mov	r4, r1
 800f010:	4615      	mov	r5, r2
 800f012:	9e08      	ldr	r6, [sp, #32]
 800f014:	f89d 9028 	ldrb.w	r9, [sp, #40]	; 0x28
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 800f018:	461f      	mov	r7, r3
 800f01a:	b1cb      	cbz	r3, 800f050 <tcp_pbuf_prealloc+0x48>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 800f01c:	b1fe      	cbz	r6, 800f05e <tcp_pbuf_prealloc+0x56>
  if (length < max_length) {
 800f01e:	42ac      	cmp	r4, r5
 800f020:	d229      	bcs.n	800f076 <tcp_pbuf_prealloc+0x6e>
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 800f022:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 800f026:	f013 0f02 	tst.w	r3, #2
 800f02a:	d108      	bne.n	800f03e <tcp_pbuf_prealloc+0x36>
 800f02c:	8b73      	ldrh	r3, [r6, #26]
 800f02e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800f032:	d139      	bne.n	800f0a8 <tcp_pbuf_prealloc+0xa0>
        (!(pcb->flags & TF_NODELAY) &&
 800f034:	f1b9 0f00 	cmp.w	r9, #0
 800f038:	d001      	beq.n	800f03e <tcp_pbuf_prealloc+0x36>
         (!first_seg ||
 800f03a:	6ef3      	ldr	r3, [r6, #108]	; 0x6c
 800f03c:	b1b3      	cbz	r3, 800f06c <tcp_pbuf_prealloc+0x64>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 800f03e:	f204 211b 	addw	r1, r4, #539	; 0x21b
 800f042:	f021 0103 	bic.w	r1, r1, #3
 800f046:	428d      	cmp	r5, r1
 800f048:	bf28      	it	cs
 800f04a:	460d      	movcs	r5, r1
 800f04c:	b2a9      	uxth	r1, r5
 800f04e:	e013      	b.n	800f078 <tcp_pbuf_prealloc+0x70>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 800f050:	4b16      	ldr	r3, [pc, #88]	; (800f0ac <tcp_pbuf_prealloc+0xa4>)
 800f052:	22e8      	movs	r2, #232	; 0xe8
 800f054:	4916      	ldr	r1, [pc, #88]	; (800f0b0 <tcp_pbuf_prealloc+0xa8>)
 800f056:	4817      	ldr	r0, [pc, #92]	; (800f0b4 <tcp_pbuf_prealloc+0xac>)
 800f058:	f003 fb7a 	bl	8012750 <iprintf>
 800f05c:	e7de      	b.n	800f01c <tcp_pbuf_prealloc+0x14>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 800f05e:	4b13      	ldr	r3, [pc, #76]	; (800f0ac <tcp_pbuf_prealloc+0xa4>)
 800f060:	22e9      	movs	r2, #233	; 0xe9
 800f062:	4915      	ldr	r1, [pc, #84]	; (800f0b8 <tcp_pbuf_prealloc+0xb0>)
 800f064:	4813      	ldr	r0, [pc, #76]	; (800f0b4 <tcp_pbuf_prealloc+0xac>)
 800f066:	f003 fb73 	bl	8012750 <iprintf>
 800f06a:	e7d8      	b.n	800f01e <tcp_pbuf_prealloc+0x16>
          pcb->unsent != NULL ||
 800f06c:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d1e5      	bne.n	800f03e <tcp_pbuf_prealloc+0x36>
  u16_t alloc = length;
 800f072:	4621      	mov	r1, r4
 800f074:	e000      	b.n	800f078 <tcp_pbuf_prealloc+0x70>
 800f076:	4621      	mov	r1, r4
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 800f078:	f44f 7220 	mov.w	r2, #640	; 0x280
 800f07c:	4640      	mov	r0, r8
 800f07e:	f7fc ff63 	bl	800bf48 <pbuf_alloc>
  if (p == NULL) {
 800f082:	4605      	mov	r5, r0
 800f084:	b168      	cbz	r0, 800f0a2 <tcp_pbuf_prealloc+0x9a>
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 800f086:	6803      	ldr	r3, [r0, #0]
 800f088:	b133      	cbz	r3, 800f098 <tcp_pbuf_prealloc+0x90>
 800f08a:	4b08      	ldr	r3, [pc, #32]	; (800f0ac <tcp_pbuf_prealloc+0xa4>)
 800f08c:	f240 120b 	movw	r2, #267	; 0x10b
 800f090:	490a      	ldr	r1, [pc, #40]	; (800f0bc <tcp_pbuf_prealloc+0xb4>)
 800f092:	4808      	ldr	r0, [pc, #32]	; (800f0b4 <tcp_pbuf_prealloc+0xac>)
 800f094:	f003 fb5c 	bl	8012750 <iprintf>
  *oversize = p->len - length;
 800f098:	896b      	ldrh	r3, [r5, #10]
 800f09a:	1b1b      	subs	r3, r3, r4
 800f09c:	803b      	strh	r3, [r7, #0]
  p->len = p->tot_len = length;
 800f09e:	812c      	strh	r4, [r5, #8]
 800f0a0:	816c      	strh	r4, [r5, #10]
}
 800f0a2:	4628      	mov	r0, r5
 800f0a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  u16_t alloc = length;
 800f0a8:	4621      	mov	r1, r4
 800f0aa:	e7e5      	b.n	800f078 <tcp_pbuf_prealloc+0x70>
 800f0ac:	0801559c 	.word	0x0801559c
 800f0b0:	08015634 	.word	0x08015634
 800f0b4:	08013b24 	.word	0x08013b24
 800f0b8:	08015658 	.word	0x08015658
 800f0bc:	08015678 	.word	0x08015678

0800f0c0 <tcp_create_segment>:
{
 800f0c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0c4:	460e      	mov	r6, r1
 800f0c6:	4617      	mov	r7, r2
 800f0c8:	4698      	mov	r8, r3
 800f0ca:	f89d a020 	ldrb.w	sl, [sp, #32]
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800f0ce:	4681      	mov	r9, r0
 800f0d0:	2800      	cmp	r0, #0
 800f0d2:	d041      	beq.n	800f158 <tcp_create_segment+0x98>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800f0d4:	2e00      	cmp	r6, #0
 800f0d6:	d046      	beq.n	800f166 <tcp_create_segment+0xa6>
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800f0d8:	ea4f 058a 	mov.w	r5, sl, lsl #2
 800f0dc:	f005 0504 	and.w	r5, r5, #4
  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800f0e0:	2003      	movs	r0, #3
 800f0e2:	f7fc fbe7 	bl	800b8b4 <memp_malloc>
 800f0e6:	4604      	mov	r4, r0
 800f0e8:	2800      	cmp	r0, #0
 800f0ea:	d043      	beq.n	800f174 <tcp_create_segment+0xb4>
  seg->flags = optflags;
 800f0ec:	f880 a00a 	strb.w	sl, [r0, #10]
  seg->next = NULL;
 800f0f0:	2300      	movs	r3, #0
 800f0f2:	6003      	str	r3, [r0, #0]
  seg->p = p;
 800f0f4:	6046      	str	r6, [r0, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800f0f6:	fa1f fa85 	uxth.w	sl, r5
 800f0fa:	8933      	ldrh	r3, [r6, #8]
 800f0fc:	4553      	cmp	r3, sl
 800f0fe:	d33d      	bcc.n	800f17c <tcp_create_segment+0xbc>
  seg->len = p->tot_len - optlen;
 800f100:	8931      	ldrh	r1, [r6, #8]
 800f102:	eba1 010a 	sub.w	r1, r1, sl
 800f106:	8121      	strh	r1, [r4, #8]
  if (pbuf_add_header(p, TCP_HLEN)) {
 800f108:	2114      	movs	r1, #20
 800f10a:	4630      	mov	r0, r6
 800f10c:	f7fc fe66 	bl	800bddc <pbuf_add_header>
 800f110:	2800      	cmp	r0, #0
 800f112:	d13a      	bne.n	800f18a <tcp_create_segment+0xca>
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800f114:	6863      	ldr	r3, [r4, #4]
 800f116:	685e      	ldr	r6, [r3, #4]
 800f118:	60e6      	str	r6, [r4, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800f11a:	f8b9 0016 	ldrh.w	r0, [r9, #22]
 800f11e:	f7fc f895 	bl	800b24c <lwip_htons>
 800f122:	8030      	strh	r0, [r6, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800f124:	68e6      	ldr	r6, [r4, #12]
 800f126:	f8b9 0018 	ldrh.w	r0, [r9, #24]
 800f12a:	f7fc f88f 	bl	800b24c <lwip_htons>
 800f12e:	8070      	strh	r0, [r6, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800f130:	68e6      	ldr	r6, [r4, #12]
 800f132:	4640      	mov	r0, r8
 800f134:	f7fc f88f 	bl	800b256 <lwip_htonl>
 800f138:	6070      	str	r0, [r6, #4]
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800f13a:	68e6      	ldr	r6, [r4, #12]
 800f13c:	08a8      	lsrs	r0, r5, #2
 800f13e:	3005      	adds	r0, #5
 800f140:	ea47 3000 	orr.w	r0, r7, r0, lsl #12
 800f144:	f7fc f882 	bl	800b24c <lwip_htons>
 800f148:	81b0      	strh	r0, [r6, #12]
  seg->tcphdr->urgp = 0;
 800f14a:	68e3      	ldr	r3, [r4, #12]
 800f14c:	2200      	movs	r2, #0
 800f14e:	749a      	strb	r2, [r3, #18]
 800f150:	74da      	strb	r2, [r3, #19]
}
 800f152:	4620      	mov	r0, r4
 800f154:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800f158:	4b0e      	ldr	r3, [pc, #56]	; (800f194 <tcp_create_segment+0xd4>)
 800f15a:	22a3      	movs	r2, #163	; 0xa3
 800f15c:	490e      	ldr	r1, [pc, #56]	; (800f198 <tcp_create_segment+0xd8>)
 800f15e:	480f      	ldr	r0, [pc, #60]	; (800f19c <tcp_create_segment+0xdc>)
 800f160:	f003 faf6 	bl	8012750 <iprintf>
 800f164:	e7b6      	b.n	800f0d4 <tcp_create_segment+0x14>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800f166:	4b0b      	ldr	r3, [pc, #44]	; (800f194 <tcp_create_segment+0xd4>)
 800f168:	22a4      	movs	r2, #164	; 0xa4
 800f16a:	490d      	ldr	r1, [pc, #52]	; (800f1a0 <tcp_create_segment+0xe0>)
 800f16c:	480b      	ldr	r0, [pc, #44]	; (800f19c <tcp_create_segment+0xdc>)
 800f16e:	f003 faef 	bl	8012750 <iprintf>
 800f172:	e7b1      	b.n	800f0d8 <tcp_create_segment+0x18>
    pbuf_free(p);
 800f174:	4630      	mov	r0, r6
 800f176:	f7fc fe77 	bl	800be68 <pbuf_free>
    return NULL;
 800f17a:	e7ea      	b.n	800f152 <tcp_create_segment+0x92>
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800f17c:	4b05      	ldr	r3, [pc, #20]	; (800f194 <tcp_create_segment+0xd4>)
 800f17e:	22b0      	movs	r2, #176	; 0xb0
 800f180:	4908      	ldr	r1, [pc, #32]	; (800f1a4 <tcp_create_segment+0xe4>)
 800f182:	4806      	ldr	r0, [pc, #24]	; (800f19c <tcp_create_segment+0xdc>)
 800f184:	f003 fae4 	bl	8012750 <iprintf>
 800f188:	e7ba      	b.n	800f100 <tcp_create_segment+0x40>
    tcp_seg_free(seg);
 800f18a:	4620      	mov	r0, r4
 800f18c:	f7fd fb24 	bl	800c7d8 <tcp_seg_free>
    return NULL;
 800f190:	2400      	movs	r4, #0
 800f192:	e7de      	b.n	800f152 <tcp_create_segment+0x92>
 800f194:	0801559c 	.word	0x0801559c
 800f198:	0801568c 	.word	0x0801568c
 800f19c:	08013b24 	.word	0x08013b24
 800f1a0:	080156ac 	.word	0x080156ac
 800f1a4:	080156d0 	.word	0x080156d0

0800f1a8 <tcp_output_alloc_header_common>:
{
 800f1a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1ac:	4607      	mov	r7, r0
 800f1ae:	460c      	mov	r4, r1
 800f1b0:	4698      	mov	r8, r3
  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800f1b2:	3214      	adds	r2, #20
 800f1b4:	4411      	add	r1, r2
 800f1b6:	f44f 7220 	mov.w	r2, #640	; 0x280
 800f1ba:	b289      	uxth	r1, r1
 800f1bc:	2022      	movs	r0, #34	; 0x22
 800f1be:	f7fc fec3 	bl	800bf48 <pbuf_alloc>
  if (p != NULL) {
 800f1c2:	4606      	mov	r6, r0
 800f1c4:	b348      	cbz	r0, 800f21a <tcp_output_alloc_header_common+0x72>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800f1c6:	f104 0313 	add.w	r3, r4, #19
 800f1ca:	8942      	ldrh	r2, [r0, #10]
 800f1cc:	4293      	cmp	r3, r2
 800f1ce:	da27      	bge.n	800f220 <tcp_output_alloc_header_common+0x78>
    tcphdr = (struct tcp_hdr *)p->payload;
 800f1d0:	6875      	ldr	r5, [r6, #4]
    tcphdr->src = lwip_htons(src_port);
 800f1d2:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 800f1d6:	f7fc f839 	bl	800b24c <lwip_htons>
 800f1da:	8028      	strh	r0, [r5, #0]
    tcphdr->dest = lwip_htons(dst_port);
 800f1dc:	f8bd 001c 	ldrh.w	r0, [sp, #28]
 800f1e0:	f7fc f834 	bl	800b24c <lwip_htons>
 800f1e4:	8068      	strh	r0, [r5, #2]
    tcphdr->seqno = seqno_be;
 800f1e6:	f8c5 8004 	str.w	r8, [r5, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 800f1ea:	4638      	mov	r0, r7
 800f1ec:	f7fc f833 	bl	800b256 <lwip_htonl>
 800f1f0:	60a8      	str	r0, [r5, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800f1f2:	08a4      	lsrs	r4, r4, #2
 800f1f4:	3405      	adds	r4, #5
 800f1f6:	f89d 0020 	ldrb.w	r0, [sp, #32]
 800f1fa:	ea40 3404 	orr.w	r4, r0, r4, lsl #12
 800f1fe:	b2a0      	uxth	r0, r4
 800f200:	f7fc f824 	bl	800b24c <lwip_htons>
 800f204:	81a8      	strh	r0, [r5, #12]
    tcphdr->wnd = lwip_htons(wnd);
 800f206:	f8bd 0024 	ldrh.w	r0, [sp, #36]	; 0x24
 800f20a:	f7fc f81f 	bl	800b24c <lwip_htons>
 800f20e:	81e8      	strh	r0, [r5, #14]
    tcphdr->chksum = 0;
 800f210:	2300      	movs	r3, #0
 800f212:	742b      	strb	r3, [r5, #16]
 800f214:	746b      	strb	r3, [r5, #17]
    tcphdr->urgp = 0;
 800f216:	74ab      	strb	r3, [r5, #18]
 800f218:	74eb      	strb	r3, [r5, #19]
}
 800f21a:	4630      	mov	r0, r6
 800f21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800f220:	4b03      	ldr	r3, [pc, #12]	; (800f230 <tcp_output_alloc_header_common+0x88>)
 800f222:	f240 7223 	movw	r2, #1827	; 0x723
 800f226:	4903      	ldr	r1, [pc, #12]	; (800f234 <tcp_output_alloc_header_common+0x8c>)
 800f228:	4803      	ldr	r0, [pc, #12]	; (800f238 <tcp_output_alloc_header_common+0x90>)
 800f22a:	f003 fa91 	bl	8012750 <iprintf>
 800f22e:	e7cf      	b.n	800f1d0 <tcp_output_alloc_header_common+0x28>
 800f230:	0801559c 	.word	0x0801559c
 800f234:	080156e8 	.word	0x080156e8
 800f238:	08013b24 	.word	0x08013b24

0800f23c <tcp_output_alloc_header>:
{
 800f23c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f23e:	b085      	sub	sp, #20
 800f240:	460d      	mov	r5, r1
 800f242:	4616      	mov	r6, r2
 800f244:	461f      	mov	r7, r3
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800f246:	4604      	mov	r4, r0
 800f248:	b1a0      	cbz	r0, 800f274 <tcp_output_alloc_header+0x38>
  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 800f24a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800f24c:	9303      	str	r3, [sp, #12]
 800f24e:	2310      	movs	r3, #16
 800f250:	9302      	str	r3, [sp, #8]
 800f252:	8b23      	ldrh	r3, [r4, #24]
 800f254:	9301      	str	r3, [sp, #4]
 800f256:	8ae3      	ldrh	r3, [r4, #22]
 800f258:	9300      	str	r3, [sp, #0]
 800f25a:	463b      	mov	r3, r7
 800f25c:	4632      	mov	r2, r6
 800f25e:	4629      	mov	r1, r5
 800f260:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f262:	f7ff ffa1 	bl	800f1a8 <tcp_output_alloc_header_common>
  if (p != NULL) {
 800f266:	b118      	cbz	r0, 800f270 <tcp_output_alloc_header+0x34>
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800f268:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800f26a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f26c:	4413      	add	r3, r2
 800f26e:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 800f270:	b005      	add	sp, #20
 800f272:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800f274:	4b03      	ldr	r3, [pc, #12]	; (800f284 <tcp_output_alloc_header+0x48>)
 800f276:	f240 7242 	movw	r2, #1858	; 0x742
 800f27a:	4903      	ldr	r1, [pc, #12]	; (800f288 <tcp_output_alloc_header+0x4c>)
 800f27c:	4803      	ldr	r0, [pc, #12]	; (800f28c <tcp_output_alloc_header+0x50>)
 800f27e:	f003 fa67 	bl	8012750 <iprintf>
 800f282:	e7e2      	b.n	800f24a <tcp_output_alloc_header+0xe>
 800f284:	0801559c 	.word	0x0801559c
 800f288:	08015718 	.word	0x08015718
 800f28c:	08013b24 	.word	0x08013b24

0800f290 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 800f290:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f292:	b085      	sub	sp, #20
 800f294:	4604      	mov	r4, r0
 800f296:	4616      	mov	r6, r2
 800f298:	461d      	mov	r5, r3
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800f29a:	460f      	mov	r7, r1
 800f29c:	b1c9      	cbz	r1, 800f2d2 <tcp_output_control_segment+0x42>
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800f29e:	b374      	cbz	r4, 800f2fe <tcp_output_control_segment+0x6e>
 800f2a0:	7a20      	ldrb	r0, [r4, #8]
 800f2a2:	b9f0      	cbnz	r0, 800f2e2 <tcp_output_control_segment+0x52>
    return ip_route(src, dst);
 800f2a4:	4628      	mov	r0, r5
 800f2a6:	f002 f921 	bl	80114ec <ip4_route>

  netif = tcp_route(pcb, src, dst);
  if (netif == NULL) {
 800f2aa:	4602      	mov	r2, r0
 800f2ac:	b308      	cbz	r0, 800f2f2 <tcp_output_control_segment+0x62>
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 800f2ae:	7ae3      	ldrb	r3, [r4, #11]
      tos = pcb->tos;
 800f2b0:	7aa1      	ldrb	r1, [r4, #10]
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
      tos = 0;
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 800f2b2:	9202      	str	r2, [sp, #8]
 800f2b4:	2206      	movs	r2, #6
 800f2b6:	9201      	str	r2, [sp, #4]
 800f2b8:	9100      	str	r1, [sp, #0]
 800f2ba:	462a      	mov	r2, r5
 800f2bc:	4631      	mov	r1, r6
 800f2be:	4638      	mov	r0, r7
 800f2c0:	f002 fa9c 	bl	80117fc <ip4_output_if>
 800f2c4:	4604      	mov	r4, r0
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 800f2c6:	4638      	mov	r0, r7
 800f2c8:	f7fc fdce 	bl	800be68 <pbuf_free>
  return err;
}
 800f2cc:	4620      	mov	r0, r4
 800f2ce:	b005      	add	sp, #20
 800f2d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800f2d2:	4b0f      	ldr	r3, [pc, #60]	; (800f310 <tcp_output_control_segment+0x80>)
 800f2d4:	f240 7287 	movw	r2, #1927	; 0x787
 800f2d8:	490e      	ldr	r1, [pc, #56]	; (800f314 <tcp_output_control_segment+0x84>)
 800f2da:	480f      	ldr	r0, [pc, #60]	; (800f318 <tcp_output_control_segment+0x88>)
 800f2dc:	f003 fa38 	bl	8012750 <iprintf>
 800f2e0:	e7dd      	b.n	800f29e <tcp_output_control_segment+0xe>
    return netif_get_by_index(pcb->netif_idx);
 800f2e2:	f7fc fcd1 	bl	800bc88 <netif_get_by_index>
  if (netif == NULL) {
 800f2e6:	4602      	mov	r2, r0
 800f2e8:	2800      	cmp	r0, #0
 800f2ea:	d1e0      	bne.n	800f2ae <tcp_output_control_segment+0x1e>
    err = ERR_RTE;
 800f2ec:	f06f 0403 	mvn.w	r4, #3
 800f2f0:	e7e9      	b.n	800f2c6 <tcp_output_control_segment+0x36>
 800f2f2:	f06f 0403 	mvn.w	r4, #3
 800f2f6:	e7e6      	b.n	800f2c6 <tcp_output_control_segment+0x36>
 800f2f8:	f06f 0403 	mvn.w	r4, #3
 800f2fc:	e7e3      	b.n	800f2c6 <tcp_output_control_segment+0x36>
    return ip_route(src, dst);
 800f2fe:	4628      	mov	r0, r5
 800f300:	f002 f8f4 	bl	80114ec <ip4_route>
  if (netif == NULL) {
 800f304:	4602      	mov	r2, r0
 800f306:	2800      	cmp	r0, #0
 800f308:	d0f6      	beq.n	800f2f8 <tcp_output_control_segment+0x68>
      tos = 0;
 800f30a:	2100      	movs	r1, #0
      ttl = TCP_TTL;
 800f30c:	23ff      	movs	r3, #255	; 0xff
 800f30e:	e7d0      	b.n	800f2b2 <tcp_output_control_segment+0x22>
 800f310:	0801559c 	.word	0x0801559c
 800f314:	08015740 	.word	0x08015740
 800f318:	08013b24 	.word	0x08013b24

0800f31c <tcp_write>:
{
 800f31c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f320:	b091      	sub	sp, #68	; 0x44
 800f322:	9107      	str	r1, [sp, #28]
 800f324:	930a      	str	r3, [sp, #40]	; 0x28
  u16_t oversize = 0;
 800f326:	2300      	movs	r3, #0
 800f328:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 800f32c:	b378      	cbz	r0, 800f38e <tcp_write+0x72>
 800f32e:	4692      	mov	sl, r2
 800f330:	4681      	mov	r9, r0
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 800f332:	8e42      	ldrh	r2, [r0, #50]	; 0x32
 800f334:	f8b0 3062 	ldrh.w	r3, [r0, #98]	; 0x62
 800f338:	085b      	lsrs	r3, r3, #1
 800f33a:	4293      	cmp	r3, r2
 800f33c:	bf28      	it	cs
 800f33e:	4613      	movcs	r3, r2
 800f340:	469b      	mov	fp, r3
  mss_local = mss_local ? mss_local : pcb->mss;
 800f342:	2b00      	cmp	r3, #0
 800f344:	bf08      	it	eq
 800f346:	4693      	moveq	fp, r2
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 800f348:	9b07      	ldr	r3, [sp, #28]
 800f34a:	b353      	cbz	r3, 800f3a2 <tcp_write+0x86>
  if ((pcb->state != ESTABLISHED) &&
 800f34c:	7d02      	ldrb	r2, [r0, #20]
      (pcb->state != CLOSE_WAIT) &&
 800f34e:	1e93      	subs	r3, r2, #2
 800f350:	b2db      	uxtb	r3, r3
      (pcb->state != SYN_SENT) &&
 800f352:	2b02      	cmp	r3, #2
 800f354:	d902      	bls.n	800f35c <tcp_write+0x40>
 800f356:	2a07      	cmp	r2, #7
 800f358:	f040 82b1 	bne.w	800f8be <tcp_write+0x5a2>
  } else if (len == 0) {
 800f35c:	f1ba 0f00 	cmp.w	sl, #0
 800f360:	d04e      	beq.n	800f400 <tcp_write+0xe4>
  if (len > pcb->snd_buf) {
 800f362:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 800f366:	4553      	cmp	r3, sl
 800f368:	d325      	bcc.n	800f3b6 <tcp_write+0x9a>
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 800f36a:	f8b9 3066 	ldrh.w	r3, [r9, #102]	; 0x66
 800f36e:	2b08      	cmp	r3, #8
 800f370:	d82a      	bhi.n	800f3c8 <tcp_write+0xac>
  if (pcb->snd_queuelen != 0) {
 800f372:	2b00      	cmp	r3, #0
 800f374:	d039      	beq.n	800f3ea <tcp_write+0xce>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800f376:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d140      	bne.n	800f400 <tcp_write+0xe4>
 800f37e:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 800f382:	b353      	cbz	r3, 800f3da <tcp_write+0xbe>
  queuelen = pcb->snd_queuelen;
 800f384:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
  if (pcb->unsent != NULL) {
 800f388:	f8d9 706c 	ldr.w	r7, [r9, #108]	; 0x6c
 800f38c:	e03e      	b.n	800f40c <tcp_write+0xf0>
  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 800f38e:	4ba0      	ldr	r3, [pc, #640]	; (800f610 <tcp_write+0x2f4>)
 800f390:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 800f394:	499f      	ldr	r1, [pc, #636]	; (800f614 <tcp_write+0x2f8>)
 800f396:	48a0      	ldr	r0, [pc, #640]	; (800f618 <tcp_write+0x2fc>)
 800f398:	f003 f9da 	bl	8012750 <iprintf>
 800f39c:	f06f 000f 	mvn.w	r0, #15
 800f3a0:	e1c3      	b.n	800f72a <tcp_write+0x40e>
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 800f3a2:	4b9b      	ldr	r3, [pc, #620]	; (800f610 <tcp_write+0x2f4>)
 800f3a4:	f240 12ad 	movw	r2, #429	; 0x1ad
 800f3a8:	499c      	ldr	r1, [pc, #624]	; (800f61c <tcp_write+0x300>)
 800f3aa:	489b      	ldr	r0, [pc, #620]	; (800f618 <tcp_write+0x2fc>)
 800f3ac:	f003 f9d0 	bl	8012750 <iprintf>
 800f3b0:	f06f 000f 	mvn.w	r0, #15
 800f3b4:	e1b9      	b.n	800f72a <tcp_write+0x40e>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f3b6:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 800f3ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f3be:	f8a9 301a 	strh.w	r3, [r9, #26]
    return ERR_MEM;
 800f3c2:	f04f 30ff 	mov.w	r0, #4294967295
 800f3c6:	e1b0      	b.n	800f72a <tcp_write+0x40e>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f3c8:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 800f3cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f3d0:	f8a9 301a 	strh.w	r3, [r9, #26]
    return ERR_MEM;
 800f3d4:	f04f 30ff 	mov.w	r0, #4294967295
 800f3d8:	e1a7      	b.n	800f72a <tcp_write+0x40e>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 800f3da:	4b8d      	ldr	r3, [pc, #564]	; (800f610 <tcp_write+0x2f4>)
 800f3dc:	f240 1255 	movw	r2, #341	; 0x155
 800f3e0:	498f      	ldr	r1, [pc, #572]	; (800f620 <tcp_write+0x304>)
 800f3e2:	488d      	ldr	r0, [pc, #564]	; (800f618 <tcp_write+0x2fc>)
 800f3e4:	f003 f9b4 	bl	8012750 <iprintf>
 800f3e8:	e00a      	b.n	800f400 <tcp_write+0xe4>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 800f3ea:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d046      	beq.n	800f480 <tcp_write+0x164>
 800f3f2:	4b87      	ldr	r3, [pc, #540]	; (800f610 <tcp_write+0x2f4>)
 800f3f4:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800f3f8:	498a      	ldr	r1, [pc, #552]	; (800f624 <tcp_write+0x308>)
 800f3fa:	4887      	ldr	r0, [pc, #540]	; (800f618 <tcp_write+0x2fc>)
 800f3fc:	f003 f9a8 	bl	8012750 <iprintf>
  queuelen = pcb->snd_queuelen;
 800f400:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
  if (pcb->unsent != NULL) {
 800f404:	f8d9 706c 	ldr.w	r7, [r9, #108]	; 0x6c
 800f408:	2f00      	cmp	r7, #0
 800f40a:	d03f      	beq.n	800f48c <tcp_write+0x170>
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800f40c:	9709      	str	r7, [sp, #36]	; 0x24
 800f40e:	683f      	ldr	r7, [r7, #0]
 800f410:	2f00      	cmp	r7, #0
 800f412:	d1fb      	bne.n	800f40c <tcp_write+0xf0>
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 800f414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f416:	7a9d      	ldrb	r5, [r3, #10]
 800f418:	00ad      	lsls	r5, r5, #2
 800f41a:	f005 0504 	and.w	r5, r5, #4
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800f41e:	891b      	ldrh	r3, [r3, #8]
 800f420:	442b      	add	r3, r5
 800f422:	459b      	cmp	fp, r3
 800f424:	db41      	blt.n	800f4aa <tcp_write+0x18e>
    space = mss_local - (last_unsent->len + unsent_optlen);
 800f426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f428:	891c      	ldrh	r4, [r3, #8]
 800f42a:	ebab 0404 	sub.w	r4, fp, r4
 800f42e:	1b64      	subs	r4, r4, r5
 800f430:	b2a4      	uxth	r4, r4
    oversize = pcb->unsent_oversize;
 800f432:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 800f436:	930b      	str	r3, [sp, #44]	; 0x2c
 800f438:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    if (oversize > 0) {
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d044      	beq.n	800f4ca <tcp_write+0x1ae>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 800f440:	42a3      	cmp	r3, r4
 800f442:	d83a      	bhi.n	800f4ba <tcp_write+0x19e>
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 800f444:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800f448:	461a      	mov	r2, r3
 800f44a:	4553      	cmp	r3, sl
 800f44c:	bf28      	it	cs
 800f44e:	4652      	movcs	r2, sl
 800f450:	42a2      	cmp	r2, r4
 800f452:	bf28      	it	cs
 800f454:	4622      	movcs	r2, r4
 800f456:	920b      	str	r2, [sp, #44]	; 0x2c
      oversize -= oversize_used;
 800f458:	1a9b      	subs	r3, r3, r2
 800f45a:	b29b      	uxth	r3, r3
 800f45c:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
      space -= oversize_used;
 800f460:	1aa4      	subs	r4, r4, r2
 800f462:	b2a4      	uxth	r4, r4
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 800f464:	2b00      	cmp	r3, #0
 800f466:	d072      	beq.n	800f54e <tcp_write+0x232>
 800f468:	4592      	cmp	sl, r2
 800f46a:	d070      	beq.n	800f54e <tcp_write+0x232>
 800f46c:	4b68      	ldr	r3, [pc, #416]	; (800f610 <tcp_write+0x2f4>)
 800f46e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f472:	496d      	ldr	r1, [pc, #436]	; (800f628 <tcp_write+0x30c>)
 800f474:	4868      	ldr	r0, [pc, #416]	; (800f618 <tcp_write+0x2fc>)
 800f476:	f003 f96b 	bl	8012750 <iprintf>
 800f47a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800f47e:	e025      	b.n	800f4cc <tcp_write+0x1b0>
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 800f480:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 800f484:	2b00      	cmp	r3, #0
 800f486:	d1b4      	bne.n	800f3f2 <tcp_write+0xd6>
  queuelen = pcb->snd_queuelen;
 800f488:	f8b9 6066 	ldrh.w	r6, [r9, #102]	; 0x66
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 800f48c:	f8b9 3068 	ldrh.w	r3, [r9, #104]	; 0x68
 800f490:	2b00      	cmp	r3, #0
 800f492:	f040 808d 	bne.w	800f5b0 <tcp_write+0x294>
  while (pos < len) {
 800f496:	f1ba 0f00 	cmp.w	sl, #0
 800f49a:	f000 822d 	beq.w	800f8f8 <tcp_write+0x5dc>
 800f49e:	2400      	movs	r4, #0
 800f4a0:	9409      	str	r4, [sp, #36]	; 0x24
 800f4a2:	940b      	str	r4, [sp, #44]	; 0x2c
 800f4a4:	940d      	str	r4, [sp, #52]	; 0x34
 800f4a6:	940c      	str	r4, [sp, #48]	; 0x30
 800f4a8:	e152      	b.n	800f750 <tcp_write+0x434>
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 800f4aa:	4b59      	ldr	r3, [pc, #356]	; (800f610 <tcp_write+0x2f4>)
 800f4ac:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800f4b0:	495e      	ldr	r1, [pc, #376]	; (800f62c <tcp_write+0x310>)
 800f4b2:	4859      	ldr	r0, [pc, #356]	; (800f618 <tcp_write+0x2fc>)
 800f4b4:	f003 f94c 	bl	8012750 <iprintf>
 800f4b8:	e7b5      	b.n	800f426 <tcp_write+0x10a>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 800f4ba:	4b55      	ldr	r3, [pc, #340]	; (800f610 <tcp_write+0x2f4>)
 800f4bc:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 800f4c0:	495b      	ldr	r1, [pc, #364]	; (800f630 <tcp_write+0x314>)
 800f4c2:	4855      	ldr	r0, [pc, #340]	; (800f618 <tcp_write+0x2fc>)
 800f4c4:	f003 f944 	bl	8012750 <iprintf>
 800f4c8:	e7bc      	b.n	800f444 <tcp_write+0x128>
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 800f4ca:	46b8      	mov	r8, r7
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 800f4cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f4ce:	459a      	cmp	sl, r3
 800f4d0:	f240 8138 	bls.w	800f744 <tcp_write+0x428>
 800f4d4:	2c00      	cmp	r4, #0
 800f4d6:	f000 8135 	beq.w	800f744 <tcp_write+0x428>
 800f4da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f4dc:	8912      	ldrh	r2, [r2, #8]
 800f4de:	920d      	str	r2, [sp, #52]	; 0x34
 800f4e0:	2a00      	cmp	r2, #0
 800f4e2:	d06d      	beq.n	800f5c0 <tcp_write+0x2a4>
      u16_t seglen = LWIP_MIN(space, len - pos);
 800f4e4:	ebaa 0803 	sub.w	r8, sl, r3
 800f4e8:	45a0      	cmp	r8, r4
 800f4ea:	bfa8      	it	ge
 800f4ec:	46a0      	movge	r8, r4
 800f4ee:	fa1f f588 	uxth.w	r5, r8
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 800f4f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4f4:	f013 0f01 	tst.w	r3, #1
 800f4f8:	d12c      	bne.n	800f554 <tcp_write+0x238>
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 800f4fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4fc:	685a      	ldr	r2, [r3, #4]
 800f4fe:	4613      	mov	r3, r2
 800f500:	6812      	ldr	r2, [r2, #0]
 800f502:	2a00      	cmp	r2, #0
 800f504:	d1fb      	bne.n	800f4fe <tcp_write+0x1e2>
 800f506:	920c      	str	r2, [sp, #48]	; 0x30
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 800f508:	7b1a      	ldrb	r2, [r3, #12]
 800f50a:	f012 0fc0 	tst.w	r2, #192	; 0xc0
 800f50e:	d105      	bne.n	800f51c <tcp_write+0x200>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 800f510:	895a      	ldrh	r2, [r3, #10]
 800f512:	685b      	ldr	r3, [r3, #4]
 800f514:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 800f516:	9a07      	ldr	r2, [sp, #28]
 800f518:	429a      	cmp	r2, r3
 800f51a:	d03c      	beq.n	800f596 <tcp_write+0x27a>
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 800f51c:	2201      	movs	r2, #1
 800f51e:	4629      	mov	r1, r5
 800f520:	2000      	movs	r0, #0
 800f522:	f7fc fd11 	bl	800bf48 <pbuf_alloc>
 800f526:	900c      	str	r0, [sp, #48]	; 0x30
 800f528:	2800      	cmp	r0, #0
 800f52a:	f000 81c1 	beq.w	800f8b0 <tcp_write+0x594>
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 800f52e:	9b07      	ldr	r3, [sp, #28]
 800f530:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f532:	4413      	add	r3, r2
 800f534:	6043      	str	r3, [r0, #4]
          queuelen += pbuf_clen(concat_p);
 800f536:	f7fc fe0f 	bl	800c158 <pbuf_clen>
 800f53a:	4406      	add	r6, r0
 800f53c:	b2b6      	uxth	r6, r6
  u16_t extendlen = 0;
 800f53e:	2300      	movs	r3, #0
 800f540:	930d      	str	r3, [sp, #52]	; 0x34
      pos += seglen;
 800f542:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f544:	18ec      	adds	r4, r5, r3
 800f546:	b2a4      	uxth	r4, r4
 800f548:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800f54c:	e0fe      	b.n	800f74c <tcp_write+0x430>
 800f54e:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800f552:	e7bb      	b.n	800f4cc <tcp_write+0x1b0>
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 800f554:	2301      	movs	r3, #1
 800f556:	9302      	str	r3, [sp, #8]
 800f558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f55a:	9301      	str	r3, [sp, #4]
 800f55c:	f8cd 9000 	str.w	r9, [sp]
 800f560:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 800f564:	4622      	mov	r2, r4
 800f566:	4629      	mov	r1, r5
 800f568:	2000      	movs	r0, #0
 800f56a:	f7ff fd4d 	bl	800f008 <tcp_pbuf_prealloc>
 800f56e:	4604      	mov	r4, r0
 800f570:	900c      	str	r0, [sp, #48]	; 0x30
 800f572:	2800      	cmp	r0, #0
 800f574:	f000 819c 	beq.w	800f8b0 <tcp_write+0x594>
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 800f578:	462a      	mov	r2, r5
 800f57a:	9b07      	ldr	r3, [sp, #28]
 800f57c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f57e:	1859      	adds	r1, r3, r1
 800f580:	6840      	ldr	r0, [r0, #4]
 800f582:	f003 f874 	bl	801266e <memcpy>
        queuelen += pbuf_clen(concat_p);
 800f586:	4620      	mov	r0, r4
 800f588:	f7fc fde6 	bl	800c158 <pbuf_clen>
 800f58c:	4406      	add	r6, r0
 800f58e:	b2b6      	uxth	r6, r6
  u16_t extendlen = 0;
 800f590:	2300      	movs	r3, #0
 800f592:	930d      	str	r3, [sp, #52]	; 0x34
 800f594:	e7d5      	b.n	800f542 <tcp_write+0x226>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 800f596:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f598:	b90b      	cbnz	r3, 800f59e <tcp_write+0x282>
          extendlen = seglen;
 800f59a:	950d      	str	r5, [sp, #52]	; 0x34
 800f59c:	e7d1      	b.n	800f542 <tcp_write+0x226>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 800f59e:	4b1c      	ldr	r3, [pc, #112]	; (800f610 <tcp_write+0x2f4>)
 800f5a0:	f240 2231 	movw	r2, #561	; 0x231
 800f5a4:	4923      	ldr	r1, [pc, #140]	; (800f634 <tcp_write+0x318>)
 800f5a6:	481c      	ldr	r0, [pc, #112]	; (800f618 <tcp_write+0x2fc>)
 800f5a8:	f003 f8d2 	bl	8012750 <iprintf>
          extendlen = seglen;
 800f5ac:	950d      	str	r5, [sp, #52]	; 0x34
 800f5ae:	e7c8      	b.n	800f542 <tcp_write+0x226>
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 800f5b0:	4b17      	ldr	r3, [pc, #92]	; (800f610 <tcp_write+0x2f4>)
 800f5b2:	f240 224a 	movw	r2, #586	; 0x24a
 800f5b6:	4920      	ldr	r1, [pc, #128]	; (800f638 <tcp_write+0x31c>)
 800f5b8:	4817      	ldr	r0, [pc, #92]	; (800f618 <tcp_write+0x2fc>)
 800f5ba:	f003 f8c9 	bl	8012750 <iprintf>
 800f5be:	e76a      	b.n	800f496 <tcp_write+0x17a>
  struct pbuf *concat_p = NULL;
 800f5c0:	970c      	str	r7, [sp, #48]	; 0x30
 800f5c2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800f5c4:	e0c4      	b.n	800f750 <tcp_write+0x434>
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 800f5c6:	fab7 f387 	clz	r3, r7
 800f5ca:	095b      	lsrs	r3, r3, #5
 800f5cc:	9302      	str	r3, [sp, #8]
 800f5ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f5d0:	9301      	str	r3, [sp, #4]
 800f5d2:	f8cd 9000 	str.w	r9, [sp]
 800f5d6:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
 800f5da:	465a      	mov	r2, fp
 800f5dc:	4629      	mov	r1, r5
 800f5de:	2036      	movs	r0, #54	; 0x36
 800f5e0:	f7ff fd12 	bl	800f008 <tcp_pbuf_prealloc>
 800f5e4:	4680      	mov	r8, r0
 800f5e6:	2800      	cmp	r0, #0
 800f5e8:	d07f      	beq.n	800f6ea <tcp_write+0x3ce>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 800f5ea:	8943      	ldrh	r3, [r0, #10]
 800f5ec:	42ab      	cmp	r3, r5
 800f5ee:	d307      	bcc.n	800f600 <tcp_write+0x2e4>
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 800f5f0:	462a      	mov	r2, r5
 800f5f2:	9b07      	ldr	r3, [sp, #28]
 800f5f4:	1919      	adds	r1, r3, r4
 800f5f6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f5fa:	f003 f838 	bl	801266e <memcpy>
 800f5fe:	e03d      	b.n	800f67c <tcp_write+0x360>
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 800f600:	4b03      	ldr	r3, [pc, #12]	; (800f610 <tcp_write+0x2f4>)
 800f602:	f240 2266 	movw	r2, #614	; 0x266
 800f606:	490d      	ldr	r1, [pc, #52]	; (800f63c <tcp_write+0x320>)
 800f608:	4803      	ldr	r0, [pc, #12]	; (800f618 <tcp_write+0x2fc>)
 800f60a:	f003 f8a1 	bl	8012750 <iprintf>
 800f60e:	e7ef      	b.n	800f5f0 <tcp_write+0x2d4>
 800f610:	0801559c 	.word	0x0801559c
 800f614:	0801576c 	.word	0x0801576c
 800f618:	08013b24 	.word	0x08013b24
 800f61c:	08015784 	.word	0x08015784
 800f620:	080157b8 	.word	0x080157b8
 800f624:	080157f4 	.word	0x080157f4
 800f628:	08015860 	.word	0x08015860
 800f62c:	08015828 	.word	0x08015828
 800f630:	08015840 	.word	0x08015840
 800f634:	08015880 	.word	0x08015880
 800f638:	080158ac 	.word	0x080158ac
 800f63c:	080158dc 	.word	0x080158dc
      LWIP_ASSERT("oversize == 0", oversize == 0);
 800f640:	4ba7      	ldr	r3, [pc, #668]	; (800f8e0 <tcp_write+0x5c4>)
 800f642:	f240 2271 	movw	r2, #625	; 0x271
 800f646:	49a7      	ldr	r1, [pc, #668]	; (800f8e4 <tcp_write+0x5c8>)
 800f648:	48a7      	ldr	r0, [pc, #668]	; (800f8e8 <tcp_write+0x5cc>)
 800f64a:	f003 f881 	bl	8012750 <iprintf>
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 800f64e:	2201      	movs	r2, #1
 800f650:	4629      	mov	r1, r5
 800f652:	2036      	movs	r0, #54	; 0x36
 800f654:	f7fc fc78 	bl	800bf48 <pbuf_alloc>
 800f658:	9006      	str	r0, [sp, #24]
 800f65a:	2800      	cmp	r0, #0
 800f65c:	d045      	beq.n	800f6ea <tcp_write+0x3ce>
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 800f65e:	9b07      	ldr	r3, [sp, #28]
 800f660:	4423      	add	r3, r4
 800f662:	6043      	str	r3, [r0, #4]
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800f664:	f44f 7220 	mov.w	r2, #640	; 0x280
 800f668:	2100      	movs	r1, #0
 800f66a:	2036      	movs	r0, #54	; 0x36
 800f66c:	f7fc fc6c 	bl	800bf48 <pbuf_alloc>
 800f670:	4680      	mov	r8, r0
 800f672:	2800      	cmp	r0, #0
 800f674:	d032      	beq.n	800f6dc <tcp_write+0x3c0>
      pbuf_cat(p/*header*/, p2/*data*/);
 800f676:	9906      	ldr	r1, [sp, #24]
 800f678:	f7fc fd96 	bl	800c1a8 <pbuf_cat>
    queuelen += pbuf_clen(p);
 800f67c:	4640      	mov	r0, r8
 800f67e:	f7fc fd6b 	bl	800c158 <pbuf_clen>
 800f682:	4406      	add	r6, r0
 800f684:	b2b6      	uxth	r6, r6
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 800f686:	2e09      	cmp	r6, #9
 800f688:	d82c      	bhi.n	800f6e4 <tcp_write+0x3c8>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800f68a:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
 800f68e:	2200      	movs	r2, #0
 800f690:	9200      	str	r2, [sp, #0]
 800f692:	4423      	add	r3, r4
 800f694:	4641      	mov	r1, r8
 800f696:	4648      	mov	r0, r9
 800f698:	f7ff fd12 	bl	800f0c0 <tcp_create_segment>
 800f69c:	4680      	mov	r8, r0
 800f69e:	b320      	cbz	r0, 800f6ea <tcp_write+0x3ce>
    if (queue == NULL) {
 800f6a0:	2f00      	cmp	r7, #0
 800f6a2:	d04d      	beq.n	800f740 <tcp_write+0x424>
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 800f6a4:	9b05      	ldr	r3, [sp, #20]
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d042      	beq.n	800f730 <tcp_write+0x414>
      prev_seg->next = seg;
 800f6aa:	9b05      	ldr	r3, [sp, #20]
 800f6ac:	f8c3 8000 	str.w	r8, [r3]
    pos += seglen;
 800f6b0:	442c      	add	r4, r5
 800f6b2:	b2a4      	uxth	r4, r4
  while (pos < len) {
 800f6b4:	45a2      	cmp	sl, r4
 800f6b6:	d952      	bls.n	800f75e <tcp_write+0x442>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800f6b8:	f8cd 8014 	str.w	r8, [sp, #20]
    u16_t left = len - pos;
 800f6bc:	ebaa 0504 	sub.w	r5, sl, r4
    u16_t seglen = LWIP_MIN(left, max_len);
 800f6c0:	b2ad      	uxth	r5, r5
 800f6c2:	455d      	cmp	r5, fp
 800f6c4:	bf28      	it	cs
 800f6c6:	465d      	movcs	r5, fp
 800f6c8:	b2ad      	uxth	r5, r5
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 800f6ca:	9b08      	ldr	r3, [sp, #32]
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	f47f af7a 	bne.w	800f5c6 <tcp_write+0x2aa>
      LWIP_ASSERT("oversize == 0", oversize == 0);
 800f6d2:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d0b9      	beq.n	800f64e <tcp_write+0x332>
 800f6da:	e7b1      	b.n	800f640 <tcp_write+0x324>
        pbuf_free(p2);
 800f6dc:	9806      	ldr	r0, [sp, #24]
 800f6de:	f7fc fbc3 	bl	800be68 <pbuf_free>
        goto memerr;
 800f6e2:	e002      	b.n	800f6ea <tcp_write+0x3ce>
      pbuf_free(p);
 800f6e4:	4640      	mov	r0, r8
 800f6e6:	f7fc fbbf 	bl	800be68 <pbuf_free>
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f6ea:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 800f6ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f6f2:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (concat_p != NULL) {
 800f6f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f6f8:	b113      	cbz	r3, 800f700 <tcp_write+0x3e4>
    pbuf_free(concat_p);
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	f7fc fbb4 	bl	800be68 <pbuf_free>
  if (queue != NULL) {
 800f700:	b117      	cbz	r7, 800f708 <tcp_write+0x3ec>
    tcp_segs_free(queue);
 800f702:	4638      	mov	r0, r7
 800f704:	f7fd f875 	bl	800c7f2 <tcp_segs_free>
  if (pcb->snd_queuelen != 0) {
 800f708:	f8b9 3066 	ldrh.w	r3, [r9, #102]	; 0x66
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	f000 80c9 	beq.w	800f8a4 <tcp_write+0x588>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 800f712:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 800f716:	2b00      	cmp	r3, #0
 800f718:	f040 80c7 	bne.w	800f8aa <tcp_write+0x58e>
 800f71c:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 800f720:	2b00      	cmp	r3, #0
 800f722:	f000 80b1 	beq.w	800f888 <tcp_write+0x56c>
  return ERR_MEM;
 800f726:	f04f 30ff 	mov.w	r0, #4294967295
}
 800f72a:	b011      	add	sp, #68	; 0x44
 800f72c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 800f730:	4b6b      	ldr	r3, [pc, #428]	; (800f8e0 <tcp_write+0x5c4>)
 800f732:	f240 22ab 	movw	r2, #683	; 0x2ab
 800f736:	496d      	ldr	r1, [pc, #436]	; (800f8ec <tcp_write+0x5d0>)
 800f738:	486b      	ldr	r0, [pc, #428]	; (800f8e8 <tcp_write+0x5cc>)
 800f73a:	f003 f809 	bl	8012750 <iprintf>
 800f73e:	e7b4      	b.n	800f6aa <tcp_write+0x38e>
    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 800f740:	4607      	mov	r7, r0
 800f742:	e7b5      	b.n	800f6b0 <tcp_write+0x394>
 800f744:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  struct pbuf *concat_p = NULL;
 800f746:	970c      	str	r7, [sp, #48]	; 0x30
  u16_t extendlen = 0;
 800f748:	2300      	movs	r3, #0
 800f74a:	930d      	str	r3, [sp, #52]	; 0x34
  while (pos < len) {
 800f74c:	45a2      	cmp	sl, r4
 800f74e:	d906      	bls.n	800f75e <tcp_write+0x442>
 800f750:	2700      	movs	r7, #0
 800f752:	9705      	str	r7, [sp, #20]
    if (apiflags & TCP_WRITE_FLAG_COPY) {
 800f754:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f756:	f003 0301 	and.w	r3, r3, #1
 800f75a:	9308      	str	r3, [sp, #32]
 800f75c:	e7ae      	b.n	800f6bc <tcp_write+0x3a0>
  if (oversize_used > 0) {
 800f75e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800f760:	2d00      	cmp	r5, #0
 800f762:	f000 80d0 	beq.w	800f906 <tcp_write+0x5ea>
    for (p = last_unsent->p; p; p = p->next) {
 800f766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f768:	685c      	ldr	r4, [r3, #4]
 800f76a:	b1b4      	cbz	r4, 800f79a <tcp_write+0x47e>
 800f76c:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800f770:	e000      	b.n	800f774 <tcp_write+0x458>
  u16_t extendlen = 0;
 800f772:	461c      	mov	r4, r3
      p->tot_len += oversize_used;
 800f774:	8923      	ldrh	r3, [r4, #8]
 800f776:	442b      	add	r3, r5
 800f778:	8123      	strh	r3, [r4, #8]
      if (p->next == NULL) {
 800f77a:	6823      	ldr	r3, [r4, #0]
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d1f8      	bne.n	800f772 <tcp_write+0x456>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 800f780:	8963      	ldrh	r3, [r4, #10]
 800f782:	6860      	ldr	r0, [r4, #4]
 800f784:	462a      	mov	r2, r5
 800f786:	4659      	mov	r1, fp
 800f788:	4418      	add	r0, r3
 800f78a:	f002 ff70 	bl	801266e <memcpy>
        p->len += oversize_used;
 800f78e:	8963      	ldrh	r3, [r4, #10]
 800f790:	442b      	add	r3, r5
 800f792:	8163      	strh	r3, [r4, #10]
    for (p = last_unsent->p; p; p = p->next) {
 800f794:	6823      	ldr	r3, [r4, #0]
 800f796:	2b00      	cmp	r3, #0
 800f798:	d1eb      	bne.n	800f772 <tcp_write+0x456>
    last_unsent->len += oversize_used;
 800f79a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f79c:	8913      	ldrh	r3, [r2, #8]
 800f79e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f7a0:	4419      	add	r1, r3
 800f7a2:	8111      	strh	r1, [r2, #8]
  pcb->unsent_oversize = oversize;
 800f7a4:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800f7a8:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 800f7ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	f000 8088 	beq.w	800f8c4 <tcp_write+0x5a8>
    pbuf_cat(last_unsent->p, concat_p);
 800f7b4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f7b6:	4629      	mov	r1, r5
 800f7b8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800f7ba:	6860      	ldr	r0, [r4, #4]
 800f7bc:	f7fc fcf4 	bl	800c1a8 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 800f7c0:	8923      	ldrh	r3, [r4, #8]
 800f7c2:	892a      	ldrh	r2, [r5, #8]
 800f7c4:	4413      	add	r3, r2
 800f7c6:	8123      	strh	r3, [r4, #8]
    last_unsent->next = queue;
 800f7c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f7ca:	601f      	str	r7, [r3, #0]
  pcb->snd_lbb += len;
 800f7cc:	f8d9 305c 	ldr.w	r3, [r9, #92]	; 0x5c
 800f7d0:	4453      	add	r3, sl
 800f7d2:	f8c9 305c 	str.w	r3, [r9, #92]	; 0x5c
  pcb->snd_buf -= len;
 800f7d6:	f8b9 3064 	ldrh.w	r3, [r9, #100]	; 0x64
 800f7da:	eba3 0a0a 	sub.w	sl, r3, sl
 800f7de:	f8a9 a064 	strh.w	sl, [r9, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 800f7e2:	f8a9 6066 	strh.w	r6, [r9, #102]	; 0x66
  if (pcb->snd_queuelen != 0) {
 800f7e6:	b11e      	cbz	r6, 800f7f0 <tcp_write+0x4d4>
    LWIP_ASSERT("tcp_write: valid queue length",
 800f7e8:	f8d9 3070 	ldr.w	r3, [r9, #112]	; 0x70
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d035      	beq.n	800f85c <tcp_write+0x540>
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 800f7f0:	f1b8 0f00 	cmp.w	r8, #0
 800f7f4:	d052      	beq.n	800f89c <tcp_write+0x580>
 800f7f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f7fa:	2b00      	cmp	r3, #0
 800f7fc:	d050      	beq.n	800f8a0 <tcp_write+0x584>
 800f7fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f800:	f012 0f02 	tst.w	r2, #2
 800f804:	d036      	beq.n	800f874 <tcp_write+0x558>
  return ERR_OK;
 800f806:	2000      	movs	r0, #0
 800f808:	e78f      	b.n	800f72a <tcp_write+0x40e>
  } else if (extendlen > 0) {
 800f80a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f80c:	b303      	cbz	r3, 800f850 <tcp_write+0x534>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 800f80e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f810:	2b00      	cmp	r3, #0
 800f812:	d15a      	bne.n	800f8ca <tcp_write+0x5ae>
 800f814:	4b32      	ldr	r3, [pc, #200]	; (800f8e0 <tcp_write+0x5c4>)
 800f816:	f240 22e6 	movw	r2, #742	; 0x2e6
 800f81a:	4935      	ldr	r1, [pc, #212]	; (800f8f0 <tcp_write+0x5d4>)
 800f81c:	4832      	ldr	r0, [pc, #200]	; (800f8e8 <tcp_write+0x5cc>)
 800f81e:	f002 ff97 	bl	8012750 <iprintf>
 800f822:	e056      	b.n	800f8d2 <tcp_write+0x5b6>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f824:	461a      	mov	r2, r3
      p->tot_len += extendlen;
 800f826:	890b      	ldrh	r3, [r1, #8]
 800f828:	4403      	add	r3, r0
 800f82a:	810b      	strh	r3, [r1, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f82c:	6813      	ldr	r3, [r2, #0]
 800f82e:	4611      	mov	r1, r2
 800f830:	2b00      	cmp	r3, #0
 800f832:	d1f7      	bne.n	800f824 <tcp_write+0x508>
    p->tot_len += extendlen;
 800f834:	8913      	ldrh	r3, [r2, #8]
 800f836:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f838:	440b      	add	r3, r1
 800f83a:	8113      	strh	r3, [r2, #8]
    p->len += extendlen;
 800f83c:	8953      	ldrh	r3, [r2, #10]
 800f83e:	440b      	add	r3, r1
 800f840:	8153      	strh	r3, [r2, #10]
    last_unsent->len += extendlen;
 800f842:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f844:	8913      	ldrh	r3, [r2, #8]
 800f846:	440b      	add	r3, r1
 800f848:	8113      	strh	r3, [r2, #8]
 800f84a:	e7bd      	b.n	800f7c8 <tcp_write+0x4ac>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f84c:	460a      	mov	r2, r1
 800f84e:	e7f1      	b.n	800f834 <tcp_write+0x518>
  if (last_unsent == NULL) {
 800f850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f852:	2b00      	cmp	r3, #0
 800f854:	d1b8      	bne.n	800f7c8 <tcp_write+0x4ac>
    pcb->unsent = queue;
 800f856:	f8c9 706c 	str.w	r7, [r9, #108]	; 0x6c
 800f85a:	e7b7      	b.n	800f7cc <tcp_write+0x4b0>
    LWIP_ASSERT("tcp_write: valid queue length",
 800f85c:	f8d9 306c 	ldr.w	r3, [r9, #108]	; 0x6c
 800f860:	2b00      	cmp	r3, #0
 800f862:	d1c5      	bne.n	800f7f0 <tcp_write+0x4d4>
 800f864:	4b1e      	ldr	r3, [pc, #120]	; (800f8e0 <tcp_write+0x5c4>)
 800f866:	f240 3212 	movw	r2, #786	; 0x312
 800f86a:	4922      	ldr	r1, [pc, #136]	; (800f8f4 <tcp_write+0x5d8>)
 800f86c:	481e      	ldr	r0, [pc, #120]	; (800f8e8 <tcp_write+0x5cc>)
 800f86e:	f002 ff6f 	bl	8012750 <iprintf>
 800f872:	e7bd      	b.n	800f7f0 <tcp_write+0x4d4>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 800f874:	899c      	ldrh	r4, [r3, #12]
 800f876:	2008      	movs	r0, #8
 800f878:	f7fb fce8 	bl	800b24c <lwip_htons>
 800f87c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f880:	4304      	orrs	r4, r0
 800f882:	819c      	strh	r4, [r3, #12]
  return ERR_OK;
 800f884:	2000      	movs	r0, #0
 800f886:	e750      	b.n	800f72a <tcp_write+0x40e>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 800f888:	4b15      	ldr	r3, [pc, #84]	; (800f8e0 <tcp_write+0x5c4>)
 800f88a:	f240 3227 	movw	r2, #807	; 0x327
 800f88e:	4919      	ldr	r1, [pc, #100]	; (800f8f4 <tcp_write+0x5d8>)
 800f890:	4815      	ldr	r0, [pc, #84]	; (800f8e8 <tcp_write+0x5cc>)
 800f892:	f002 ff5d 	bl	8012750 <iprintf>
  return ERR_MEM;
 800f896:	f04f 30ff 	mov.w	r0, #4294967295
 800f89a:	e746      	b.n	800f72a <tcp_write+0x40e>
  return ERR_OK;
 800f89c:	2000      	movs	r0, #0
 800f89e:	e744      	b.n	800f72a <tcp_write+0x40e>
 800f8a0:	2000      	movs	r0, #0
 800f8a2:	e742      	b.n	800f72a <tcp_write+0x40e>
  return ERR_MEM;
 800f8a4:	f04f 30ff 	mov.w	r0, #4294967295
 800f8a8:	e73f      	b.n	800f72a <tcp_write+0x40e>
 800f8aa:	f04f 30ff 	mov.w	r0, #4294967295
 800f8ae:	e73c      	b.n	800f72a <tcp_write+0x40e>
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800f8b0:	f8b9 301a 	ldrh.w	r3, [r9, #26]
 800f8b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f8b8:	f8a9 301a 	strh.w	r3, [r9, #26]
  if (queue != NULL) {
 800f8bc:	e724      	b.n	800f708 <tcp_write+0x3ec>
    return ERR_CONN;
 800f8be:	f06f 000a 	mvn.w	r0, #10
  if (err != ERR_OK) {
 800f8c2:	e732      	b.n	800f72a <tcp_write+0x40e>
  } else if (extendlen > 0) {
 800f8c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d0c2      	beq.n	800f850 <tcp_write+0x534>
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 800f8ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8cc:	685b      	ldr	r3, [r3, #4]
 800f8ce:	2b00      	cmp	r3, #0
 800f8d0:	d0a0      	beq.n	800f814 <tcp_write+0x4f8>
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 800f8d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8d4:	6859      	ldr	r1, [r3, #4]
 800f8d6:	680a      	ldr	r2, [r1, #0]
 800f8d8:	2a00      	cmp	r2, #0
 800f8da:	d0b7      	beq.n	800f84c <tcp_write+0x530>
 800f8dc:	980d      	ldr	r0, [sp, #52]	; 0x34
 800f8de:	e7a2      	b.n	800f826 <tcp_write+0x50a>
 800f8e0:	0801559c 	.word	0x0801559c
 800f8e4:	0801591c 	.word	0x0801591c
 800f8e8:	08013b24 	.word	0x08013b24
 800f8ec:	0801592c 	.word	0x0801592c
 800f8f0:	08015978 	.word	0x08015978
 800f8f4:	080159b0 	.word	0x080159b0
  while (pos < len) {
 800f8f8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800f8fc:	2300      	movs	r3, #0
 800f8fe:	9309      	str	r3, [sp, #36]	; 0x24
 800f900:	930c      	str	r3, [sp, #48]	; 0x30
 800f902:	461f      	mov	r7, r3
 800f904:	4698      	mov	r8, r3
  pcb->unsent_oversize = oversize;
 800f906:	f8bd 303e 	ldrh.w	r3, [sp, #62]	; 0x3e
 800f90a:	f8a9 3068 	strh.w	r3, [r9, #104]	; 0x68
  if (concat_p != NULL) {
 800f90e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f910:	2b00      	cmp	r3, #0
 800f912:	f43f af7a 	beq.w	800f80a <tcp_write+0x4ee>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 800f916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f918:	2b00      	cmp	r3, #0
 800f91a:	f47f af4b 	bne.w	800f7b4 <tcp_write+0x498>
 800f91e:	4b04      	ldr	r3, [pc, #16]	; (800f930 <tcp_write+0x614>)
 800f920:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 800f924:	4903      	ldr	r1, [pc, #12]	; (800f934 <tcp_write+0x618>)
 800f926:	4804      	ldr	r0, [pc, #16]	; (800f938 <tcp_write+0x61c>)
 800f928:	f002 ff12 	bl	8012750 <iprintf>
 800f92c:	e742      	b.n	800f7b4 <tcp_write+0x498>
 800f92e:	bf00      	nop
 800f930:	0801559c 	.word	0x0801559c
 800f934:	08015940 	.word	0x08015940
 800f938:	08013b24 	.word	0x08013b24

0800f93c <tcp_split_unsent_seg>:
{
 800f93c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f940:	b083      	sub	sp, #12
 800f942:	460c      	mov	r4, r1
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800f944:	4607      	mov	r7, r0
 800f946:	2800      	cmp	r0, #0
 800f948:	d03a      	beq.n	800f9c0 <tcp_split_unsent_seg+0x84>
  useg = pcb->unsent;
 800f94a:	6efd      	ldr	r5, [r7, #108]	; 0x6c
  if (useg == NULL) {
 800f94c:	2d00      	cmp	r5, #0
 800f94e:	f000 80b9 	beq.w	800fac4 <tcp_split_unsent_seg+0x188>
  if (split == 0) {
 800f952:	2c00      	cmp	r4, #0
 800f954:	d03c      	beq.n	800f9d0 <tcp_split_unsent_seg+0x94>
  if (useg->len <= split) {
 800f956:	892b      	ldrh	r3, [r5, #8]
 800f958:	42a3      	cmp	r3, r4
 800f95a:	f240 80b6 	bls.w	800faca <tcp_split_unsent_seg+0x18e>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800f95e:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f960:	42a3      	cmp	r3, r4
 800f962:	d33f      	bcc.n	800f9e4 <tcp_split_unsent_seg+0xa8>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 800f964:	892b      	ldrh	r3, [r5, #8]
 800f966:	2b00      	cmp	r3, #0
 800f968:	d044      	beq.n	800f9f4 <tcp_split_unsent_seg+0xb8>
  optflags = useg->flags;
 800f96a:	f895 900a 	ldrb.w	r9, [r5, #10]
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800f96e:	ea4f 0b89 	mov.w	fp, r9, lsl #2
 800f972:	f00b 0b04 	and.w	fp, fp, #4
  remainder = useg->len - split;
 800f976:	f8b5 a008 	ldrh.w	sl, [r5, #8]
 800f97a:	ebaa 0604 	sub.w	r6, sl, r4
 800f97e:	b2b6      	uxth	r6, r6
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800f980:	eb06 010b 	add.w	r1, r6, fp
 800f984:	f44f 7220 	mov.w	r2, #640	; 0x280
 800f988:	b289      	uxth	r1, r1
 800f98a:	2036      	movs	r0, #54	; 0x36
 800f98c:	f7fc fadc 	bl	800bf48 <pbuf_alloc>
  if (p == NULL) {
 800f990:	4680      	mov	r8, r0
 800f992:	2800      	cmp	r0, #0
 800f994:	f000 809d 	beq.w	800fad2 <tcp_split_unsent_seg+0x196>
  offset = useg->p->tot_len - useg->len + split;
 800f998:	6868      	ldr	r0, [r5, #4]
 800f99a:	8903      	ldrh	r3, [r0, #8]
 800f99c:	892a      	ldrh	r2, [r5, #8]
 800f99e:	1a9b      	subs	r3, r3, r2
 800f9a0:	4423      	add	r3, r4
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800f9a2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f9a6:	b29b      	uxth	r3, r3
 800f9a8:	4632      	mov	r2, r6
 800f9aa:	4459      	add	r1, fp
 800f9ac:	f7fc fce4 	bl	800c378 <pbuf_copy_partial>
 800f9b0:	42b0      	cmp	r0, r6
 800f9b2:	d027      	beq.n	800fa04 <tcp_split_unsent_seg+0xc8>
    pbuf_free(p);
 800f9b4:	4640      	mov	r0, r8
 800f9b6:	f7fc fa57 	bl	800be68 <pbuf_free>
  return ERR_MEM;
 800f9ba:	f04f 30ff 	mov.w	r0, #4294967295
 800f9be:	e085      	b.n	800facc <tcp_split_unsent_seg+0x190>
  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800f9c0:	4b45      	ldr	r3, [pc, #276]	; (800fad8 <tcp_split_unsent_seg+0x19c>)
 800f9c2:	f240 324b 	movw	r2, #843	; 0x34b
 800f9c6:	4945      	ldr	r1, [pc, #276]	; (800fadc <tcp_split_unsent_seg+0x1a0>)
 800f9c8:	4845      	ldr	r0, [pc, #276]	; (800fae0 <tcp_split_unsent_seg+0x1a4>)
 800f9ca:	f002 fec1 	bl	8012750 <iprintf>
 800f9ce:	e7bc      	b.n	800f94a <tcp_split_unsent_seg+0xe>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 800f9d0:	4b41      	ldr	r3, [pc, #260]	; (800fad8 <tcp_split_unsent_seg+0x19c>)
 800f9d2:	f240 3253 	movw	r2, #851	; 0x353
 800f9d6:	4943      	ldr	r1, [pc, #268]	; (800fae4 <tcp_split_unsent_seg+0x1a8>)
 800f9d8:	4841      	ldr	r0, [pc, #260]	; (800fae0 <tcp_split_unsent_seg+0x1a4>)
 800f9da:	f002 feb9 	bl	8012750 <iprintf>
    return ERR_VAL;
 800f9de:	f06f 0005 	mvn.w	r0, #5
 800f9e2:	e073      	b.n	800facc <tcp_split_unsent_seg+0x190>
  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800f9e4:	4b3c      	ldr	r3, [pc, #240]	; (800fad8 <tcp_split_unsent_seg+0x19c>)
 800f9e6:	f240 325b 	movw	r2, #859	; 0x35b
 800f9ea:	493f      	ldr	r1, [pc, #252]	; (800fae8 <tcp_split_unsent_seg+0x1ac>)
 800f9ec:	483c      	ldr	r0, [pc, #240]	; (800fae0 <tcp_split_unsent_seg+0x1a4>)
 800f9ee:	f002 feaf 	bl	8012750 <iprintf>
 800f9f2:	e7b7      	b.n	800f964 <tcp_split_unsent_seg+0x28>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 800f9f4:	4b38      	ldr	r3, [pc, #224]	; (800fad8 <tcp_split_unsent_seg+0x19c>)
 800f9f6:	f44f 7257 	mov.w	r2, #860	; 0x35c
 800f9fa:	493c      	ldr	r1, [pc, #240]	; (800faec <tcp_split_unsent_seg+0x1b0>)
 800f9fc:	4838      	ldr	r0, [pc, #224]	; (800fae0 <tcp_split_unsent_seg+0x1a4>)
 800f9fe:	f002 fea7 	bl	8012750 <iprintf>
 800fa02:	e7b2      	b.n	800f96a <tcp_split_unsent_seg+0x2e>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800fa04:	68eb      	ldr	r3, [r5, #12]
 800fa06:	8998      	ldrh	r0, [r3, #12]
 800fa08:	f7fb fc20 	bl	800b24c <lwip_htons>
 800fa0c:	b2c6      	uxtb	r6, r0
  if (split_flags & TCP_PSH) {
 800fa0e:	f010 0b08 	ands.w	fp, r0, #8
 800fa12:	d14e      	bne.n	800fab2 <tcp_split_unsent_seg+0x176>
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800fa14:	f006 063f 	and.w	r6, r6, #63	; 0x3f
  if (split_flags & TCP_FIN) {
 800fa18:	f016 0f01 	tst.w	r6, #1
 800fa1c:	d003      	beq.n	800fa26 <tcp_split_unsent_seg+0xea>
    split_flags &= ~TCP_FIN;
 800fa1e:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
    remainder_flags |= TCP_FIN;
 800fa22:	f04b 0b01 	orr.w	fp, fp, #1
  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 800fa26:	68eb      	ldr	r3, [r5, #12]
 800fa28:	6858      	ldr	r0, [r3, #4]
 800fa2a:	f7fb fc14 	bl	800b256 <lwip_htonl>
 800fa2e:	f8cd 9000 	str.w	r9, [sp]
 800fa32:	1823      	adds	r3, r4, r0
 800fa34:	465a      	mov	r2, fp
 800fa36:	4641      	mov	r1, r8
 800fa38:	4638      	mov	r0, r7
 800fa3a:	f7ff fb41 	bl	800f0c0 <tcp_create_segment>
  if (seg == NULL) {
 800fa3e:	4681      	mov	r9, r0
 800fa40:	2800      	cmp	r0, #0
 800fa42:	d0b7      	beq.n	800f9b4 <tcp_split_unsent_seg+0x78>
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800fa44:	6868      	ldr	r0, [r5, #4]
 800fa46:	f7fc fb87 	bl	800c158 <pbuf_clen>
 800fa4a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800fa4e:	1a1b      	subs	r3, r3, r0
 800fa50:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800fa54:	6868      	ldr	r0, [r5, #4]
 800fa56:	eba4 040a 	sub.w	r4, r4, sl
 800fa5a:	b2a4      	uxth	r4, r4
 800fa5c:	8901      	ldrh	r1, [r0, #8]
 800fa5e:	4421      	add	r1, r4
 800fa60:	b289      	uxth	r1, r1
 800fa62:	f7fc fb19 	bl	800c098 <pbuf_realloc>
  useg->len -= remainder;
 800fa66:	892b      	ldrh	r3, [r5, #8]
 800fa68:	441c      	add	r4, r3
 800fa6a:	812c      	strh	r4, [r5, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800fa6c:	68eb      	ldr	r3, [r5, #12]
 800fa6e:	899c      	ldrh	r4, [r3, #12]
 800fa70:	4630      	mov	r0, r6
 800fa72:	f7fb fbeb 	bl	800b24c <lwip_htons>
 800fa76:	68eb      	ldr	r3, [r5, #12]
 800fa78:	4304      	orrs	r4, r0
 800fa7a:	819c      	strh	r4, [r3, #12]
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800fa7c:	6868      	ldr	r0, [r5, #4]
 800fa7e:	f7fc fb6b 	bl	800c158 <pbuf_clen>
 800fa82:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800fa86:	4418      	add	r0, r3
 800fa88:	f8a7 0066 	strh.w	r0, [r7, #102]	; 0x66
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800fa8c:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800fa90:	f7fc fb62 	bl	800c158 <pbuf_clen>
 800fa94:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800fa98:	4418      	add	r0, r3
 800fa9a:	f8a7 0066 	strh.w	r0, [r7, #102]	; 0x66
  seg->next = useg->next;
 800fa9e:	682b      	ldr	r3, [r5, #0]
 800faa0:	f8c9 3000 	str.w	r3, [r9]
  useg->next = seg;
 800faa4:	f8c5 9000 	str.w	r9, [r5]
  if (seg->next == NULL) {
 800faa8:	f8d9 3000 	ldr.w	r3, [r9]
 800faac:	b133      	cbz	r3, 800fabc <tcp_split_unsent_seg+0x180>
  return ERR_OK;
 800faae:	2000      	movs	r0, #0
 800fab0:	e00c      	b.n	800facc <tcp_split_unsent_seg+0x190>
    split_flags &= ~TCP_PSH;
 800fab2:	f006 0637 	and.w	r6, r6, #55	; 0x37
    remainder_flags |= TCP_PSH;
 800fab6:	f04f 0b08 	mov.w	fp, #8
 800faba:	e7ad      	b.n	800fa18 <tcp_split_unsent_seg+0xdc>
    pcb->unsent_oversize = 0;
 800fabc:	2000      	movs	r0, #0
 800fabe:	f8a7 0068 	strh.w	r0, [r7, #104]	; 0x68
 800fac2:	e003      	b.n	800facc <tcp_split_unsent_seg+0x190>
    return ERR_MEM;
 800fac4:	f04f 30ff 	mov.w	r0, #4294967295
 800fac8:	e000      	b.n	800facc <tcp_split_unsent_seg+0x190>
    return ERR_OK;
 800faca:	2000      	movs	r0, #0
}
 800facc:	b003      	add	sp, #12
 800face:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return ERR_MEM;
 800fad2:	f04f 30ff 	mov.w	r0, #4294967295
 800fad6:	e7f9      	b.n	800facc <tcp_split_unsent_seg+0x190>
 800fad8:	0801559c 	.word	0x0801559c
 800fadc:	080159d0 	.word	0x080159d0
 800fae0:	08013b24 	.word	0x08013b24
 800fae4:	080159f4 	.word	0x080159f4
 800fae8:	08015a18 	.word	0x08015a18
 800faec:	08015a28 	.word	0x08015a28

0800faf0 <tcp_enqueue_flags>:
{
 800faf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800faf4:	b083      	sub	sp, #12
 800faf6:	4604      	mov	r4, r0
 800faf8:	460d      	mov	r5, r1
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800fafa:	f011 0703 	ands.w	r7, r1, #3
 800fafe:	d048      	beq.n	800fb92 <tcp_enqueue_flags+0xa2>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800fb00:	2c00      	cmp	r4, #0
 800fb02:	d04e      	beq.n	800fba2 <tcp_enqueue_flags+0xb2>
  if (flags & TCP_SYN) {
 800fb04:	f3c5 0640 	ubfx	r6, r5, #1, #1
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800fb08:	ea4f 0886 	mov.w	r8, r6, lsl #2
 800fb0c:	f44f 7220 	mov.w	r2, #640	; 0x280
 800fb10:	4641      	mov	r1, r8
 800fb12:	2036      	movs	r0, #54	; 0x36
 800fb14:	f7fc fa18 	bl	800bf48 <pbuf_alloc>
 800fb18:	4681      	mov	r9, r0
 800fb1a:	2800      	cmp	r0, #0
 800fb1c:	d049      	beq.n	800fbb2 <tcp_enqueue_flags+0xc2>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800fb1e:	8943      	ldrh	r3, [r0, #10]
 800fb20:	4543      	cmp	r3, r8
 800fb22:	d34d      	bcc.n	800fbc0 <tcp_enqueue_flags+0xd0>
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800fb24:	9600      	str	r6, [sp, #0]
 800fb26:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800fb28:	462a      	mov	r2, r5
 800fb2a:	4649      	mov	r1, r9
 800fb2c:	4620      	mov	r0, r4
 800fb2e:	f7ff fac7 	bl	800f0c0 <tcp_create_segment>
 800fb32:	4606      	mov	r6, r0
 800fb34:	2800      	cmp	r0, #0
 800fb36:	d04b      	beq.n	800fbd0 <tcp_enqueue_flags+0xe0>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800fb38:	68c3      	ldr	r3, [r0, #12]
 800fb3a:	f013 0f03 	tst.w	r3, #3
 800fb3e:	d14e      	bne.n	800fbde <tcp_enqueue_flags+0xee>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800fb40:	8933      	ldrh	r3, [r6, #8]
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d153      	bne.n	800fbee <tcp_enqueue_flags+0xfe>
  if (pcb->unsent == NULL) {
 800fb46:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d058      	beq.n	800fbfe <tcp_enqueue_flags+0x10e>
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800fb4c:	461a      	mov	r2, r3
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d1fb      	bne.n	800fb4c <tcp_enqueue_flags+0x5c>
    useg->next = seg;
 800fb54:	6016      	str	r6, [r2, #0]
  pcb->unsent_oversize = 0;
 800fb56:	2300      	movs	r3, #0
 800fb58:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800fb5c:	b117      	cbz	r7, 800fb64 <tcp_enqueue_flags+0x74>
    pcb->snd_lbb++;
 800fb5e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800fb60:	3301      	adds	r3, #1
 800fb62:	65e3      	str	r3, [r4, #92]	; 0x5c
  if (flags & TCP_FIN) {
 800fb64:	f015 0f01 	tst.w	r5, #1
 800fb68:	d003      	beq.n	800fb72 <tcp_enqueue_flags+0x82>
    tcp_set_flags(pcb, TF_FIN);
 800fb6a:	8b63      	ldrh	r3, [r4, #26]
 800fb6c:	f043 0320 	orr.w	r3, r3, #32
 800fb70:	8363      	strh	r3, [r4, #26]
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800fb72:	6870      	ldr	r0, [r6, #4]
 800fb74:	f7fc faf0 	bl	800c158 <pbuf_clen>
 800fb78:	f8b4 3066 	ldrh.w	r3, [r4, #102]	; 0x66
 800fb7c:	4418      	add	r0, r3
 800fb7e:	b280      	uxth	r0, r0
 800fb80:	f8a4 0066 	strh.w	r0, [r4, #102]	; 0x66
  if (pcb->snd_queuelen != 0) {
 800fb84:	2800      	cmp	r0, #0
 800fb86:	d049      	beq.n	800fc1c <tcp_enqueue_flags+0x12c>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800fb88:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d039      	beq.n	800fc02 <tcp_enqueue_flags+0x112>
  return ERR_OK;
 800fb8e:	2000      	movs	r0, #0
 800fb90:	e045      	b.n	800fc1e <tcp_enqueue_flags+0x12e>
  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800fb92:	4b24      	ldr	r3, [pc, #144]	; (800fc24 <tcp_enqueue_flags+0x134>)
 800fb94:	f240 4211 	movw	r2, #1041	; 0x411
 800fb98:	4923      	ldr	r1, [pc, #140]	; (800fc28 <tcp_enqueue_flags+0x138>)
 800fb9a:	4824      	ldr	r0, [pc, #144]	; (800fc2c <tcp_enqueue_flags+0x13c>)
 800fb9c:	f002 fdd8 	bl	8012750 <iprintf>
 800fba0:	e7ae      	b.n	800fb00 <tcp_enqueue_flags+0x10>
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800fba2:	4b20      	ldr	r3, [pc, #128]	; (800fc24 <tcp_enqueue_flags+0x134>)
 800fba4:	f240 4213 	movw	r2, #1043	; 0x413
 800fba8:	4921      	ldr	r1, [pc, #132]	; (800fc30 <tcp_enqueue_flags+0x140>)
 800fbaa:	4820      	ldr	r0, [pc, #128]	; (800fc2c <tcp_enqueue_flags+0x13c>)
 800fbac:	f002 fdd0 	bl	8012750 <iprintf>
 800fbb0:	e7a8      	b.n	800fb04 <tcp_enqueue_flags+0x14>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800fbb2:	8b63      	ldrh	r3, [r4, #26]
 800fbb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fbb8:	8363      	strh	r3, [r4, #26]
    return ERR_MEM;
 800fbba:	f04f 30ff 	mov.w	r0, #4294967295
 800fbbe:	e02e      	b.n	800fc1e <tcp_enqueue_flags+0x12e>
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800fbc0:	4b18      	ldr	r3, [pc, #96]	; (800fc24 <tcp_enqueue_flags+0x134>)
 800fbc2:	f240 4239 	movw	r2, #1081	; 0x439
 800fbc6:	491b      	ldr	r1, [pc, #108]	; (800fc34 <tcp_enqueue_flags+0x144>)
 800fbc8:	4818      	ldr	r0, [pc, #96]	; (800fc2c <tcp_enqueue_flags+0x13c>)
 800fbca:	f002 fdc1 	bl	8012750 <iprintf>
 800fbce:	e7a9      	b.n	800fb24 <tcp_enqueue_flags+0x34>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800fbd0:	8b63      	ldrh	r3, [r4, #26]
 800fbd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fbd6:	8363      	strh	r3, [r4, #26]
    return ERR_MEM;
 800fbd8:	f04f 30ff 	mov.w	r0, #4294967295
 800fbdc:	e01f      	b.n	800fc1e <tcp_enqueue_flags+0x12e>
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800fbde:	4b11      	ldr	r3, [pc, #68]	; (800fc24 <tcp_enqueue_flags+0x134>)
 800fbe0:	f240 4242 	movw	r2, #1090	; 0x442
 800fbe4:	4914      	ldr	r1, [pc, #80]	; (800fc38 <tcp_enqueue_flags+0x148>)
 800fbe6:	4811      	ldr	r0, [pc, #68]	; (800fc2c <tcp_enqueue_flags+0x13c>)
 800fbe8:	f002 fdb2 	bl	8012750 <iprintf>
 800fbec:	e7a8      	b.n	800fb40 <tcp_enqueue_flags+0x50>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800fbee:	4b0d      	ldr	r3, [pc, #52]	; (800fc24 <tcp_enqueue_flags+0x134>)
 800fbf0:	f240 4243 	movw	r2, #1091	; 0x443
 800fbf4:	4911      	ldr	r1, [pc, #68]	; (800fc3c <tcp_enqueue_flags+0x14c>)
 800fbf6:	480d      	ldr	r0, [pc, #52]	; (800fc2c <tcp_enqueue_flags+0x13c>)
 800fbf8:	f002 fdaa 	bl	8012750 <iprintf>
 800fbfc:	e7a3      	b.n	800fb46 <tcp_enqueue_flags+0x56>
    pcb->unsent = seg;
 800fbfe:	66e6      	str	r6, [r4, #108]	; 0x6c
 800fc00:	e7a9      	b.n	800fb56 <tcp_enqueue_flags+0x66>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800fc02:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 800fc04:	b10b      	cbz	r3, 800fc0a <tcp_enqueue_flags+0x11a>
  return ERR_OK;
 800fc06:	2000      	movs	r0, #0
 800fc08:	e009      	b.n	800fc1e <tcp_enqueue_flags+0x12e>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800fc0a:	4b06      	ldr	r3, [pc, #24]	; (800fc24 <tcp_enqueue_flags+0x134>)
 800fc0c:	f240 4265 	movw	r2, #1125	; 0x465
 800fc10:	490b      	ldr	r1, [pc, #44]	; (800fc40 <tcp_enqueue_flags+0x150>)
 800fc12:	4806      	ldr	r0, [pc, #24]	; (800fc2c <tcp_enqueue_flags+0x13c>)
 800fc14:	f002 fd9c 	bl	8012750 <iprintf>
  return ERR_OK;
 800fc18:	2000      	movs	r0, #0
 800fc1a:	e000      	b.n	800fc1e <tcp_enqueue_flags+0x12e>
 800fc1c:	2000      	movs	r0, #0
}
 800fc1e:	b003      	add	sp, #12
 800fc20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fc24:	0801559c 	.word	0x0801559c
 800fc28:	08015a38 	.word	0x08015a38
 800fc2c:	08013b24 	.word	0x08013b24
 800fc30:	08015a90 	.word	0x08015a90
 800fc34:	08015ab0 	.word	0x08015ab0
 800fc38:	08015aec 	.word	0x08015aec
 800fc3c:	08015b04 	.word	0x08015b04
 800fc40:	08015b30 	.word	0x08015b30

0800fc44 <tcp_send_fin>:
{
 800fc44:	b570      	push	{r4, r5, r6, lr}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800fc46:	4605      	mov	r5, r0
 800fc48:	b188      	cbz	r0, 800fc6e <tcp_send_fin+0x2a>
  if (pcb->unsent != NULL) {
 800fc4a:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 800fc4c:	b153      	cbz	r3, 800fc64 <tcp_send_fin+0x20>
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800fc4e:	461c      	mov	r4, r3
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d1fb      	bne.n	800fc4e <tcp_send_fin+0xa>
    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800fc56:	68e3      	ldr	r3, [r4, #12]
 800fc58:	8998      	ldrh	r0, [r3, #12]
 800fc5a:	f7fb faf7 	bl	800b24c <lwip_htons>
 800fc5e:	f010 0f07 	tst.w	r0, #7
 800fc62:	d00c      	beq.n	800fc7e <tcp_send_fin+0x3a>
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800fc64:	2101      	movs	r1, #1
 800fc66:	4628      	mov	r0, r5
 800fc68:	f7ff ff42 	bl	800faf0 <tcp_enqueue_flags>
}
 800fc6c:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800fc6e:	4b0b      	ldr	r3, [pc, #44]	; (800fc9c <tcp_send_fin+0x58>)
 800fc70:	f240 32eb 	movw	r2, #1003	; 0x3eb
 800fc74:	490a      	ldr	r1, [pc, #40]	; (800fca0 <tcp_send_fin+0x5c>)
 800fc76:	480b      	ldr	r0, [pc, #44]	; (800fca4 <tcp_send_fin+0x60>)
 800fc78:	f002 fd6a 	bl	8012750 <iprintf>
 800fc7c:	e7e5      	b.n	800fc4a <tcp_send_fin+0x6>
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800fc7e:	68e3      	ldr	r3, [r4, #12]
 800fc80:	899e      	ldrh	r6, [r3, #12]
 800fc82:	2001      	movs	r0, #1
 800fc84:	f7fb fae2 	bl	800b24c <lwip_htons>
 800fc88:	68e3      	ldr	r3, [r4, #12]
 800fc8a:	4306      	orrs	r6, r0
 800fc8c:	819e      	strh	r6, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 800fc8e:	8b6b      	ldrh	r3, [r5, #26]
 800fc90:	f043 0320 	orr.w	r3, r3, #32
 800fc94:	836b      	strh	r3, [r5, #26]
      return ERR_OK;
 800fc96:	2000      	movs	r0, #0
 800fc98:	e7e8      	b.n	800fc6c <tcp_send_fin+0x28>
 800fc9a:	bf00      	nop
 800fc9c:	0801559c 	.word	0x0801559c
 800fca0:	08015b58 	.word	0x08015b58
 800fca4:	08013b24 	.word	0x08013b24

0800fca8 <tcp_rexmit_rto_prepare>:
{
 800fca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 800fcac:	4605      	mov	r5, r0
 800fcae:	2800      	cmp	r0, #0
 800fcb0:	d031      	beq.n	800fd16 <tcp_rexmit_rto_prepare+0x6e>
  if (pcb->unacked == NULL) {
 800fcb2:	6f2c      	ldr	r4, [r5, #112]	; 0x70
 800fcb4:	2c00      	cmp	r4, #0
 800fcb6:	d036      	beq.n	800fd26 <tcp_rexmit_rto_prepare+0x7e>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800fcb8:	6823      	ldr	r3, [r4, #0]
 800fcba:	b143      	cbz	r3, 800fcce <tcp_rexmit_rto_prepare+0x26>
    if (tcp_output_segment_busy(seg)) {
 800fcbc:	4620      	mov	r0, r4
 800fcbe:	f7ff f965 	bl	800ef8c <tcp_output_segment_busy>
 800fcc2:	2800      	cmp	r0, #0
 800fcc4:	d132      	bne.n	800fd2c <tcp_rexmit_rto_prepare+0x84>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800fcc6:	6824      	ldr	r4, [r4, #0]
 800fcc8:	6823      	ldr	r3, [r4, #0]
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d1f6      	bne.n	800fcbc <tcp_rexmit_rto_prepare+0x14>
  if (tcp_output_segment_busy(seg)) {
 800fcce:	4620      	mov	r0, r4
 800fcd0:	f7ff f95c 	bl	800ef8c <tcp_output_segment_busy>
 800fcd4:	bb68      	cbnz	r0, 800fd32 <tcp_rexmit_rto_prepare+0x8a>
  seg->next = pcb->unsent;
 800fcd6:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 800fcd8:	6023      	str	r3, [r4, #0]
  pcb->unsent = pcb->unacked;
 800fcda:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800fcdc:	66eb      	str	r3, [r5, #108]	; 0x6c
  pcb->unacked = NULL;
 800fcde:	2600      	movs	r6, #0
 800fce0:	672e      	str	r6, [r5, #112]	; 0x70
  tcp_set_flags(pcb, TF_RTO);
 800fce2:	8b6b      	ldrh	r3, [r5, #26]
 800fce4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800fce8:	836b      	strh	r3, [r5, #26]
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800fcea:	68e3      	ldr	r3, [r4, #12]
 800fcec:	6858      	ldr	r0, [r3, #4]
 800fcee:	f7fb fab2 	bl	800b256 <lwip_htonl>
 800fcf2:	4607      	mov	r7, r0
 800fcf4:	f8b4 8008 	ldrh.w	r8, [r4, #8]
 800fcf8:	68e3      	ldr	r3, [r4, #12]
 800fcfa:	8998      	ldrh	r0, [r3, #12]
 800fcfc:	f7fb faa6 	bl	800b24c <lwip_htons>
 800fd00:	f010 0303 	ands.w	r3, r0, #3
 800fd04:	bf18      	it	ne
 800fd06:	2301      	movne	r3, #1
 800fd08:	4447      	add	r7, r8
 800fd0a:	443b      	add	r3, r7
 800fd0c:	64eb      	str	r3, [r5, #76]	; 0x4c
  pcb->rttest = 0;
 800fd0e:	636e      	str	r6, [r5, #52]	; 0x34
  return ERR_OK;
 800fd10:	4630      	mov	r0, r6
}
 800fd12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 800fd16:	4b08      	ldr	r3, [pc, #32]	; (800fd38 <tcp_rexmit_rto_prepare+0x90>)
 800fd18:	f240 6263 	movw	r2, #1635	; 0x663
 800fd1c:	4907      	ldr	r1, [pc, #28]	; (800fd3c <tcp_rexmit_rto_prepare+0x94>)
 800fd1e:	4808      	ldr	r0, [pc, #32]	; (800fd40 <tcp_rexmit_rto_prepare+0x98>)
 800fd20:	f002 fd16 	bl	8012750 <iprintf>
 800fd24:	e7c5      	b.n	800fcb2 <tcp_rexmit_rto_prepare+0xa>
    return ERR_VAL;
 800fd26:	f06f 0005 	mvn.w	r0, #5
 800fd2a:	e7f2      	b.n	800fd12 <tcp_rexmit_rto_prepare+0x6a>
      return ERR_VAL;
 800fd2c:	f06f 0005 	mvn.w	r0, #5
 800fd30:	e7ef      	b.n	800fd12 <tcp_rexmit_rto_prepare+0x6a>
    return ERR_VAL;
 800fd32:	f06f 0005 	mvn.w	r0, #5
 800fd36:	e7ec      	b.n	800fd12 <tcp_rexmit_rto_prepare+0x6a>
 800fd38:	0801559c 	.word	0x0801559c
 800fd3c:	08015b74 	.word	0x08015b74
 800fd40:	08013b24 	.word	0x08013b24

0800fd44 <tcp_rexmit>:
{
 800fd44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 800fd46:	4607      	mov	r7, r0
 800fd48:	b360      	cbz	r0, 800fda4 <tcp_rexmit+0x60>
  if (pcb->unacked == NULL) {
 800fd4a:	6f3e      	ldr	r6, [r7, #112]	; 0x70
 800fd4c:	2e00      	cmp	r6, #0
 800fd4e:	d034      	beq.n	800fdba <tcp_rexmit+0x76>
  if (tcp_output_segment_busy(seg)) {
 800fd50:	4630      	mov	r0, r6
 800fd52:	f7ff f91b 	bl	800ef8c <tcp_output_segment_busy>
 800fd56:	2800      	cmp	r0, #0
 800fd58:	d132      	bne.n	800fdc0 <tcp_rexmit+0x7c>
  pcb->unacked = seg->next;
 800fd5a:	6833      	ldr	r3, [r6, #0]
 800fd5c:	673b      	str	r3, [r7, #112]	; 0x70
  cur_seg = &(pcb->unsent);
 800fd5e:	f107 056c 	add.w	r5, r7, #108	; 0x6c
  while (*cur_seg &&
 800fd62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fd64:	b17b      	cbz	r3, 800fd86 <tcp_rexmit+0x42>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800fd66:	68db      	ldr	r3, [r3, #12]
 800fd68:	6858      	ldr	r0, [r3, #4]
 800fd6a:	f7fb fa74 	bl	800b256 <lwip_htonl>
 800fd6e:	4604      	mov	r4, r0
 800fd70:	68f3      	ldr	r3, [r6, #12]
 800fd72:	6858      	ldr	r0, [r3, #4]
 800fd74:	f7fb fa6f 	bl	800b256 <lwip_htonl>
 800fd78:	1a24      	subs	r4, r4, r0
  while (*cur_seg &&
 800fd7a:	2c00      	cmp	r4, #0
 800fd7c:	da03      	bge.n	800fd86 <tcp_rexmit+0x42>
    cur_seg = &((*cur_seg)->next );
 800fd7e:	682d      	ldr	r5, [r5, #0]
  while (*cur_seg &&
 800fd80:	682b      	ldr	r3, [r5, #0]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d1ef      	bne.n	800fd66 <tcp_rexmit+0x22>
  seg->next = *cur_seg;
 800fd86:	682b      	ldr	r3, [r5, #0]
 800fd88:	6033      	str	r3, [r6, #0]
  *cur_seg = seg;
 800fd8a:	602e      	str	r6, [r5, #0]
  if (seg->next == NULL) {
 800fd8c:	6833      	ldr	r3, [r6, #0]
 800fd8e:	b18b      	cbz	r3, 800fdb4 <tcp_rexmit+0x70>
  if (pcb->nrtx < 0xFF) {
 800fd90:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 800fd94:	2bff      	cmp	r3, #255	; 0xff
 800fd96:	d002      	beq.n	800fd9e <tcp_rexmit+0x5a>
    ++pcb->nrtx;
 800fd98:	3301      	adds	r3, #1
 800fd9a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  pcb->rttest = 0;
 800fd9e:	2000      	movs	r0, #0
 800fda0:	6378      	str	r0, [r7, #52]	; 0x34
}
 800fda2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 800fda4:	4b08      	ldr	r3, [pc, #32]	; (800fdc8 <tcp_rexmit+0x84>)
 800fda6:	f240 62c1 	movw	r2, #1729	; 0x6c1
 800fdaa:	4908      	ldr	r1, [pc, #32]	; (800fdcc <tcp_rexmit+0x88>)
 800fdac:	4808      	ldr	r0, [pc, #32]	; (800fdd0 <tcp_rexmit+0x8c>)
 800fdae:	f002 fccf 	bl	8012750 <iprintf>
 800fdb2:	e7ca      	b.n	800fd4a <tcp_rexmit+0x6>
    pcb->unsent_oversize = 0;
 800fdb4:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 800fdb8:	e7ea      	b.n	800fd90 <tcp_rexmit+0x4c>
    return ERR_VAL;
 800fdba:	f06f 0005 	mvn.w	r0, #5
 800fdbe:	e7f0      	b.n	800fda2 <tcp_rexmit+0x5e>
    return ERR_VAL;
 800fdc0:	f06f 0005 	mvn.w	r0, #5
 800fdc4:	e7ed      	b.n	800fda2 <tcp_rexmit+0x5e>
 800fdc6:	bf00      	nop
 800fdc8:	0801559c 	.word	0x0801559c
 800fdcc:	08015b98 	.word	0x08015b98
 800fdd0:	08013b24 	.word	0x08013b24

0800fdd4 <tcp_rexmit_fast>:
{
 800fdd4:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 800fdd6:	4604      	mov	r4, r0
 800fdd8:	b130      	cbz	r0, 800fde8 <tcp_rexmit_fast+0x14>
  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800fdda:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800fddc:	b11b      	cbz	r3, 800fde6 <tcp_rexmit_fast+0x12>
 800fdde:	8b63      	ldrh	r3, [r4, #26]
 800fde0:	f013 0f04 	tst.w	r3, #4
 800fde4:	d008      	beq.n	800fdf8 <tcp_rexmit_fast+0x24>
}
 800fde6:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 800fde8:	4b15      	ldr	r3, [pc, #84]	; (800fe40 <tcp_rexmit_fast+0x6c>)
 800fdea:	f240 62f9 	movw	r2, #1785	; 0x6f9
 800fdee:	4915      	ldr	r1, [pc, #84]	; (800fe44 <tcp_rexmit_fast+0x70>)
 800fdf0:	4815      	ldr	r0, [pc, #84]	; (800fe48 <tcp_rexmit_fast+0x74>)
 800fdf2:	f002 fcad 	bl	8012750 <iprintf>
 800fdf6:	e7f0      	b.n	800fdda <tcp_rexmit_fast+0x6>
    if (tcp_rexmit(pcb) == ERR_OK) {
 800fdf8:	4620      	mov	r0, r4
 800fdfa:	f7ff ffa3 	bl	800fd44 <tcp_rexmit>
 800fdfe:	2800      	cmp	r0, #0
 800fe00:	d1f1      	bne.n	800fde6 <tcp_rexmit_fast+0x12>
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800fe02:	f8b4 2060 	ldrh.w	r2, [r4, #96]	; 0x60
 800fe06:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 800fe0a:	429a      	cmp	r2, r3
 800fe0c:	bf28      	it	cs
 800fe0e:	461a      	movcs	r2, r3
 800fe10:	1052      	asrs	r2, r2, #1
 800fe12:	f8a4 204a 	strh.w	r2, [r4, #74]	; 0x4a
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800fe16:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 800fe18:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 800fe1c:	d202      	bcs.n	800fe24 <tcp_rexmit_fast+0x50>
        pcb->ssthresh = 2 * pcb->mss;
 800fe1e:	005a      	lsls	r2, r3, #1
 800fe20:	f8a4 204a 	strh.w	r2, [r4, #74]	; 0x4a
      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800fe24:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fe28:	f8b4 204a 	ldrh.w	r2, [r4, #74]	; 0x4a
 800fe2c:	4413      	add	r3, r2
 800fe2e:	f8a4 3048 	strh.w	r3, [r4, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 800fe32:	8b63      	ldrh	r3, [r4, #26]
 800fe34:	f043 0304 	orr.w	r3, r3, #4
 800fe38:	8363      	strh	r3, [r4, #26]
      pcb->rtime = 0;
 800fe3a:	2300      	movs	r3, #0
 800fe3c:	8623      	strh	r3, [r4, #48]	; 0x30
}
 800fe3e:	e7d2      	b.n	800fde6 <tcp_rexmit_fast+0x12>
 800fe40:	0801559c 	.word	0x0801559c
 800fe44:	08015bb0 	.word	0x08015bb0
 800fe48:	08013b24 	.word	0x08013b24

0800fe4c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 800fe4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe50:	b084      	sub	sp, #16
 800fe52:	4604      	mov	r4, r0
 800fe54:	460e      	mov	r6, r1
 800fe56:	4615      	mov	r5, r2
 800fe58:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800fe5a:	4698      	mov	r8, r3
 800fe5c:	b32b      	cbz	r3, 800feaa <tcp_rst+0x5e>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 800fe5e:	b367      	cbz	r7, 800feba <tcp_rst+0x6e>
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 800fe60:	4630      	mov	r0, r6
 800fe62:	f7fb f9f8 	bl	800b256 <lwip_htonl>
 800fe66:	4603      	mov	r3, r0
 800fe68:	f246 0208 	movw	r2, #24584	; 0x6008
 800fe6c:	9203      	str	r2, [sp, #12]
 800fe6e:	2214      	movs	r2, #20
 800fe70:	9202      	str	r2, [sp, #8]
 800fe72:	f8bd 2030 	ldrh.w	r2, [sp, #48]	; 0x30
 800fe76:	9201      	str	r2, [sp, #4]
 800fe78:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
 800fe7c:	9200      	str	r2, [sp, #0]
 800fe7e:	2200      	movs	r2, #0
 800fe80:	4611      	mov	r1, r2
 800fe82:	4628      	mov	r0, r5
 800fe84:	f7ff f990 	bl	800f1a8 <tcp_output_alloc_header_common>
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 800fe88:	4605      	mov	r5, r0
 800fe8a:	b158      	cbz	r0, 800fea4 <tcp_rst+0x58>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800fe8c:	2300      	movs	r3, #0
 800fe8e:	461a      	mov	r2, r3
 800fe90:	4601      	mov	r1, r0
 800fe92:	4620      	mov	r0, r4
 800fe94:	f7ff f892 	bl	800efbc <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 800fe98:	463b      	mov	r3, r7
 800fe9a:	4642      	mov	r2, r8
 800fe9c:	4629      	mov	r1, r5
 800fe9e:	4620      	mov	r0, r4
 800fea0:	f7ff f9f6 	bl	800f290 <tcp_output_control_segment>
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800fea4:	b004      	add	sp, #16
 800fea6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800feaa:	4b08      	ldr	r3, [pc, #32]	; (800fecc <tcp_rst+0x80>)
 800feac:	f240 72c4 	movw	r2, #1988	; 0x7c4
 800feb0:	4907      	ldr	r1, [pc, #28]	; (800fed0 <tcp_rst+0x84>)
 800feb2:	4808      	ldr	r0, [pc, #32]	; (800fed4 <tcp_rst+0x88>)
 800feb4:	f002 fc4c 	bl	8012750 <iprintf>
 800feb8:	e7d1      	b.n	800fe5e <tcp_rst+0x12>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 800feba:	4b04      	ldr	r3, [pc, #16]	; (800fecc <tcp_rst+0x80>)
 800febc:	f240 72c5 	movw	r2, #1989	; 0x7c5
 800fec0:	4905      	ldr	r1, [pc, #20]	; (800fed8 <tcp_rst+0x8c>)
 800fec2:	4804      	ldr	r0, [pc, #16]	; (800fed4 <tcp_rst+0x88>)
 800fec4:	f002 fc44 	bl	8012750 <iprintf>
 800fec8:	e7ca      	b.n	800fe60 <tcp_rst+0x14>
 800feca:	bf00      	nop
 800fecc:	0801559c 	.word	0x0801559c
 800fed0:	08015bd0 	.word	0x08015bd0
 800fed4:	08013b24 	.word	0x08013b24
 800fed8:	08015bec 	.word	0x08015bec

0800fedc <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800fedc:	b538      	push	{r3, r4, r5, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
  u8_t num_sacks = 0;

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 800fede:	4604      	mov	r4, r0
 800fee0:	b1e0      	cbz	r0, 800ff1c <tcp_send_empty_ack+0x40>
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800fee2:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800fee4:	f7fb f9b7 	bl	800b256 <lwip_htonl>
 800fee8:	4603      	mov	r3, r0
 800feea:	2200      	movs	r2, #0
 800feec:	4611      	mov	r1, r2
 800feee:	4620      	mov	r0, r4
 800fef0:	f7ff f9a4 	bl	800f23c <tcp_output_alloc_header>
  if (p == NULL) {
 800fef4:	4605      	mov	r5, r0
 800fef6:	b1c8      	cbz	r0, 800ff2c <tcp_send_empty_ack+0x50>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 800fef8:	2300      	movs	r3, #0
 800fefa:	461a      	mov	r2, r3
 800fefc:	4601      	mov	r1, r0
 800fefe:	4620      	mov	r0, r4
 800ff00:	f7ff f85c 	bl	800efbc <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800ff04:	1d23      	adds	r3, r4, #4
 800ff06:	4622      	mov	r2, r4
 800ff08:	4629      	mov	r1, r5
 800ff0a:	4620      	mov	r0, r4
 800ff0c:	f7ff f9c0 	bl	800f290 <tcp_output_control_segment>
  if (err != ERR_OK) {
 800ff10:	b198      	cbz	r0, 800ff3a <tcp_send_empty_ack+0x5e>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ff12:	8b63      	ldrh	r3, [r4, #26]
 800ff14:	f043 0303 	orr.w	r3, r3, #3
 800ff18:	8363      	strh	r3, [r4, #26]
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
  }

  return err;
}
 800ff1a:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 800ff1c:	4b09      	ldr	r3, [pc, #36]	; (800ff44 <tcp_send_empty_ack+0x68>)
 800ff1e:	f240 72ea 	movw	r2, #2026	; 0x7ea
 800ff22:	4909      	ldr	r1, [pc, #36]	; (800ff48 <tcp_send_empty_ack+0x6c>)
 800ff24:	4809      	ldr	r0, [pc, #36]	; (800ff4c <tcp_send_empty_ack+0x70>)
 800ff26:	f002 fc13 	bl	8012750 <iprintf>
 800ff2a:	e7da      	b.n	800fee2 <tcp_send_empty_ack+0x6>
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ff2c:	8b63      	ldrh	r3, [r4, #26]
 800ff2e:	f043 0303 	orr.w	r3, r3, #3
 800ff32:	8363      	strh	r3, [r4, #26]
    return ERR_BUF;
 800ff34:	f06f 0001 	mvn.w	r0, #1
 800ff38:	e7ef      	b.n	800ff1a <tcp_send_empty_ack+0x3e>
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ff3a:	8b63      	ldrh	r3, [r4, #26]
 800ff3c:	f023 0303 	bic.w	r3, r3, #3
 800ff40:	8363      	strh	r3, [r4, #26]
 800ff42:	e7ea      	b.n	800ff1a <tcp_send_empty_ack+0x3e>
 800ff44:	0801559c 	.word	0x0801559c
 800ff48:	08015c08 	.word	0x08015c08
 800ff4c:	08013b24 	.word	0x08013b24

0800ff50 <tcp_output>:
{
 800ff50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff54:	b087      	sub	sp, #28
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800ff56:	4605      	mov	r5, r0
 800ff58:	2800      	cmp	r0, #0
 800ff5a:	d03b      	beq.n	800ffd4 <tcp_output+0x84>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800ff5c:	7d2b      	ldrb	r3, [r5, #20]
 800ff5e:	2b01      	cmp	r3, #1
 800ff60:	d040      	beq.n	800ffe4 <tcp_output+0x94>
  if (tcp_input_pcb == pcb) {
 800ff62:	4b9c      	ldr	r3, [pc, #624]	; (80101d4 <tcp_output+0x284>)
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	42ab      	cmp	r3, r5
 800ff68:	f000 81b8 	beq.w	80102dc <tcp_output+0x38c>
  seg = pcb->unsent;
 800ff6c:	6eec      	ldr	r4, [r5, #108]	; 0x6c
  if (seg == NULL) {
 800ff6e:	2c00      	cmp	r4, #0
 800ff70:	d040      	beq.n	800fff4 <tcp_output+0xa4>
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800ff72:	f8b5 7048 	ldrh.w	r7, [r5, #72]	; 0x48
 800ff76:	f8b5 6060 	ldrh.w	r6, [r5, #96]	; 0x60
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 800ff7a:	f105 0a04 	add.w	sl, r5, #4
  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800ff7e:	7a28      	ldrb	r0, [r5, #8]
 800ff80:	2800      	cmp	r0, #0
 800ff82:	d149      	bne.n	8010018 <tcp_output+0xc8>
    return ip_route(src, dst);
 800ff84:	4650      	mov	r0, sl
 800ff86:	f001 fab1 	bl	80114ec <ip4_route>
 800ff8a:	4680      	mov	r8, r0
  if (netif == NULL) {
 800ff8c:	f1b8 0f00 	cmp.w	r8, #0
 800ff90:	f000 81a6 	beq.w	80102e0 <tcp_output+0x390>
  if (ip_addr_isany(&pcb->local_ip)) {
 800ff94:	682b      	ldr	r3, [r5, #0]
 800ff96:	b913      	cbnz	r3, 800ff9e <tcp_output+0x4e>
    ip_addr_copy(pcb->local_ip, *local_ip);
 800ff98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ff9c:	602b      	str	r3, [r5, #0]
  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800ff9e:	42be      	cmp	r6, r7
 800ffa0:	bf28      	it	cs
 800ffa2:	463e      	movcs	r6, r7
 800ffa4:	46b1      	mov	r9, r6
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800ffa6:	68e3      	ldr	r3, [r4, #12]
 800ffa8:	6858      	ldr	r0, [r3, #4]
 800ffaa:	f7fb f954 	bl	800b256 <lwip_htonl>
 800ffae:	8923      	ldrh	r3, [r4, #8]
 800ffb0:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 800ffb2:	1a9b      	subs	r3, r3, r2
 800ffb4:	4403      	add	r3, r0
 800ffb6:	42b3      	cmp	r3, r6
 800ffb8:	d941      	bls.n	801003e <tcp_output+0xee>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 800ffba:	f8b5 3060 	ldrh.w	r3, [r5, #96]	; 0x60
 800ffbe:	42b3      	cmp	r3, r6
 800ffc0:	d02e      	beq.n	8010020 <tcp_output+0xd0>
    if (pcb->flags & TF_ACK_NOW) {
 800ffc2:	8b6b      	ldrh	r3, [r5, #26]
 800ffc4:	f013 0f02 	tst.w	r3, #2
 800ffc8:	d018      	beq.n	800fffc <tcp_output+0xac>
      return tcp_send_empty_ack(pcb);
 800ffca:	4628      	mov	r0, r5
 800ffcc:	f7ff ff86 	bl	800fedc <tcp_send_empty_ack>
 800ffd0:	4603      	mov	r3, r0
 800ffd2:	e018      	b.n	8010006 <tcp_output+0xb6>
  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800ffd4:	4b80      	ldr	r3, [pc, #512]	; (80101d8 <tcp_output+0x288>)
 800ffd6:	f240 42e1 	movw	r2, #1249	; 0x4e1
 800ffda:	4980      	ldr	r1, [pc, #512]	; (80101dc <tcp_output+0x28c>)
 800ffdc:	4880      	ldr	r0, [pc, #512]	; (80101e0 <tcp_output+0x290>)
 800ffde:	f002 fbb7 	bl	8012750 <iprintf>
 800ffe2:	e7bb      	b.n	800ff5c <tcp_output+0xc>
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800ffe4:	4b7c      	ldr	r3, [pc, #496]	; (80101d8 <tcp_output+0x288>)
 800ffe6:	f240 42e3 	movw	r2, #1251	; 0x4e3
 800ffea:	497e      	ldr	r1, [pc, #504]	; (80101e4 <tcp_output+0x294>)
 800ffec:	487c      	ldr	r0, [pc, #496]	; (80101e0 <tcp_output+0x290>)
 800ffee:	f002 fbaf 	bl	8012750 <iprintf>
 800fff2:	e7b6      	b.n	800ff62 <tcp_output+0x12>
    if (pcb->flags & TF_ACK_NOW) {
 800fff4:	8b6b      	ldrh	r3, [r5, #26]
 800fff6:	f013 0f02 	tst.w	r3, #2
 800fffa:	d108      	bne.n	801000e <tcp_output+0xbe>
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 800fffc:	8b6b      	ldrh	r3, [r5, #26]
 800fffe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010002:	836b      	strh	r3, [r5, #26]
  return ERR_OK;
 8010004:	2300      	movs	r3, #0
}
 8010006:	4618      	mov	r0, r3
 8010008:	b007      	add	sp, #28
 801000a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return tcp_send_empty_ack(pcb);
 801000e:	4628      	mov	r0, r5
 8010010:	f7ff ff64 	bl	800fedc <tcp_send_empty_ack>
 8010014:	4603      	mov	r3, r0
 8010016:	e7f6      	b.n	8010006 <tcp_output+0xb6>
    return netif_get_by_index(pcb->netif_idx);
 8010018:	f7fb fe36 	bl	800bc88 <netif_get_by_index>
 801001c:	4680      	mov	r8, r0
 801001e:	e7b5      	b.n	800ff8c <tcp_output+0x3c>
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8010020:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8010022:	2b00      	cmp	r3, #0
 8010024:	d1cd      	bne.n	800ffc2 <tcp_output+0x72>
 8010026:	f895 3099 	ldrb.w	r3, [r5, #153]	; 0x99
 801002a:	2b00      	cmp	r3, #0
 801002c:	d1c9      	bne.n	800ffc2 <tcp_output+0x72>
      pcb->persist_cnt = 0;
 801002e:	f885 3098 	strb.w	r3, [r5, #152]	; 0x98
      pcb->persist_backoff = 1;
 8010032:	2201      	movs	r2, #1
 8010034:	f885 2099 	strb.w	r2, [r5, #153]	; 0x99
      pcb->persist_probe = 0;
 8010038:	f885 309a 	strb.w	r3, [r5, #154]	; 0x9a
 801003c:	e7c1      	b.n	800ffc2 <tcp_output+0x72>
  pcb->persist_backoff = 0;
 801003e:	2300      	movs	r3, #0
 8010040:	f885 3099 	strb.w	r3, [r5, #153]	; 0x99
  useg = pcb->unacked;
 8010044:	6f2b      	ldr	r3, [r5, #112]	; 0x70
  if (useg != NULL) {
 8010046:	2b00      	cmp	r3, #0
 8010048:	f000 8146 	beq.w	80102d8 <tcp_output+0x388>
    for (; useg->next != NULL; useg = useg->next);
 801004c:	461f      	mov	r7, r3
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	2b00      	cmp	r3, #0
 8010052:	d1fb      	bne.n	801004c <tcp_output+0xfc>
  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8010054:	9505      	str	r5, [sp, #20]
  while (seg != NULL &&
 8010056:	e0d4      	b.n	8010202 <tcp_output+0x2b2>
    LWIP_ASSERT("RST not expected here!",
 8010058:	4b5f      	ldr	r3, [pc, #380]	; (80101d8 <tcp_output+0x288>)
 801005a:	f240 5236 	movw	r2, #1334	; 0x536
 801005e:	4962      	ldr	r1, [pc, #392]	; (80101e8 <tcp_output+0x298>)
 8010060:	485f      	ldr	r0, [pc, #380]	; (80101e0 <tcp_output+0x290>)
 8010062:	f002 fb75 	bl	8012750 <iprintf>
 8010066:	e0df      	b.n	8010228 <tcp_output+0x2d8>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8010068:	8911      	ldrh	r1, [r2, #8]
 801006a:	8e6a      	ldrh	r2, [r5, #50]	; 0x32
 801006c:	4291      	cmp	r1, r2
 801006e:	f080 80e9 	bcs.w	8010244 <tcp_output+0x2f4>
 8010072:	f8b5 2064 	ldrh.w	r2, [r5, #100]	; 0x64
 8010076:	2a00      	cmp	r2, #0
 8010078:	f000 80e4 	beq.w	8010244 <tcp_output+0x2f4>
 801007c:	f8b5 2066 	ldrh.w	r2, [r5, #102]	; 0x66
 8010080:	2a08      	cmp	r2, #8
 8010082:	f200 80df 	bhi.w	8010244 <tcp_output+0x2f4>
 8010086:	f013 0fa0 	tst.w	r3, #160	; 0xa0
 801008a:	f040 80db 	bne.w	8010244 <tcp_output+0x2f4>
  if (pcb->unsent == NULL) {
 801008e:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
 8010090:	2b00      	cmp	r3, #0
 8010092:	d1b3      	bne.n	800fffc <tcp_output+0xac>
    pcb->unsent_oversize = 0;
 8010094:	2300      	movs	r3, #0
 8010096:	f8a5 3068 	strh.w	r3, [r5, #104]	; 0x68
 801009a:	e7af      	b.n	800fffc <tcp_output+0xac>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801009c:	68e3      	ldr	r3, [r4, #12]
 801009e:	899e      	ldrh	r6, [r3, #12]
 80100a0:	2010      	movs	r0, #16
 80100a2:	f7fb f8d3 	bl	800b24c <lwip_htons>
 80100a6:	68e3      	ldr	r3, [r4, #12]
 80100a8:	4330      	orrs	r0, r6
 80100aa:	8198      	strh	r0, [r3, #12]
 80100ac:	e0ce      	b.n	801024c <tcp_output+0x2fc>
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80100ae:	68e6      	ldr	r6, [r4, #12]
 80100b0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80100b2:	f7fb f8d0 	bl	800b256 <lwip_htonl>
 80100b6:	60b0      	str	r0, [r6, #8]
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80100b8:	68e6      	ldr	r6, [r4, #12]
 80100ba:	8d68      	ldrh	r0, [r5, #42]	; 0x2a
 80100bc:	f7fb f8c6 	bl	800b24c <lwip_htons>
 80100c0:	81f0      	strh	r0, [r6, #14]
  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80100c2:	8d6a      	ldrh	r2, [r5, #42]	; 0x2a
 80100c4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80100c6:	4413      	add	r3, r2
 80100c8:	62eb      	str	r3, [r5, #44]	; 0x2c
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80100ca:	68e6      	ldr	r6, [r4, #12]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80100cc:	7aa3      	ldrb	r3, [r4, #10]
 80100ce:	f013 0f01 	tst.w	r3, #1
 80100d2:	d13e      	bne.n	8010152 <tcp_output+0x202>
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80100d4:	3614      	adds	r6, #20
  if (pcb->rtime < 0) {
 80100d6:	f9b5 3030 	ldrsh.w	r3, [r5, #48]	; 0x30
 80100da:	2b00      	cmp	r3, #0
 80100dc:	db46      	blt.n	801016c <tcp_output+0x21c>
  if (pcb->rttest == 0) {
 80100de:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80100e0:	2b00      	cmp	r3, #0
 80100e2:	d046      	beq.n	8010172 <tcp_output+0x222>
  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80100e4:	6861      	ldr	r1, [r4, #4]
 80100e6:	68e3      	ldr	r3, [r4, #12]
 80100e8:	684a      	ldr	r2, [r1, #4]
 80100ea:	1a9b      	subs	r3, r3, r2
 80100ec:	b29b      	uxth	r3, r3
  seg->p->len -= len;
 80100ee:	894a      	ldrh	r2, [r1, #10]
 80100f0:	1ad2      	subs	r2, r2, r3
 80100f2:	814a      	strh	r2, [r1, #10]
  seg->p->tot_len -= len;
 80100f4:	6861      	ldr	r1, [r4, #4]
 80100f6:	890a      	ldrh	r2, [r1, #8]
 80100f8:	1ad3      	subs	r3, r2, r3
 80100fa:	810b      	strh	r3, [r1, #8]
  seg->p->payload = seg->tcphdr;
 80100fc:	6862      	ldr	r2, [r4, #4]
 80100fe:	68e3      	ldr	r3, [r4, #12]
 8010100:	6053      	str	r3, [r2, #4]
  seg->tcphdr->chksum = 0;
 8010102:	2200      	movs	r2, #0
 8010104:	741a      	strb	r2, [r3, #16]
 8010106:	745a      	strb	r2, [r3, #17]
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8010108:	7aa3      	ldrb	r3, [r4, #10]
 801010a:	009b      	lsls	r3, r3, #2
 801010c:	f003 0304 	and.w	r3, r3, #4
 8010110:	3314      	adds	r3, #20
 8010112:	68e2      	ldr	r2, [r4, #12]
 8010114:	4413      	add	r3, r2
 8010116:	429e      	cmp	r6, r3
 8010118:	d006      	beq.n	8010128 <tcp_output+0x1d8>
 801011a:	4b2f      	ldr	r3, [pc, #188]	; (80101d8 <tcp_output+0x288>)
 801011c:	f240 621c 	movw	r2, #1564	; 0x61c
 8010120:	4932      	ldr	r1, [pc, #200]	; (80101ec <tcp_output+0x29c>)
 8010122:	482f      	ldr	r0, [pc, #188]	; (80101e0 <tcp_output+0x290>)
 8010124:	f002 fb14 	bl	8012750 <iprintf>
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8010128:	6860      	ldr	r0, [r4, #4]
 801012a:	f8cd 8008 	str.w	r8, [sp, #8]
 801012e:	2306      	movs	r3, #6
 8010130:	9301      	str	r3, [sp, #4]
 8010132:	7aab      	ldrb	r3, [r5, #10]
 8010134:	9300      	str	r3, [sp, #0]
 8010136:	7aeb      	ldrb	r3, [r5, #11]
 8010138:	4652      	mov	r2, sl
 801013a:	9905      	ldr	r1, [sp, #20]
 801013c:	f001 fb5e 	bl	80117fc <ip4_output_if>
    if (err != ERR_OK) {
 8010140:	4603      	mov	r3, r0
 8010142:	2800      	cmp	r0, #0
 8010144:	f000 8088 	beq.w	8010258 <tcp_output+0x308>
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010148:	8b6a      	ldrh	r2, [r5, #26]
 801014a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801014e:	836a      	strh	r2, [r5, #26]
      return err;
 8010150:	e759      	b.n	8010006 <tcp_output+0xb6>
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8010152:	4652      	mov	r2, sl
 8010154:	4641      	mov	r1, r8
 8010156:	f44f 7006 	mov.w	r0, #536	; 0x218
 801015a:	f7fc fc11 	bl	800c980 <tcp_eff_send_mss_netif>
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801015e:	f040 7001 	orr.w	r0, r0, #33816576	; 0x2040000
 8010162:	f7fb f878 	bl	800b256 <lwip_htonl>
 8010166:	6170      	str	r0, [r6, #20]
    opts += 1;
 8010168:	3618      	adds	r6, #24
 801016a:	e7b4      	b.n	80100d6 <tcp_output+0x186>
    pcb->rtime = 0;
 801016c:	2300      	movs	r3, #0
 801016e:	862b      	strh	r3, [r5, #48]	; 0x30
 8010170:	e7b5      	b.n	80100de <tcp_output+0x18e>
    pcb->rttest = tcp_ticks;
 8010172:	4b1f      	ldr	r3, [pc, #124]	; (80101f0 <tcp_output+0x2a0>)
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	636b      	str	r3, [r5, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8010178:	68e3      	ldr	r3, [r4, #12]
 801017a:	6858      	ldr	r0, [r3, #4]
 801017c:	f7fb f86b 	bl	800b256 <lwip_htonl>
 8010180:	63a8      	str	r0, [r5, #56]	; 0x38
 8010182:	e7af      	b.n	80100e4 <tcp_output+0x194>
        pcb->unacked = seg;
 8010184:	672c      	str	r4, [r5, #112]	; 0x70
        useg = seg;
 8010186:	4627      	mov	r7, r4
 8010188:	e037      	b.n	80101fa <tcp_output+0x2aa>
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801018a:	f105 0b70 	add.w	fp, r5, #112	; 0x70
          while (*cur_seg &&
 801018e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8010190:	b1d3      	cbz	r3, 80101c8 <tcp_output+0x278>
 8010192:	4622      	mov	r2, r4
 8010194:	465c      	mov	r4, fp
 8010196:	4693      	mov	fp, r2
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8010198:	68db      	ldr	r3, [r3, #12]
 801019a:	6858      	ldr	r0, [r3, #4]
 801019c:	f7fb f85b 	bl	800b256 <lwip_htonl>
 80101a0:	4606      	mov	r6, r0
 80101a2:	f8db 300c 	ldr.w	r3, [fp, #12]
 80101a6:	6858      	ldr	r0, [r3, #4]
 80101a8:	f7fb f855 	bl	800b256 <lwip_htonl>
 80101ac:	1a36      	subs	r6, r6, r0
          while (*cur_seg &&
 80101ae:	2e00      	cmp	r6, #0
 80101b0:	da07      	bge.n	80101c2 <tcp_output+0x272>
            cur_seg = &((*cur_seg)->next );
 80101b2:	6824      	ldr	r4, [r4, #0]
          while (*cur_seg &&
 80101b4:	6823      	ldr	r3, [r4, #0]
 80101b6:	2b00      	cmp	r3, #0
 80101b8:	d1ee      	bne.n	8010198 <tcp_output+0x248>
 80101ba:	465b      	mov	r3, fp
 80101bc:	46a3      	mov	fp, r4
 80101be:	461c      	mov	r4, r3
 80101c0:	e002      	b.n	80101c8 <tcp_output+0x278>
 80101c2:	465b      	mov	r3, fp
 80101c4:	46a3      	mov	fp, r4
 80101c6:	461c      	mov	r4, r3
          seg->next = (*cur_seg);
 80101c8:	f8db 3000 	ldr.w	r3, [fp]
 80101cc:	6023      	str	r3, [r4, #0]
          (*cur_seg) = seg;
 80101ce:	f8cb 4000 	str.w	r4, [fp]
 80101d2:	e012      	b.n	80101fa <tcp_output+0x2aa>
 80101d4:	200183a4 	.word	0x200183a4
 80101d8:	0801559c 	.word	0x0801559c
 80101dc:	08015c28 	.word	0x08015c28
 80101e0:	08013b24 	.word	0x08013b24
 80101e4:	08015c40 	.word	0x08015c40
 80101e8:	08015c68 	.word	0x08015c68
 80101ec:	08015620 	.word	0x08015620
 80101f0:	20018394 	.word	0x20018394
      tcp_seg_free(seg);
 80101f4:	4620      	mov	r0, r4
 80101f6:	f7fc faef 	bl	800c7d8 <tcp_seg_free>
    seg = pcb->unsent;
 80101fa:	6eec      	ldr	r4, [r5, #108]	; 0x6c
  while (seg != NULL &&
 80101fc:	2c00      	cmp	r4, #0
 80101fe:	f43f af49 	beq.w	8010094 <tcp_output+0x144>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8010202:	68e3      	ldr	r3, [r4, #12]
 8010204:	6858      	ldr	r0, [r3, #4]
 8010206:	f7fb f826 	bl	800b256 <lwip_htonl>
 801020a:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 801020c:	1ac0      	subs	r0, r0, r3
 801020e:	8923      	ldrh	r3, [r4, #8]
 8010210:	4418      	add	r0, r3
  while (seg != NULL &&
 8010212:	4548      	cmp	r0, r9
 8010214:	f63f af3b 	bhi.w	801008e <tcp_output+0x13e>
    LWIP_ASSERT("RST not expected here!",
 8010218:	68e3      	ldr	r3, [r4, #12]
 801021a:	8998      	ldrh	r0, [r3, #12]
 801021c:	f7fb f816 	bl	800b24c <lwip_htons>
 8010220:	f010 0f04 	tst.w	r0, #4
 8010224:	f47f af18 	bne.w	8010058 <tcp_output+0x108>
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8010228:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 801022a:	b15b      	cbz	r3, 8010244 <tcp_output+0x2f4>
 801022c:	8b6b      	ldrh	r3, [r5, #26]
 801022e:	f013 0f44 	tst.w	r3, #68	; 0x44
 8010232:	d107      	bne.n	8010244 <tcp_output+0x2f4>
 8010234:	6eea      	ldr	r2, [r5, #108]	; 0x6c
 8010236:	2a00      	cmp	r2, #0
 8010238:	f43f af1b 	beq.w	8010072 <tcp_output+0x122>
 801023c:	6811      	ldr	r1, [r2, #0]
 801023e:	2900      	cmp	r1, #0
 8010240:	f43f af12 	beq.w	8010068 <tcp_output+0x118>
    if (pcb->state != SYN_SENT) {
 8010244:	7d2b      	ldrb	r3, [r5, #20]
 8010246:	2b02      	cmp	r3, #2
 8010248:	f47f af28 	bne.w	801009c <tcp_output+0x14c>
  if (tcp_output_segment_busy(seg)) {
 801024c:	4620      	mov	r0, r4
 801024e:	f7fe fe9d 	bl	800ef8c <tcp_output_segment_busy>
 8010252:	2800      	cmp	r0, #0
 8010254:	f43f af2b 	beq.w	80100ae <tcp_output+0x15e>
    pcb->unsent = seg->next;
 8010258:	6823      	ldr	r3, [r4, #0]
 801025a:	66eb      	str	r3, [r5, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801025c:	7d2b      	ldrb	r3, [r5, #20]
 801025e:	2b02      	cmp	r3, #2
 8010260:	d003      	beq.n	801026a <tcp_output+0x31a>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8010262:	8b6b      	ldrh	r3, [r5, #26]
 8010264:	f023 0303 	bic.w	r3, r3, #3
 8010268:	836b      	strh	r3, [r5, #26]
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801026a:	68e3      	ldr	r3, [r4, #12]
 801026c:	6858      	ldr	r0, [r3, #4]
 801026e:	f7fa fff2 	bl	800b256 <lwip_htonl>
 8010272:	4606      	mov	r6, r0
 8010274:	f8b4 b008 	ldrh.w	fp, [r4, #8]
 8010278:	68e3      	ldr	r3, [r4, #12]
 801027a:	8998      	ldrh	r0, [r3, #12]
 801027c:	f7fa ffe6 	bl	800b24c <lwip_htons>
 8010280:	f010 0003 	ands.w	r0, r0, #3
 8010284:	bf18      	it	ne
 8010286:	2001      	movne	r0, #1
 8010288:	445e      	add	r6, fp
 801028a:	4430      	add	r0, r6
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801028c:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 801028e:	1a1b      	subs	r3, r3, r0
 8010290:	2b00      	cmp	r3, #0
      pcb->snd_nxt = snd_nxt;
 8010292:	bfb8      	it	lt
 8010294:	6528      	strlt	r0, [r5, #80]	; 0x50
    if (TCP_TCPLEN(seg) > 0) {
 8010296:	8926      	ldrh	r6, [r4, #8]
 8010298:	68e3      	ldr	r3, [r4, #12]
 801029a:	8998      	ldrh	r0, [r3, #12]
 801029c:	f7fa ffd6 	bl	800b24c <lwip_htons>
 80102a0:	f010 0003 	ands.w	r0, r0, #3
 80102a4:	bf18      	it	ne
 80102a6:	2001      	movne	r0, #1
 80102a8:	42f0      	cmn	r0, r6
 80102aa:	d0a3      	beq.n	80101f4 <tcp_output+0x2a4>
      seg->next = NULL;
 80102ac:	2300      	movs	r3, #0
 80102ae:	6023      	str	r3, [r4, #0]
      if (pcb->unacked == NULL) {
 80102b0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	f43f af66 	beq.w	8010184 <tcp_output+0x234>
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80102b8:	68e3      	ldr	r3, [r4, #12]
 80102ba:	6858      	ldr	r0, [r3, #4]
 80102bc:	f7fa ffcb 	bl	800b256 <lwip_htonl>
 80102c0:	4606      	mov	r6, r0
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	6858      	ldr	r0, [r3, #4]
 80102c6:	f7fa ffc6 	bl	800b256 <lwip_htonl>
 80102ca:	1a36      	subs	r6, r6, r0
 80102cc:	2e00      	cmp	r6, #0
 80102ce:	f6ff af5c 	blt.w	801018a <tcp_output+0x23a>
          useg->next = seg;
 80102d2:	603c      	str	r4, [r7, #0]
 80102d4:	4627      	mov	r7, r4
 80102d6:	e790      	b.n	80101fa <tcp_output+0x2aa>
  useg = pcb->unacked;
 80102d8:	461f      	mov	r7, r3
 80102da:	e6bb      	b.n	8010054 <tcp_output+0x104>
    return ERR_OK;
 80102dc:	2300      	movs	r3, #0
 80102de:	e692      	b.n	8010006 <tcp_output+0xb6>
    return ERR_RTE;
 80102e0:	f06f 0303 	mvn.w	r3, #3
 80102e4:	e68f      	b.n	8010006 <tcp_output+0xb6>
 80102e6:	bf00      	nop

080102e8 <tcp_rexmit_rto_commit>:
{
 80102e8:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80102ea:	4604      	mov	r4, r0
 80102ec:	b150      	cbz	r0, 8010304 <tcp_rexmit_rto_commit+0x1c>
  if (pcb->nrtx < 0xFF) {
 80102ee:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 80102f2:	2bff      	cmp	r3, #255	; 0xff
 80102f4:	d002      	beq.n	80102fc <tcp_rexmit_rto_commit+0x14>
    ++pcb->nrtx;
 80102f6:	3301      	adds	r3, #1
 80102f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  tcp_output(pcb);
 80102fc:	4620      	mov	r0, r4
 80102fe:	f7ff fe27 	bl	800ff50 <tcp_output>
}
 8010302:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8010304:	4b03      	ldr	r3, [pc, #12]	; (8010314 <tcp_rexmit_rto_commit+0x2c>)
 8010306:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801030a:	4903      	ldr	r1, [pc, #12]	; (8010318 <tcp_rexmit_rto_commit+0x30>)
 801030c:	4803      	ldr	r0, [pc, #12]	; (801031c <tcp_rexmit_rto_commit+0x34>)
 801030e:	f002 fa1f 	bl	8012750 <iprintf>
 8010312:	e7ec      	b.n	80102ee <tcp_rexmit_rto_commit+0x6>
 8010314:	0801559c 	.word	0x0801559c
 8010318:	08015c80 	.word	0x08015c80
 801031c:	08013b24 	.word	0x08013b24

08010320 <tcp_rexmit_rto>:
{
 8010320:	b510      	push	{r4, lr}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8010322:	4604      	mov	r4, r0
 8010324:	b120      	cbz	r0, 8010330 <tcp_rexmit_rto+0x10>
  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8010326:	4620      	mov	r0, r4
 8010328:	f7ff fcbe 	bl	800fca8 <tcp_rexmit_rto_prepare>
 801032c:	b140      	cbz	r0, 8010340 <tcp_rexmit_rto+0x20>
}
 801032e:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8010330:	4b05      	ldr	r3, [pc, #20]	; (8010348 <tcp_rexmit_rto+0x28>)
 8010332:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8010336:	4905      	ldr	r1, [pc, #20]	; (801034c <tcp_rexmit_rto+0x2c>)
 8010338:	4805      	ldr	r0, [pc, #20]	; (8010350 <tcp_rexmit_rto+0x30>)
 801033a:	f002 fa09 	bl	8012750 <iprintf>
 801033e:	e7f2      	b.n	8010326 <tcp_rexmit_rto+0x6>
    tcp_rexmit_rto_commit(pcb);
 8010340:	4620      	mov	r0, r4
 8010342:	f7ff ffd1 	bl	80102e8 <tcp_rexmit_rto_commit>
}
 8010346:	e7f2      	b.n	801032e <tcp_rexmit_rto+0xe>
 8010348:	0801559c 	.word	0x0801559c
 801034c:	08015ca4 	.word	0x08015ca4
 8010350:	08013b24 	.word	0x08013b24

08010354 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8010354:	b538      	push	{r3, r4, r5, lr}
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8010356:	4604      	mov	r4, r0
 8010358:	b1c0      	cbz	r0, 801038c <tcp_keepalive+0x38>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801035a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801035c:	3801      	subs	r0, #1
 801035e:	f7fa ff7a 	bl	800b256 <lwip_htonl>
 8010362:	4603      	mov	r3, r0
 8010364:	2200      	movs	r2, #0
 8010366:	4611      	mov	r1, r2
 8010368:	4620      	mov	r0, r4
 801036a:	f7fe ff67 	bl	800f23c <tcp_output_alloc_header>
  if (p == NULL) {
 801036e:	4605      	mov	r5, r0
 8010370:	b1a0      	cbz	r0, 801039c <tcp_keepalive+0x48>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8010372:	2300      	movs	r3, #0
 8010374:	461a      	mov	r2, r3
 8010376:	4601      	mov	r1, r0
 8010378:	4620      	mov	r0, r4
 801037a:	f7fe fe1f 	bl	800efbc <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801037e:	1d23      	adds	r3, r4, #4
 8010380:	4622      	mov	r2, r4
 8010382:	4629      	mov	r1, r5
 8010384:	4620      	mov	r0, r4
 8010386:	f7fe ff83 	bl	800f290 <tcp_output_control_segment>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801038a:	bd38      	pop	{r3, r4, r5, pc}
  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801038c:	4b05      	ldr	r3, [pc, #20]	; (80103a4 <tcp_keepalive+0x50>)
 801038e:	f640 0224 	movw	r2, #2084	; 0x824
 8010392:	4905      	ldr	r1, [pc, #20]	; (80103a8 <tcp_keepalive+0x54>)
 8010394:	4805      	ldr	r0, [pc, #20]	; (80103ac <tcp_keepalive+0x58>)
 8010396:	f002 f9db 	bl	8012750 <iprintf>
 801039a:	e7de      	b.n	801035a <tcp_keepalive+0x6>
    return ERR_MEM;
 801039c:	f04f 30ff 	mov.w	r0, #4294967295
 80103a0:	e7f3      	b.n	801038a <tcp_keepalive+0x36>
 80103a2:	bf00      	nop
 80103a4:	0801559c 	.word	0x0801559c
 80103a8:	08015cc0 	.word	0x08015cc0
 80103ac:	08013b24 	.word	0x08013b24

080103b0 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80103b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80103b4:	4604      	mov	r4, r0
 80103b6:	b328      	cbz	r0, 8010404 <tcp_zero_window_probe+0x54>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80103b8:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
  if (seg == NULL) {
 80103ba:	b35d      	cbz	r5, 8010414 <tcp_zero_window_probe+0x64>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80103bc:	f894 309a 	ldrb.w	r3, [r4, #154]	; 0x9a
 80103c0:	2bff      	cmp	r3, #255	; 0xff
 80103c2:	d002      	beq.n	80103ca <tcp_zero_window_probe+0x1a>
    ++pcb->persist_probe;
 80103c4:	3301      	adds	r3, #1
 80103c6:	f884 309a 	strb.w	r3, [r4, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80103ca:	68eb      	ldr	r3, [r5, #12]
 80103cc:	8998      	ldrh	r0, [r3, #12]
 80103ce:	f7fa ff3d 	bl	800b24c <lwip_htons>
 80103d2:	f010 0f01 	tst.w	r0, #1
 80103d6:	d001      	beq.n	80103dc <tcp_zero_window_probe+0x2c>
 80103d8:	892b      	ldrh	r3, [r5, #8]
 80103da:	b31b      	cbz	r3, 8010424 <tcp_zero_window_probe+0x74>
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 80103dc:	68eb      	ldr	r3, [r5, #12]
 80103de:	685b      	ldr	r3, [r3, #4]
 80103e0:	2201      	movs	r2, #1
 80103e2:	2100      	movs	r1, #0
 80103e4:	4620      	mov	r0, r4
 80103e6:	f7fe ff29 	bl	800f23c <tcp_output_alloc_header>
  if (p == NULL) {
 80103ea:	4606      	mov	r6, r0
 80103ec:	b1b8      	cbz	r0, 801041e <tcp_zero_window_probe+0x6e>
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80103ee:	6868      	ldr	r0, [r5, #4]
 80103f0:	8903      	ldrh	r3, [r0, #8]
 80103f2:	892a      	ldrh	r2, [r5, #8]
 80103f4:	1a9b      	subs	r3, r3, r2
    char *d = ((char *)p->payload + TCP_HLEN);
 80103f6:	6871      	ldr	r1, [r6, #4]
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 80103f8:	b29b      	uxth	r3, r3
 80103fa:	2201      	movs	r2, #1
 80103fc:	3114      	adds	r1, #20
 80103fe:	f7fb ffbb 	bl	800c378 <pbuf_copy_partial>
 8010402:	e025      	b.n	8010450 <tcp_zero_window_probe+0xa0>
  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8010404:	4b1e      	ldr	r3, [pc, #120]	; (8010480 <tcp_zero_window_probe+0xd0>)
 8010406:	f640 024f 	movw	r2, #2127	; 0x84f
 801040a:	491e      	ldr	r1, [pc, #120]	; (8010484 <tcp_zero_window_probe+0xd4>)
 801040c:	481e      	ldr	r0, [pc, #120]	; (8010488 <tcp_zero_window_probe+0xd8>)
 801040e:	f002 f99f 	bl	8012750 <iprintf>
 8010412:	e7d1      	b.n	80103b8 <tcp_zero_window_probe+0x8>
    return ERR_OK;
 8010414:	2000      	movs	r0, #0
 8010416:	e031      	b.n	801047c <tcp_zero_window_probe+0xcc>
    return ERR_MEM;
 8010418:	f04f 30ff 	mov.w	r0, #4294967295
 801041c:	e02e      	b.n	801047c <tcp_zero_window_probe+0xcc>
 801041e:	f04f 30ff 	mov.w	r0, #4294967295
 8010422:	e02b      	b.n	801047c <tcp_zero_window_probe+0xcc>
  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8010424:	68eb      	ldr	r3, [r5, #12]
 8010426:	685b      	ldr	r3, [r3, #4]
 8010428:	2200      	movs	r2, #0
 801042a:	4611      	mov	r1, r2
 801042c:	4620      	mov	r0, r4
 801042e:	f7fe ff05 	bl	800f23c <tcp_output_alloc_header>
  if (p == NULL) {
 8010432:	4606      	mov	r6, r0
 8010434:	2800      	cmp	r0, #0
 8010436:	d0ef      	beq.n	8010418 <tcp_zero_window_probe+0x68>
  tcphdr = (struct tcp_hdr *)p->payload;
 8010438:	f8d6 8004 	ldr.w	r8, [r6, #4]
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801043c:	f9b8 700c 	ldrsh.w	r7, [r8, #12]
 8010440:	f427 577c 	bic.w	r7, r7, #16128	; 0x3f00
 8010444:	2011      	movs	r0, #17
 8010446:	f7fa ff01 	bl	800b24c <lwip_htons>
 801044a:	4307      	orrs	r7, r0
 801044c:	f8a8 700c 	strh.w	r7, [r8, #12]
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8010450:	68eb      	ldr	r3, [r5, #12]
 8010452:	6858      	ldr	r0, [r3, #4]
 8010454:	f7fa feff 	bl	800b256 <lwip_htonl>
 8010458:	3001      	adds	r0, #1
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801045a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 801045c:	1a1b      	subs	r3, r3, r0
 801045e:	2b00      	cmp	r3, #0
    pcb->snd_nxt = snd_nxt;
 8010460:	bfb8      	it	lt
 8010462:	6520      	strlt	r0, [r4, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8010464:	2300      	movs	r3, #0
 8010466:	461a      	mov	r2, r3
 8010468:	4631      	mov	r1, r6
 801046a:	4620      	mov	r0, r4
 801046c:	f7fe fda6 	bl	800efbc <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8010470:	1d23      	adds	r3, r4, #4
 8010472:	4622      	mov	r2, r4
 8010474:	4631      	mov	r1, r6
 8010476:	4620      	mov	r0, r4
 8010478:	f7fe ff0a 	bl	800f290 <tcp_output_control_segment>

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
}
 801047c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010480:	0801559c 	.word	0x0801559c
 8010484:	08015cdc 	.word	0x08015cdc
 8010488:	08013b24 	.word	0x08013b24

0801048c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801048c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801048e:	4604      	mov	r4, r0
 8010490:	460f      	mov	r7, r1
 8010492:	4616      	mov	r6, r2
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8010494:	200a      	movs	r0, #10
 8010496:	f7fb fa0d 	bl	800b8b4 <memp_malloc>
  if (timeout == NULL) {
 801049a:	b180      	cbz	r0, 80104be <sys_timeout_abs+0x32>
 801049c:	4605      	mov	r5, r0
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
    return;
  }

  timeout->next = NULL;
 801049e:	2300      	movs	r3, #0
 80104a0:	6003      	str	r3, [r0, #0]
  timeout->h = handler;
 80104a2:	6087      	str	r7, [r0, #8]
  timeout->arg = arg;
 80104a4:	60c6      	str	r6, [r0, #12]
  timeout->time = abs_time;
 80104a6:	6044      	str	r4, [r0, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80104a8:	4b0f      	ldr	r3, [pc, #60]	; (80104e8 <sys_timeout_abs+0x5c>)
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	b173      	cbz	r3, 80104cc <sys_timeout_abs+0x40>
    next_timeout = timeout;
    return;
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80104ae:	685a      	ldr	r2, [r3, #4]
 80104b0:	1aa2      	subs	r2, r4, r2
 80104b2:	2a00      	cmp	r2, #0
 80104b4:	da0d      	bge.n	80104d2 <sys_timeout_abs+0x46>
    timeout->next = next_timeout;
 80104b6:	6003      	str	r3, [r0, #0]
    next_timeout = timeout;
 80104b8:	4b0b      	ldr	r3, [pc, #44]	; (80104e8 <sys_timeout_abs+0x5c>)
 80104ba:	6018      	str	r0, [r3, #0]
        t->next = timeout;
        break;
      }
    }
  }
}
 80104bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80104be:	4b0b      	ldr	r3, [pc, #44]	; (80104ec <sys_timeout_abs+0x60>)
 80104c0:	22be      	movs	r2, #190	; 0xbe
 80104c2:	490b      	ldr	r1, [pc, #44]	; (80104f0 <sys_timeout_abs+0x64>)
 80104c4:	480b      	ldr	r0, [pc, #44]	; (80104f4 <sys_timeout_abs+0x68>)
 80104c6:	f002 f943 	bl	8012750 <iprintf>
    return;
 80104ca:	e7f7      	b.n	80104bc <sys_timeout_abs+0x30>
    next_timeout = timeout;
 80104cc:	4b06      	ldr	r3, [pc, #24]	; (80104e8 <sys_timeout_abs+0x5c>)
 80104ce:	6018      	str	r0, [r3, #0]
    return;
 80104d0:	e7f4      	b.n	80104bc <sys_timeout_abs+0x30>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80104d2:	4619      	mov	r1, r3
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	b11b      	cbz	r3, 80104e0 <sys_timeout_abs+0x54>
 80104d8:	685a      	ldr	r2, [r3, #4]
 80104da:	1aa2      	subs	r2, r4, r2
 80104dc:	2a00      	cmp	r2, #0
 80104de:	daf8      	bge.n	80104d2 <sys_timeout_abs+0x46>
        timeout->next = t->next;
 80104e0:	602b      	str	r3, [r5, #0]
        t->next = timeout;
 80104e2:	600d      	str	r5, [r1, #0]
        break;
 80104e4:	e7ea      	b.n	80104bc <sys_timeout_abs+0x30>
 80104e6:	bf00      	nop
 80104e8:	2000e104 	.word	0x2000e104
 80104ec:	08015d00 	.word	0x08015d00
 80104f0:	08015d34 	.word	0x08015d34
 80104f4:	08013b24 	.word	0x08013b24

080104f8 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 80104f8:	b570      	push	{r4, r5, r6, lr}
 80104fa:	4604      	mov	r4, r0
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 80104fc:	6843      	ldr	r3, [r0, #4]
 80104fe:	4798      	blx	r3

  now = sys_now();
 8010500:	f7f6 fba2 	bl	8006c48 <sys_now>
 8010504:	4605      	mov	r5, r0
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8010506:	6826      	ldr	r6, [r4, #0]
 8010508:	4b05      	ldr	r3, [pc, #20]	; (8010520 <lwip_cyclic_timer+0x28>)
 801050a:	6818      	ldr	r0, [r3, #0]
 801050c:	4430      	add	r0, r6
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801050e:	1b43      	subs	r3, r0, r5
 8010510:	2b00      	cmp	r3, #0
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8010512:	4622      	mov	r2, r4
 8010514:	4903      	ldr	r1, [pc, #12]	; (8010524 <lwip_cyclic_timer+0x2c>)
 8010516:	bfb8      	it	lt
 8010518:	1970      	addlt	r0, r6, r5
  } else {
    /* correct cyclic interval with handler execution delay and sys_check_timeouts jitter */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801051a:	f7ff ffb7 	bl	801048c <sys_timeout_abs>
#endif
  }
}
 801051e:	bd70      	pop	{r4, r5, r6, pc}
 8010520:	2000e100 	.word	0x2000e100
 8010524:	080104f9 	.word	0x080104f9

08010528 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8010528:	b570      	push	{r4, r5, r6, lr}
 801052a:	4604      	mov	r4, r0
 801052c:	460d      	mov	r5, r1
 801052e:	4616      	mov	r6, r2
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8010530:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8010534:	d207      	bcs.n	8010546 <sys_timeout+0x1e>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8010536:	f7f6 fb87 	bl	8006c48 <sys_now>

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801053a:	4632      	mov	r2, r6
 801053c:	4629      	mov	r1, r5
 801053e:	4420      	add	r0, r4
 8010540:	f7ff ffa4 	bl	801048c <sys_timeout_abs>
#endif
}
 8010544:	bd70      	pop	{r4, r5, r6, pc}
  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8010546:	4b04      	ldr	r3, [pc, #16]	; (8010558 <sys_timeout+0x30>)
 8010548:	f240 1229 	movw	r2, #297	; 0x129
 801054c:	4903      	ldr	r1, [pc, #12]	; (801055c <sys_timeout+0x34>)
 801054e:	4804      	ldr	r0, [pc, #16]	; (8010560 <sys_timeout+0x38>)
 8010550:	f002 f8fe 	bl	8012750 <iprintf>
 8010554:	e7ef      	b.n	8010536 <sys_timeout+0xe>
 8010556:	bf00      	nop
 8010558:	08015d00 	.word	0x08015d00
 801055c:	08015d74 	.word	0x08015d74
 8010560:	08013b24 	.word	0x08013b24

08010564 <tcp_timer_needed>:
{
 8010564:	b508      	push	{r3, lr}
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8010566:	4b0a      	ldr	r3, [pc, #40]	; (8010590 <tcp_timer_needed+0x2c>)
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	b953      	cbnz	r3, 8010582 <tcp_timer_needed+0x1e>
 801056c:	4b09      	ldr	r3, [pc, #36]	; (8010594 <tcp_timer_needed+0x30>)
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	b143      	cbz	r3, 8010584 <tcp_timer_needed+0x20>
    tcpip_tcp_timer_active = 1;
 8010572:	4b07      	ldr	r3, [pc, #28]	; (8010590 <tcp_timer_needed+0x2c>)
 8010574:	2201      	movs	r2, #1
 8010576:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8010578:	2200      	movs	r2, #0
 801057a:	4907      	ldr	r1, [pc, #28]	; (8010598 <tcp_timer_needed+0x34>)
 801057c:	20fa      	movs	r0, #250	; 0xfa
 801057e:	f7ff ffd3 	bl	8010528 <sys_timeout>
}
 8010582:	bd08      	pop	{r3, pc}
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8010584:	4b05      	ldr	r3, [pc, #20]	; (801059c <tcp_timer_needed+0x38>)
 8010586:	681b      	ldr	r3, [r3, #0]
 8010588:	2b00      	cmp	r3, #0
 801058a:	d1f2      	bne.n	8010572 <tcp_timer_needed+0xe>
 801058c:	e7f9      	b.n	8010582 <tcp_timer_needed+0x1e>
 801058e:	bf00      	nop
 8010590:	2000e108 	.word	0x2000e108
 8010594:	20018390 	.word	0x20018390
 8010598:	080105a1 	.word	0x080105a1
 801059c:	200183a0 	.word	0x200183a0

080105a0 <tcpip_tcp_timer>:
{
 80105a0:	b508      	push	{r3, lr}
  tcp_tmr();
 80105a2:	f7fd f8c1 	bl	800d728 <tcp_tmr>
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80105a6:	4b08      	ldr	r3, [pc, #32]	; (80105c8 <tcpip_tcp_timer+0x28>)
 80105a8:	681b      	ldr	r3, [r3, #0]
 80105aa:	b12b      	cbz	r3, 80105b8 <tcpip_tcp_timer+0x18>
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80105ac:	2200      	movs	r2, #0
 80105ae:	4907      	ldr	r1, [pc, #28]	; (80105cc <tcpip_tcp_timer+0x2c>)
 80105b0:	20fa      	movs	r0, #250	; 0xfa
 80105b2:	f7ff ffb9 	bl	8010528 <sys_timeout>
}
 80105b6:	bd08      	pop	{r3, pc}
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80105b8:	4b05      	ldr	r3, [pc, #20]	; (80105d0 <tcpip_tcp_timer+0x30>)
 80105ba:	681b      	ldr	r3, [r3, #0]
 80105bc:	2b00      	cmp	r3, #0
 80105be:	d1f5      	bne.n	80105ac <tcpip_tcp_timer+0xc>
    tcpip_tcp_timer_active = 0;
 80105c0:	4b04      	ldr	r3, [pc, #16]	; (80105d4 <tcpip_tcp_timer+0x34>)
 80105c2:	2200      	movs	r2, #0
 80105c4:	601a      	str	r2, [r3, #0]
}
 80105c6:	e7f6      	b.n	80105b6 <tcpip_tcp_timer+0x16>
 80105c8:	20018390 	.word	0x20018390
 80105cc:	080105a1 	.word	0x080105a1
 80105d0:	200183a0 	.word	0x200183a0
 80105d4:	2000e108 	.word	0x2000e108

080105d8 <sys_timeouts_init>:
{
 80105d8:	b538      	push	{r3, r4, r5, lr}
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80105da:	4d08      	ldr	r5, [pc, #32]	; (80105fc <sys_timeouts_init+0x24>)
 80105dc:	4c08      	ldr	r4, [pc, #32]	; (8010600 <sys_timeouts_init+0x28>)
 80105de:	f105 0208 	add.w	r2, r5, #8
 80105e2:	4621      	mov	r1, r4
 80105e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80105e8:	f7ff ff9e 	bl	8010528 <sys_timeout>
 80105ec:	f105 0210 	add.w	r2, r5, #16
 80105f0:	4621      	mov	r1, r4
 80105f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80105f6:	f7ff ff97 	bl	8010528 <sys_timeout>
}
 80105fa:	bd38      	pop	{r3, r4, r5, pc}
 80105fc:	08015dc0 	.word	0x08015dc0
 8010600:	080104f9 	.word	0x080104f9

08010604 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8010604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8010608:	f7f6 fb1e 	bl	8006c48 <sys_now>
 801060c:	4606      	mov	r6, r0
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801060e:	4c0d      	ldr	r4, [pc, #52]	; (8010644 <sys_check_timeouts+0x40>)

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
    handler = tmptimeout->h;
    arg = tmptimeout->arg;
    current_timeout_due_time = tmptimeout->time;
 8010610:	f8df 8034 	ldr.w	r8, [pc, #52]	; 8010648 <sys_check_timeouts+0x44>
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8010614:	270a      	movs	r7, #10
    tmptimeout = next_timeout;
 8010616:	6821      	ldr	r1, [r4, #0]
    if (tmptimeout == NULL) {
 8010618:	b191      	cbz	r1, 8010640 <sys_check_timeouts+0x3c>
    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801061a:	684b      	ldr	r3, [r1, #4]
 801061c:	1af2      	subs	r2, r6, r3
 801061e:	2a00      	cmp	r2, #0
 8010620:	db0e      	blt.n	8010640 <sys_check_timeouts+0x3c>
    next_timeout = tmptimeout->next;
 8010622:	680a      	ldr	r2, [r1, #0]
 8010624:	6022      	str	r2, [r4, #0]
    handler = tmptimeout->h;
 8010626:	688d      	ldr	r5, [r1, #8]
    arg = tmptimeout->arg;
 8010628:	f8d1 900c 	ldr.w	r9, [r1, #12]
    current_timeout_due_time = tmptimeout->time;
 801062c:	f8c8 3000 	str.w	r3, [r8]
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8010630:	4638      	mov	r0, r7
 8010632:	f7fb f959 	bl	800b8e8 <memp_free>
    if (handler != NULL) {
 8010636:	2d00      	cmp	r5, #0
 8010638:	d0ed      	beq.n	8010616 <sys_check_timeouts+0x12>
      handler(arg);
 801063a:	4648      	mov	r0, r9
 801063c:	47a8      	blx	r5
 801063e:	e7e9      	b.n	8010614 <sys_check_timeouts+0x10>
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8010640:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010644:	2000e104 	.word	0x2000e104
 8010648:	2000e100 	.word	0x2000e100

0801064c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801064c:	b510      	push	{r4, lr}
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801064e:	4b0d      	ldr	r3, [pc, #52]	; (8010684 <sys_timeouts_sleeptime+0x38>)
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	b183      	cbz	r3, 8010676 <sys_timeouts_sleeptime+0x2a>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
  }
  now = sys_now();
 8010654:	f7f6 faf8 	bl	8006c48 <sys_now>
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 8010658:	4b0a      	ldr	r3, [pc, #40]	; (8010684 <sys_timeouts_sleeptime+0x38>)
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	685c      	ldr	r4, [r3, #4]
 801065e:	1a24      	subs	r4, r4, r0
 8010660:	d40c      	bmi.n	801067c <sys_timeouts_sleeptime+0x30>
    return 0;
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 8010662:	2c00      	cmp	r4, #0
 8010664:	da0b      	bge.n	801067e <sys_timeouts_sleeptime+0x32>
 8010666:	4b08      	ldr	r3, [pc, #32]	; (8010688 <sys_timeouts_sleeptime+0x3c>)
 8010668:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 801066c:	4907      	ldr	r1, [pc, #28]	; (801068c <sys_timeouts_sleeptime+0x40>)
 801066e:	4808      	ldr	r0, [pc, #32]	; (8010690 <sys_timeouts_sleeptime+0x44>)
 8010670:	f002 f86e 	bl	8012750 <iprintf>
 8010674:	e003      	b.n	801067e <sys_timeouts_sleeptime+0x32>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 8010676:	f04f 34ff 	mov.w	r4, #4294967295
 801067a:	e000      	b.n	801067e <sys_timeouts_sleeptime+0x32>
    return 0;
 801067c:	2400      	movs	r4, #0
    return ret;
  }
}
 801067e:	4620      	mov	r0, r4
 8010680:	bd10      	pop	{r4, pc}
 8010682:	bf00      	nop
 8010684:	2000e104 	.word	0x2000e104
 8010688:	08015d00 	.word	0x08015d00
 801068c:	08015dac 	.word	0x08015dac
 8010690:	08013b24 	.word	0x08013b24

08010694 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8010694:	b508      	push	{r3, lr}
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8010696:	f002 f873 	bl	8012780 <rand>
 801069a:	4b02      	ldr	r3, [pc, #8]	; (80106a4 <udp_init+0x10>)
 801069c:	4303      	orrs	r3, r0
 801069e:	4a02      	ldr	r2, [pc, #8]	; (80106a8 <udp_init+0x14>)
 80106a0:	8013      	strh	r3, [r2, #0]
#endif /* LWIP_RAND */
}
 80106a2:	bd08      	pop	{r3, pc}
 80106a4:	ffffc000 	.word	0xffffc000
 80106a8:	2000001e 	.word	0x2000001e

080106ac <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 80106ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80106b0:	b085      	sub	sp, #20
 80106b2:	460e      	mov	r6, r1

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80106b4:	4681      	mov	r9, r0
 80106b6:	b300      	cbz	r0, 80106fa <udp_input+0x4e>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 80106b8:	b336      	cbz	r6, 8010708 <udp_input+0x5c>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 80106ba:	f8b9 300a 	ldrh.w	r3, [r9, #10]
 80106be:	2b07      	cmp	r3, #7
 80106c0:	d929      	bls.n	8010716 <udp_input+0x6a>
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
    goto end;
  }

  udphdr = (struct udp_hdr *)p->payload;
 80106c2:	f8d9 4004 	ldr.w	r4, [r9, #4]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80106c6:	4b68      	ldr	r3, [pc, #416]	; (8010868 <udp_input+0x1bc>)
 80106c8:	6819      	ldr	r1, [r3, #0]
 80106ca:	6958      	ldr	r0, [r3, #20]
 80106cc:	f001 f8ab 	bl	8011826 <ip4_addr_isbroadcast_u32>
 80106d0:	4607      	mov	r7, r0

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80106d2:	8820      	ldrh	r0, [r4, #0]
 80106d4:	f7fa fdba 	bl	800b24c <lwip_htons>
 80106d8:	4682      	mov	sl, r0
  dest = lwip_ntohs(udphdr->dest);
 80106da:	8860      	ldrh	r0, [r4, #2]
 80106dc:	f7fa fdb6 	bl	800b24c <lwip_htons>
 80106e0:	4605      	mov	r5, r0
  uncon_pcb = NULL;
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80106e2:	4b62      	ldr	r3, [pc, #392]	; (801086c <udp_input+0x1c0>)
 80106e4:	681c      	ldr	r4, [r3, #0]
 80106e6:	2c00      	cmp	r4, #0
 80106e8:	f000 8088 	beq.w	80107fc <udp_input+0x150>
  uncon_pcb = NULL;
 80106ec:	f04f 0b00 	mov.w	fp, #0
  prev = NULL;
 80106f0:	f8cd b00c 	str.w	fp, [sp, #12]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
          (ip_addr_isany_val(pcb->remote_ip) ||
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80106f4:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8010868 <udp_input+0x1bc>
 80106f8:	e02c      	b.n	8010754 <udp_input+0xa8>
  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 80106fa:	4b5d      	ldr	r3, [pc, #372]	; (8010870 <udp_input+0x1c4>)
 80106fc:	22cf      	movs	r2, #207	; 0xcf
 80106fe:	495d      	ldr	r1, [pc, #372]	; (8010874 <udp_input+0x1c8>)
 8010700:	485d      	ldr	r0, [pc, #372]	; (8010878 <udp_input+0x1cc>)
 8010702:	f002 f825 	bl	8012750 <iprintf>
 8010706:	e7d7      	b.n	80106b8 <udp_input+0xc>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8010708:	4b59      	ldr	r3, [pc, #356]	; (8010870 <udp_input+0x1c4>)
 801070a:	22d0      	movs	r2, #208	; 0xd0
 801070c:	495b      	ldr	r1, [pc, #364]	; (801087c <udp_input+0x1d0>)
 801070e:	485a      	ldr	r0, [pc, #360]	; (8010878 <udp_input+0x1cc>)
 8010710:	f002 f81e 	bl	8012750 <iprintf>
 8010714:	e7d1      	b.n	80106ba <udp_input+0xe>
    pbuf_free(p);
 8010716:	4648      	mov	r0, r9
 8010718:	f7fb fba6 	bl	800be68 <pbuf_free>
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801071c:	b005      	add	sp, #20
 801071e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8010722:	4b53      	ldr	r3, [pc, #332]	; (8010870 <udp_input+0x1c4>)
 8010724:	2288      	movs	r2, #136	; 0x88
 8010726:	4956      	ldr	r1, [pc, #344]	; (8010880 <udp_input+0x1d4>)
 8010728:	4853      	ldr	r0, [pc, #332]	; (8010878 <udp_input+0x1cc>)
 801072a:	f002 f811 	bl	8012750 <iprintf>
 801072e:	e016      	b.n	801075e <udp_input+0xb2>
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8010730:	6823      	ldr	r3, [r4, #0]
 8010732:	b11b      	cbz	r3, 801073c <udp_input+0x90>
 8010734:	f8d8 2014 	ldr.w	r2, [r8, #20]
 8010738:	4293      	cmp	r3, r2
 801073a:	d106      	bne.n	801074a <udp_input+0x9e>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801073c:	7c23      	ldrb	r3, [r4, #16]
 801073e:	f013 0f04 	tst.w	r3, #4
 8010742:	d025      	beq.n	8010790 <udp_input+0xe4>
      if ((pcb->remote_port == src) &&
 8010744:	8aa3      	ldrh	r3, [r4, #20]
 8010746:	4553      	cmp	r3, sl
 8010748:	d038      	beq.n	80107bc <udp_input+0x110>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801074a:	68e3      	ldr	r3, [r4, #12]
 801074c:	9403      	str	r4, [sp, #12]
 801074e:	2b00      	cmp	r3, #0
 8010750:	d051      	beq.n	80107f6 <udp_input+0x14a>
 8010752:	461c      	mov	r4, r3
    if ((pcb->local_port == dest) &&
 8010754:	8a63      	ldrh	r3, [r4, #18]
 8010756:	42ab      	cmp	r3, r5
 8010758:	d1f7      	bne.n	801074a <udp_input+0x9e>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801075a:	2e00      	cmp	r6, #0
 801075c:	d0e1      	beq.n	8010722 <udp_input+0x76>
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801075e:	7a22      	ldrb	r2, [r4, #8]
 8010760:	b13a      	cbz	r2, 8010772 <udp_input+0xc6>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8010762:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010766:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801076a:	3301      	adds	r3, #1
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801076c:	b2db      	uxtb	r3, r3
 801076e:	429a      	cmp	r2, r3
 8010770:	d1eb      	bne.n	801074a <udp_input+0x9e>
    if (broadcast != 0) {
 8010772:	2f00      	cmp	r7, #0
 8010774:	d0dc      	beq.n	8010730 <udp_input+0x84>
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010776:	6823      	ldr	r3, [r4, #0]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d0df      	beq.n	801073c <udp_input+0x90>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801077c:	f8d8 2014 	ldr.w	r2, [r8, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8010780:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010784:	d0da      	beq.n	801073c <udp_input+0x90>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8010786:	4053      	eors	r3, r2
 8010788:	68b2      	ldr	r2, [r6, #8]
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801078a:	4213      	tst	r3, r2
 801078c:	d1dd      	bne.n	801074a <udp_input+0x9e>
 801078e:	e7d5      	b.n	801073c <udp_input+0x90>
        if (uncon_pcb == NULL) {
 8010790:	f1bb 0f00 	cmp.w	fp, #0
 8010794:	d010      	beq.n	80107b8 <udp_input+0x10c>
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8010796:	2f00      	cmp	r7, #0
 8010798:	d0d4      	beq.n	8010744 <udp_input+0x98>
 801079a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 801079e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107a2:	d1cf      	bne.n	8010744 <udp_input+0x98>
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80107a4:	6873      	ldr	r3, [r6, #4]
 80107a6:	f8db 2000 	ldr.w	r2, [fp]
 80107aa:	429a      	cmp	r2, r3
 80107ac:	d0ca      	beq.n	8010744 <udp_input+0x98>
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80107ae:	6822      	ldr	r2, [r4, #0]
 80107b0:	4293      	cmp	r3, r2
 80107b2:	bf08      	it	eq
 80107b4:	46a3      	moveq	fp, r4
 80107b6:	e7c5      	b.n	8010744 <udp_input+0x98>
 80107b8:	46a3      	mov	fp, r4
 80107ba:	e7c3      	b.n	8010744 <udp_input+0x98>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80107bc:	6863      	ldr	r3, [r4, #4]
      if ((pcb->remote_port == src) &&
 80107be:	b11b      	cbz	r3, 80107c8 <udp_input+0x11c>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80107c0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80107c4:	4293      	cmp	r3, r2
 80107c6:	d1c0      	bne.n	801074a <udp_input+0x9e>
        if (prev != NULL) {
 80107c8:	9a03      	ldr	r2, [sp, #12]
 80107ca:	b12a      	cbz	r2, 80107d8 <udp_input+0x12c>
          prev->next = pcb->next;
 80107cc:	68e3      	ldr	r3, [r4, #12]
 80107ce:	60d3      	str	r3, [r2, #12]
          pcb->next = udp_pcbs;
 80107d0:	4b26      	ldr	r3, [pc, #152]	; (801086c <udp_input+0x1c0>)
 80107d2:	681a      	ldr	r2, [r3, #0]
 80107d4:	60e2      	str	r2, [r4, #12]
          udp_pcbs = pcb;
 80107d6:	601c      	str	r4, [r3, #0]
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80107d8:	2108      	movs	r1, #8
 80107da:	4648      	mov	r0, r9
 80107dc:	f7fb fb04 	bl	800bde8 <pbuf_remove_header>
 80107e0:	bb08      	cbnz	r0, 8010826 <udp_input+0x17a>
      if (pcb->recv != NULL) {
 80107e2:	69a5      	ldr	r5, [r4, #24]
 80107e4:	b355      	cbz	r5, 801083c <udp_input+0x190>
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80107e6:	69e0      	ldr	r0, [r4, #28]
 80107e8:	f8cd a000 	str.w	sl, [sp]
 80107ec:	4b25      	ldr	r3, [pc, #148]	; (8010884 <udp_input+0x1d8>)
 80107ee:	464a      	mov	r2, r9
 80107f0:	4621      	mov	r1, r4
 80107f2:	47a8      	blx	r5
 80107f4:	e792      	b.n	801071c <udp_input+0x70>
  if (pcb != NULL) {
 80107f6:	f1bb 0f00 	cmp.w	fp, #0
 80107fa:	d133      	bne.n	8010864 <udp_input+0x1b8>
  if (for_us) {
 80107fc:	6872      	ldr	r2, [r6, #4]
 80107fe:	4b1a      	ldr	r3, [pc, #104]	; (8010868 <udp_input+0x1bc>)
 8010800:	695b      	ldr	r3, [r3, #20]
 8010802:	429a      	cmp	r2, r3
 8010804:	d12a      	bne.n	801085c <udp_input+0x1b0>
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8010806:	2108      	movs	r1, #8
 8010808:	4648      	mov	r0, r9
 801080a:	f7fb faed 	bl	800bde8 <pbuf_remove_header>
 801080e:	b950      	cbnz	r0, 8010826 <udp_input+0x17a>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8010810:	b92f      	cbnz	r7, 801081e <udp_input+0x172>
 8010812:	4b15      	ldr	r3, [pc, #84]	; (8010868 <udp_input+0x1bc>)
 8010814:	695b      	ldr	r3, [r3, #20]
 8010816:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801081a:	2be0      	cmp	r3, #224	; 0xe0
 801081c:	d112      	bne.n	8010844 <udp_input+0x198>
      pbuf_free(p);
 801081e:	4648      	mov	r0, r9
 8010820:	f7fb fb22 	bl	800be68 <pbuf_free>
 8010824:	e77a      	b.n	801071c <udp_input+0x70>
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8010826:	4b12      	ldr	r3, [pc, #72]	; (8010870 <udp_input+0x1c4>)
 8010828:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801082c:	4916      	ldr	r1, [pc, #88]	; (8010888 <udp_input+0x1dc>)
 801082e:	4812      	ldr	r0, [pc, #72]	; (8010878 <udp_input+0x1cc>)
 8010830:	f001 ff8e 	bl	8012750 <iprintf>
      pbuf_free(p);
 8010834:	4648      	mov	r0, r9
 8010836:	f7fb fb17 	bl	800be68 <pbuf_free>
      goto end;
 801083a:	e76f      	b.n	801071c <udp_input+0x70>
        pbuf_free(p);
 801083c:	4648      	mov	r0, r9
 801083e:	f7fb fb13 	bl	800be68 <pbuf_free>
        goto end;
 8010842:	e76b      	b.n	801071c <udp_input+0x70>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8010844:	4b08      	ldr	r3, [pc, #32]	; (8010868 <udp_input+0x1bc>)
 8010846:	8999      	ldrh	r1, [r3, #12]
 8010848:	3108      	adds	r1, #8
 801084a:	b209      	sxth	r1, r1
 801084c:	4648      	mov	r0, r9
 801084e:	f7fb faff 	bl	800be50 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8010852:	2103      	movs	r1, #3
 8010854:	4648      	mov	r0, r9
 8010856:	f000 fe21 	bl	801149c <icmp_dest_unreach>
 801085a:	e7e0      	b.n	801081e <udp_input+0x172>
    pbuf_free(p);
 801085c:	4648      	mov	r0, r9
 801085e:	f7fb fb03 	bl	800be68 <pbuf_free>
  return;
 8010862:	e75b      	b.n	801071c <udp_input+0x70>
 8010864:	465c      	mov	r4, fp
 8010866:	e7b7      	b.n	80107d8 <udp_input+0x12c>
 8010868:	20012abc 	.word	0x20012abc
 801086c:	200183a8 	.word	0x200183a8
 8010870:	08015dd8 	.word	0x08015dd8
 8010874:	08015e08 	.word	0x08015e08
 8010878:	08013b24 	.word	0x08013b24
 801087c:	08015e20 	.word	0x08015e20
 8010880:	08015e3c 	.word	0x08015e3c
 8010884:	20012acc 	.word	0x20012acc
 8010888:	08015e64 	.word	0x08015e64

0801088c <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801088c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
    ipaddr = IP4_ADDR_ANY;
 801088e:	4b3b      	ldr	r3, [pc, #236]	; (801097c <udp_bind+0xf0>)
 8010890:	2900      	cmp	r1, #0
 8010892:	bf08      	it	eq
 8010894:	4619      	moveq	r1, r3
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8010896:	b168      	cbz	r0, 80108b4 <udp_bind+0x28>
 8010898:	4604      	mov	r4, r0
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801089a:	4b39      	ldr	r3, [pc, #228]	; (8010980 <udp_bind+0xf4>)
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d059      	beq.n	8010956 <udp_bind+0xca>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80108a2:	4298      	cmp	r0, r3
 80108a4:	d05a      	beq.n	801095c <udp_bind+0xd0>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80108a6:	4618      	mov	r0, r3
 80108a8:	68c0      	ldr	r0, [r0, #12]
 80108aa:	b168      	cbz	r0, 80108c8 <udp_bind+0x3c>
    if (pcb == ipcb) {
 80108ac:	4284      	cmp	r4, r0
 80108ae:	d1fb      	bne.n	80108a8 <udp_bind+0x1c>
      rebind = 1;
 80108b0:	2701      	movs	r7, #1
 80108b2:	e00a      	b.n	80108ca <udp_bind+0x3e>
  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80108b4:	4b33      	ldr	r3, [pc, #204]	; (8010984 <udp_bind+0xf8>)
 80108b6:	f240 32b7 	movw	r2, #951	; 0x3b7
 80108ba:	4933      	ldr	r1, [pc, #204]	; (8010988 <udp_bind+0xfc>)
 80108bc:	4833      	ldr	r0, [pc, #204]	; (801098c <udp_bind+0x100>)
 80108be:	f001 ff47 	bl	8012750 <iprintf>
 80108c2:	f06f 000f 	mvn.w	r0, #15
 80108c6:	e053      	b.n	8010970 <udp_bind+0xe4>
  rebind = 0;
 80108c8:	2700      	movs	r7, #0
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80108ca:	2a00      	cmp	r2, #0
 80108cc:	d12f      	bne.n	801092e <udp_bind+0xa2>
 80108ce:	4a30      	ldr	r2, [pc, #192]	; (8010990 <udp_bind+0x104>)
 80108d0:	8815      	ldrh	r5, [r2, #0]
  rebind = 0;
 80108d2:	f44f 4680 	mov.w	r6, #16384	; 0x4000
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80108d6:	f64f 7cff 	movw	ip, #65535	; 0xffff
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 80108da:	f44f 4e40 	mov.w	lr, #49152	; 0xc000
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 80108de:	4565      	cmp	r5, ip
 80108e0:	d014      	beq.n	801090c <udp_bind+0x80>
 80108e2:	3501      	adds	r5, #1
 80108e4:	b2ad      	uxth	r5, r5
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80108e6:	b1e3      	cbz	r3, 8010922 <udp_bind+0x96>
 80108e8:	461a      	mov	r2, r3
    if (pcb->local_port == udp_port) {
 80108ea:	8a50      	ldrh	r0, [r2, #18]
 80108ec:	42a8      	cmp	r0, r5
 80108ee:	d00f      	beq.n	8010910 <udp_bind+0x84>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80108f0:	68d2      	ldr	r2, [r2, #12]
 80108f2:	2a00      	cmp	r2, #0
 80108f4:	d1f9      	bne.n	80108ea <udp_bind+0x5e>
 80108f6:	4b26      	ldr	r3, [pc, #152]	; (8010990 <udp_bind+0x104>)
 80108f8:	801d      	strh	r5, [r3, #0]
  return udp_port;
 80108fa:	4b25      	ldr	r3, [pc, #148]	; (8010990 <udp_bind+0x104>)
 80108fc:	881a      	ldrh	r2, [r3, #0]
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 80108fe:	b329      	cbz	r1, 801094c <udp_bind+0xc0>
 8010900:	680b      	ldr	r3, [r1, #0]
 8010902:	6023      	str	r3, [r4, #0]

  pcb->local_port = port;
 8010904:	8262      	strh	r2, [r4, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8010906:	b377      	cbz	r7, 8010966 <udp_bind+0xda>
    udp_pcbs = pcb;
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8010908:	2000      	movs	r0, #0
 801090a:	e031      	b.n	8010970 <udp_bind+0xe4>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801090c:	4675      	mov	r5, lr
 801090e:	e7ea      	b.n	80108e6 <udp_bind+0x5a>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8010910:	3e01      	subs	r6, #1
 8010912:	b2b6      	uxth	r6, r6
 8010914:	2e00      	cmp	r6, #0
 8010916:	d1e2      	bne.n	80108de <udp_bind+0x52>
 8010918:	4b1d      	ldr	r3, [pc, #116]	; (8010990 <udp_bind+0x104>)
 801091a:	801d      	strh	r5, [r3, #0]
      return ERR_USE;
 801091c:	f06f 0007 	mvn.w	r0, #7
 8010920:	e026      	b.n	8010970 <udp_bind+0xe4>
 8010922:	4b1b      	ldr	r3, [pc, #108]	; (8010990 <udp_bind+0x104>)
 8010924:	801d      	strh	r5, [r3, #0]
 8010926:	e7e8      	b.n	80108fa <udp_bind+0x6e>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8010928:	68db      	ldr	r3, [r3, #12]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d0e7      	beq.n	80108fe <udp_bind+0x72>
      if (pcb != ipcb) {
 801092e:	429c      	cmp	r4, r3
 8010930:	d0fa      	beq.n	8010928 <udp_bind+0x9c>
          if ((ipcb->local_port == port) &&
 8010932:	8a58      	ldrh	r0, [r3, #18]
 8010934:	4290      	cmp	r0, r2
 8010936:	d1f7      	bne.n	8010928 <udp_bind+0x9c>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8010938:	681d      	ldr	r5, [r3, #0]
 801093a:	6808      	ldr	r0, [r1, #0]
 801093c:	b140      	cbz	r0, 8010950 <udp_bind+0xc4>
 801093e:	4285      	cmp	r5, r0
 8010940:	d006      	beq.n	8010950 <udp_bind+0xc4>
              ip_addr_isany(&ipcb->local_ip))) {
 8010942:	2d00      	cmp	r5, #0
 8010944:	d1f0      	bne.n	8010928 <udp_bind+0x9c>
            return ERR_USE;
 8010946:	f06f 0007 	mvn.w	r0, #7
 801094a:	e011      	b.n	8010970 <udp_bind+0xe4>
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801094c:	2300      	movs	r3, #0
 801094e:	e7d8      	b.n	8010902 <udp_bind+0x76>
            return ERR_USE;
 8010950:	f06f 0007 	mvn.w	r0, #7
 8010954:	e00c      	b.n	8010970 <udp_bind+0xe4>
  if (port == 0) {
 8010956:	b962      	cbnz	r2, 8010972 <udp_bind+0xe6>
  rebind = 0;
 8010958:	2700      	movs	r7, #0
 801095a:	e7b8      	b.n	80108ce <udp_bind+0x42>
      rebind = 1;
 801095c:	2701      	movs	r7, #1
 801095e:	e7b4      	b.n	80108ca <udp_bind+0x3e>
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8010960:	2300      	movs	r3, #0
 8010962:	6023      	str	r3, [r4, #0]
  pcb->local_port = port;
 8010964:	8262      	strh	r2, [r4, #18]
    pcb->next = udp_pcbs;
 8010966:	4b06      	ldr	r3, [pc, #24]	; (8010980 <udp_bind+0xf4>)
 8010968:	681a      	ldr	r2, [r3, #0]
 801096a:	60e2      	str	r2, [r4, #12]
    udp_pcbs = pcb;
 801096c:	601c      	str	r4, [r3, #0]
  return ERR_OK;
 801096e:	2000      	movs	r0, #0
}
 8010970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8010972:	2900      	cmp	r1, #0
 8010974:	d0f4      	beq.n	8010960 <udp_bind+0xd4>
  rebind = 0;
 8010976:	2700      	movs	r7, #0
 8010978:	e7c2      	b.n	8010900 <udp_bind+0x74>
 801097a:	bf00      	nop
 801097c:	080161a8 	.word	0x080161a8
 8010980:	200183a8 	.word	0x200183a8
 8010984:	08015dd8 	.word	0x08015dd8
 8010988:	08015e80 	.word	0x08015e80
 801098c:	08013b24 	.word	0x08013b24
 8010990:	2000001e 	.word	0x2000001e

08010994 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8010994:	b508      	push	{r3, lr}
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8010996:	b110      	cbz	r0, 801099e <udp_recv+0xa>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8010998:	6181      	str	r1, [r0, #24]
  pcb->recv_arg = recv_arg;
 801099a:	61c2      	str	r2, [r0, #28]
}
 801099c:	bd08      	pop	{r3, pc}
  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801099e:	4b04      	ldr	r3, [pc, #16]	; (80109b0 <udp_recv+0x1c>)
 80109a0:	f240 428a 	movw	r2, #1162	; 0x48a
 80109a4:	4903      	ldr	r1, [pc, #12]	; (80109b4 <udp_recv+0x20>)
 80109a6:	4804      	ldr	r0, [pc, #16]	; (80109b8 <udp_recv+0x24>)
 80109a8:	f001 fed2 	bl	8012750 <iprintf>
 80109ac:	e7f6      	b.n	801099c <udp_recv+0x8>
 80109ae:	bf00      	nop
 80109b0:	08015dd8 	.word	0x08015dd8
 80109b4:	08015e98 	.word	0x08015e98
 80109b8:	08013b24 	.word	0x08013b24

080109bc <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 80109bc:	b508      	push	{r3, lr}
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80109be:	b150      	cbz	r0, 80109d6 <udp_remove+0x1a>
 80109c0:	4601      	mov	r1, r0

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 80109c2:	4b0e      	ldr	r3, [pc, #56]	; (80109fc <udp_remove+0x40>)
 80109c4:	681a      	ldr	r2, [r3, #0]
 80109c6:	4282      	cmp	r2, r0
 80109c8:	d10e      	bne.n	80109e8 <udp_remove+0x2c>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 80109ca:	68c2      	ldr	r2, [r0, #12]
 80109cc:	601a      	str	r2, [r3, #0]
        pcb2->next = pcb->next;
        break;
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 80109ce:	2000      	movs	r0, #0
 80109d0:	f7fa ff8a 	bl	800b8e8 <memp_free>
}
 80109d4:	bd08      	pop	{r3, pc}
  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80109d6:	4b0a      	ldr	r3, [pc, #40]	; (8010a00 <udp_remove+0x44>)
 80109d8:	f240 42a1 	movw	r2, #1185	; 0x4a1
 80109dc:	4909      	ldr	r1, [pc, #36]	; (8010a04 <udp_remove+0x48>)
 80109de:	480a      	ldr	r0, [pc, #40]	; (8010a08 <udp_remove+0x4c>)
 80109e0:	f001 feb6 	bl	8012750 <iprintf>
 80109e4:	e7f6      	b.n	80109d4 <udp_remove+0x18>
 80109e6:	461a      	mov	r2, r3
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80109e8:	2a00      	cmp	r2, #0
 80109ea:	d0f0      	beq.n	80109ce <udp_remove+0x12>
      if (pcb2->next != NULL && pcb2->next == pcb) {
 80109ec:	68d3      	ldr	r3, [r2, #12]
 80109ee:	428b      	cmp	r3, r1
 80109f0:	d1f9      	bne.n	80109e6 <udp_remove+0x2a>
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d0f7      	beq.n	80109e6 <udp_remove+0x2a>
        pcb2->next = pcb->next;
 80109f6:	68cb      	ldr	r3, [r1, #12]
 80109f8:	60d3      	str	r3, [r2, #12]
        break;
 80109fa:	e7e8      	b.n	80109ce <udp_remove+0x12>
 80109fc:	200183a8 	.word	0x200183a8
 8010a00:	08015dd8 	.word	0x08015dd8
 8010a04:	08015eb0 	.word	0x08015eb0
 8010a08:	08013b24 	.word	0x08013b24

08010a0c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8010a0c:	b510      	push	{r4, lr}
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8010a0e:	2000      	movs	r0, #0
 8010a10:	f7fa ff50 	bl	800b8b4 <memp_malloc>
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8010a14:	4604      	mov	r4, r0
 8010a16:	b128      	cbz	r0, 8010a24 <udp_new+0x18>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8010a18:	2220      	movs	r2, #32
 8010a1a:	2100      	movs	r1, #0
 8010a1c:	f001 fe35 	bl	801268a <memset>
    pcb->ttl = UDP_TTL;
 8010a20:	23ff      	movs	r3, #255	; 0xff
 8010a22:	72e3      	strb	r3, [r4, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
}
 8010a24:	4620      	mov	r0, r4
 8010a26:	bd10      	pop	{r4, pc}

08010a28 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 8010a28:	b508      	push	{r3, lr}
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 8010a2a:	f7ff ffef 	bl	8010a0c <udp_new>
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
}
 8010a2e:	bd08      	pop	{r3, pc}

08010a30 <udp_netif_ip_addr_changed>:
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8010a30:	b1b0      	cbz	r0, 8010a60 <udp_netif_ip_addr_changed+0x30>
 8010a32:	4602      	mov	r2, r0
 8010a34:	6803      	ldr	r3, [r0, #0]
 8010a36:	b19b      	cbz	r3, 8010a60 <udp_netif_ip_addr_changed+0x30>
 8010a38:	b191      	cbz	r1, 8010a60 <udp_netif_ip_addr_changed+0x30>
 8010a3a:	680b      	ldr	r3, [r1, #0]
 8010a3c:	b183      	cbz	r3, 8010a60 <udp_netif_ip_addr_changed+0x30>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8010a3e:	4b09      	ldr	r3, [pc, #36]	; (8010a64 <udp_netif_ip_addr_changed+0x34>)
 8010a40:	681b      	ldr	r3, [r3, #0]
 8010a42:	b16b      	cbz	r3, 8010a60 <udp_netif_ip_addr_changed+0x30>
{
 8010a44:	b410      	push	{r4}
 8010a46:	e001      	b.n	8010a4c <udp_netif_ip_addr_changed+0x1c>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8010a48:	68db      	ldr	r3, [r3, #12]
 8010a4a:	b133      	cbz	r3, 8010a5a <udp_netif_ip_addr_changed+0x2a>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8010a4c:	681c      	ldr	r4, [r3, #0]
 8010a4e:	6810      	ldr	r0, [r2, #0]
 8010a50:	4284      	cmp	r4, r0
 8010a52:	d1f9      	bne.n	8010a48 <udp_netif_ip_addr_changed+0x18>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8010a54:	6808      	ldr	r0, [r1, #0]
 8010a56:	6018      	str	r0, [r3, #0]
 8010a58:	e7f6      	b.n	8010a48 <udp_netif_ip_addr_changed+0x18>
      }
    }
  }
}
 8010a5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010a5e:	4770      	bx	lr
 8010a60:	4770      	bx	lr
 8010a62:	bf00      	nop
 8010a64:	200183a8 	.word	0x200183a8

08010a68 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8010a68:	b510      	push	{r4, lr}
 8010a6a:	4604      	mov	r4, r0
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8010a6c:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8010a70:	4b09      	ldr	r3, [pc, #36]	; (8010a98 <etharp_free_entry+0x30>)
 8010a72:	f853 0032 	ldr.w	r0, [r3, r2, lsl #3]
 8010a76:	b138      	cbz	r0, 8010a88 <etharp_free_entry+0x20>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8010a78:	f7fb f9f6 	bl	800be68 <pbuf_free>
    arp_table[i].q = NULL;
 8010a7c:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8010a80:	00db      	lsls	r3, r3, #3
 8010a82:	4a05      	ldr	r2, [pc, #20]	; (8010a98 <etharp_free_entry+0x30>)
 8010a84:	2100      	movs	r1, #0
 8010a86:	50d1      	str	r1, [r2, r3]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8010a88:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8010a8c:	4802      	ldr	r0, [pc, #8]	; (8010a98 <etharp_free_entry+0x30>)
 8010a8e:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 8010a92:	2300      	movs	r3, #0
 8010a94:	7523      	strb	r3, [r4, #20]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8010a96:	bd10      	pop	{r4, pc}
 8010a98:	2000e10c 	.word	0x2000e10c

08010a9c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8010a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010aa0:	b085      	sub	sp, #20
 8010aa2:	4606      	mov	r6, r0
 8010aa4:	4617      	mov	r7, r2
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010aa6:	4c4d      	ldr	r4, [pc, #308]	; (8010bdc <etharp_find_entry+0x140>)
{
 8010aa8:	2300      	movs	r3, #0
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8010aaa:	9303      	str	r3, [sp, #12]
  s16_t old_queue = ARP_TABLE_SIZE;
 8010aac:	f04f 0b0a 	mov.w	fp, #10
  s16_t empty = ARP_TABLE_SIZE;
 8010ab0:	465d      	mov	r5, fp
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8010ab2:	46d8      	mov	r8, fp
 8010ab4:	46da      	mov	sl, fp
 8010ab6:	9302      	str	r3, [sp, #8]
 8010ab8:	9301      	str	r3, [sp, #4]
 8010aba:	4689      	mov	r9, r1
 8010abc:	e01c      	b.n	8010af8 <etharp_find_entry+0x5c>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8010abe:	2f00      	cmp	r7, #0
 8010ac0:	f000 8082 	beq.w	8010bc8 <etharp_find_entry+0x12c>
 8010ac4:	6890      	ldr	r0, [r2, #8]
 8010ac6:	42b8      	cmp	r0, r7
 8010ac8:	d126      	bne.n	8010b18 <etharp_find_entry+0x7c>
 8010aca:	4665      	mov	r5, ip
 8010acc:	e04d      	b.n	8010b6a <etharp_find_entry+0xce>
        return i;
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8010ace:	6811      	ldr	r1, [r2, #0]
 8010ad0:	b131      	cbz	r1, 8010ae0 <etharp_find_entry+0x44>
          if (arp_table[i].ctime >= age_queue) {
 8010ad2:	8a52      	ldrh	r2, [r2, #18]
 8010ad4:	9902      	ldr	r1, [sp, #8]
 8010ad6:	428a      	cmp	r2, r1
 8010ad8:	d30a      	bcc.n	8010af0 <etharp_find_entry+0x54>
            old_queue = i;
            age_queue = arp_table[i].ctime;
 8010ada:	9202      	str	r2, [sp, #8]
          if (arp_table[i].ctime >= age_queue) {
 8010adc:	46e3      	mov	fp, ip
 8010ade:	e007      	b.n	8010af0 <etharp_find_entry+0x54>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8010ae0:	8a52      	ldrh	r2, [r2, #18]
 8010ae2:	9903      	ldr	r1, [sp, #12]
 8010ae4:	428a      	cmp	r2, r1
 8010ae6:	d303      	bcc.n	8010af0 <etharp_find_entry+0x54>
            old_pending = i;
            age_pending = arp_table[i].ctime;
 8010ae8:	9203      	str	r2, [sp, #12]
          if (arp_table[i].ctime >= age_pending) {
 8010aea:	46e2      	mov	sl, ip
 8010aec:	e000      	b.n	8010af0 <etharp_find_entry+0x54>
 8010aee:	4665      	mov	r5, ip
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010af0:	3301      	adds	r3, #1
 8010af2:	3418      	adds	r4, #24
 8010af4:	2b0a      	cmp	r3, #10
 8010af6:	d018      	beq.n	8010b2a <etharp_find_entry+0x8e>
 8010af8:	fa0f fc83 	sxth.w	ip, r3
    u8_t state = arp_table[i].state;
 8010afc:	4622      	mov	r2, r4
 8010afe:	7d21      	ldrb	r1, [r4, #20]
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8010b00:	2d0a      	cmp	r5, #10
 8010b02:	d101      	bne.n	8010b08 <etharp_find_entry+0x6c>
 8010b04:	2900      	cmp	r1, #0
 8010b06:	d0f2      	beq.n	8010aee <etharp_find_entry+0x52>
    } else if (state != ETHARP_STATE_EMPTY) {
 8010b08:	2900      	cmp	r1, #0
 8010b0a:	d0f1      	beq.n	8010af0 <etharp_find_entry+0x54>
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8010b0c:	b126      	cbz	r6, 8010b18 <etharp_find_entry+0x7c>
 8010b0e:	6830      	ldr	r0, [r6, #0]
 8010b10:	4686      	mov	lr, r0
 8010b12:	6850      	ldr	r0, [r2, #4]
 8010b14:	4586      	cmp	lr, r0
 8010b16:	d0d2      	beq.n	8010abe <etharp_find_entry+0x22>
      if (state == ETHARP_STATE_PENDING) {
 8010b18:	2901      	cmp	r1, #1
 8010b1a:	d0d8      	beq.n	8010ace <etharp_find_entry+0x32>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8010b1c:	8a52      	ldrh	r2, [r2, #18]
 8010b1e:	9901      	ldr	r1, [sp, #4]
 8010b20:	428a      	cmp	r2, r1
 8010b22:	d3e5      	bcc.n	8010af0 <etharp_find_entry+0x54>
            old_stable = i;
            age_stable = arp_table[i].ctime;
 8010b24:	9201      	str	r2, [sp, #4]
          if (arp_table[i].ctime >= age_stable) {
 8010b26:	46e0      	mov	r8, ip
 8010b28:	e7e2      	b.n	8010af0 <etharp_find_entry+0x54>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8010b2a:	f019 0f02 	tst.w	r9, #2
 8010b2e:	d14d      	bne.n	8010bcc <etharp_find_entry+0x130>
 8010b30:	2d0a      	cmp	r5, #10
 8010b32:	d01e      	beq.n	8010b72 <etharp_find_entry+0xd6>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8010b34:	2d09      	cmp	r5, #9
 8010b36:	dc1f      	bgt.n	8010b78 <etharp_find_entry+0xdc>
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
    etharp_free_entry(i);
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8010b38:	462c      	mov	r4, r5
 8010b3a:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8010b3e:	4a27      	ldr	r2, [pc, #156]	; (8010bdc <etharp_find_entry+0x140>)
 8010b40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010b44:	7d1b      	ldrb	r3, [r3, #20]
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d136      	bne.n	8010bb8 <etharp_find_entry+0x11c>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8010b4a:	b136      	cbz	r6, 8010b5a <etharp_find_entry+0xbe>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8010b4c:	6831      	ldr	r1, [r6, #0]
 8010b4e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8010b52:	4a22      	ldr	r2, [pc, #136]	; (8010bdc <etharp_find_entry+0x140>)
 8010b54:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010b58:	6059      	str	r1, [r3, #4]
  }
  arp_table[i].ctime = 0;
 8010b5a:	4b20      	ldr	r3, [pc, #128]	; (8010bdc <etharp_find_entry+0x140>)
 8010b5c:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8010b60:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8010b64:	2100      	movs	r1, #0
 8010b66:	8251      	strh	r1, [r2, #18]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8010b68:	6097      	str	r7, [r2, #8]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
}
 8010b6a:	4628      	mov	r0, r5
 8010b6c:	b005      	add	sp, #20
 8010b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8010b72:	f019 0f01 	tst.w	r9, #1
 8010b76:	d02c      	beq.n	8010bd2 <etharp_find_entry+0x136>
    if (old_stable < ARP_TABLE_SIZE) {
 8010b78:	f1b8 0f09 	cmp.w	r8, #9
 8010b7c:	dc11      	bgt.n	8010ba2 <etharp_find_entry+0x106>
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8010b7e:	eb08 0348 	add.w	r3, r8, r8, lsl #1
 8010b82:	4a16      	ldr	r2, [pc, #88]	; (8010bdc <etharp_find_entry+0x140>)
 8010b84:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010b88:	b133      	cbz	r3, 8010b98 <etharp_find_entry+0xfc>
 8010b8a:	4b15      	ldr	r3, [pc, #84]	; (8010be0 <etharp_find_entry+0x144>)
 8010b8c:	f240 126d 	movw	r2, #365	; 0x16d
 8010b90:	4914      	ldr	r1, [pc, #80]	; (8010be4 <etharp_find_entry+0x148>)
 8010b92:	4815      	ldr	r0, [pc, #84]	; (8010be8 <etharp_find_entry+0x14c>)
 8010b94:	f001 fddc 	bl	8012750 <iprintf>
    etharp_free_entry(i);
 8010b98:	4640      	mov	r0, r8
 8010b9a:	f7ff ff65 	bl	8010a68 <etharp_free_entry>
 8010b9e:	4645      	mov	r5, r8
 8010ba0:	e7ca      	b.n	8010b38 <etharp_find_entry+0x9c>
    } else if (old_pending < ARP_TABLE_SIZE) {
 8010ba2:	f1ba 0f09 	cmp.w	sl, #9
 8010ba6:	dd17      	ble.n	8010bd8 <etharp_find_entry+0x13c>
    } else if (old_queue < ARP_TABLE_SIZE) {
 8010ba8:	f1bb 0f09 	cmp.w	fp, #9
 8010bac:	dc01      	bgt.n	8010bb2 <etharp_find_entry+0x116>
 8010bae:	46d8      	mov	r8, fp
 8010bb0:	e7f2      	b.n	8010b98 <etharp_find_entry+0xfc>
      return (s16_t)ERR_MEM;
 8010bb2:	f04f 35ff 	mov.w	r5, #4294967295
 8010bb6:	e7d8      	b.n	8010b6a <etharp_find_entry+0xce>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8010bb8:	4b09      	ldr	r3, [pc, #36]	; (8010be0 <etharp_find_entry+0x144>)
 8010bba:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8010bbe:	490b      	ldr	r1, [pc, #44]	; (8010bec <etharp_find_entry+0x150>)
 8010bc0:	4809      	ldr	r0, [pc, #36]	; (8010be8 <etharp_find_entry+0x14c>)
 8010bc2:	f001 fdc5 	bl	8012750 <iprintf>
 8010bc6:	e7c0      	b.n	8010b4a <etharp_find_entry+0xae>
 8010bc8:	4665      	mov	r5, ip
 8010bca:	e7ce      	b.n	8010b6a <etharp_find_entry+0xce>
    return (s16_t)ERR_MEM;
 8010bcc:	f04f 35ff 	mov.w	r5, #4294967295
 8010bd0:	e7cb      	b.n	8010b6a <etharp_find_entry+0xce>
 8010bd2:	f04f 35ff 	mov.w	r5, #4294967295
 8010bd6:	e7c8      	b.n	8010b6a <etharp_find_entry+0xce>
 8010bd8:	46d0      	mov	r8, sl
 8010bda:	e7dd      	b.n	8010b98 <etharp_find_entry+0xfc>
 8010bdc:	2000e10c 	.word	0x2000e10c
 8010be0:	08015ec8 	.word	0x08015ec8
 8010be4:	08015f00 	.word	0x08015f00
 8010be8:	08013b24 	.word	0x08013b24
 8010bec:	08015f18 	.word	0x08015f18

08010bf0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8010bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010bf4:	b082      	sub	sp, #8
 8010bf6:	460f      	mov	r7, r1
 8010bf8:	4690      	mov	r8, r2
 8010bfa:	461d      	mov	r5, r3
 8010bfc:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
  struct pbuf *p;
  err_t result = ERR_OK;
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010c00:	4681      	mov	r9, r0
 8010c02:	2800      	cmp	r0, #0
 8010c04:	d042      	beq.n	8010c8c <etharp_raw+0x9c>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8010c06:	f44f 7220 	mov.w	r2, #640	; 0x280
 8010c0a:	211c      	movs	r1, #28
 8010c0c:	200e      	movs	r0, #14
 8010c0e:	f7fb f99b 	bl	800bf48 <pbuf_alloc>
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8010c12:	4606      	mov	r6, r0
 8010c14:	2800      	cmp	r0, #0
 8010c16:	d051      	beq.n	8010cbc <etharp_raw+0xcc>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8010c18:	8943      	ldrh	r3, [r0, #10]
 8010c1a:	2b1b      	cmp	r3, #27
 8010c1c:	d93e      	bls.n	8010c9c <etharp_raw+0xac>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8010c1e:	6874      	ldr	r4, [r6, #4]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8010c20:	f8bd 0034 	ldrh.w	r0, [sp, #52]	; 0x34
 8010c24:	f7fa fb12 	bl	800b24c <lwip_htons>
 8010c28:	80e0      	strh	r0, [r4, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8010c2a:	f899 302c 	ldrb.w	r3, [r9, #44]	; 0x2c
 8010c2e:	2b06      	cmp	r3, #6
 8010c30:	d13c      	bne.n	8010cac <etharp_raw+0xbc>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8010c32:	682b      	ldr	r3, [r5, #0]
 8010c34:	60a3      	str	r3, [r4, #8]
 8010c36:	88ab      	ldrh	r3, [r5, #4]
 8010c38:	81a3      	strh	r3, [r4, #12]
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8010c3a:	f8da 3000 	ldr.w	r3, [sl]
 8010c3e:	f8c4 3012 	str.w	r3, [r4, #18]
 8010c42:	f8ba 3004 	ldrh.w	r3, [sl, #4]
 8010c46:	82e3      	strh	r3, [r4, #22]
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8010c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	f8c4 300e 	str.w	r3, [r4, #14]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8010c50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	61a3      	str	r3, [r4, #24]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8010c56:	2500      	movs	r5, #0
 8010c58:	7025      	strb	r5, [r4, #0]
 8010c5a:	2301      	movs	r3, #1
 8010c5c:	7063      	strb	r3, [r4, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8010c5e:	2308      	movs	r3, #8
 8010c60:	70a3      	strb	r3, [r4, #2]
 8010c62:	70e5      	strb	r5, [r4, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8010c64:	2306      	movs	r3, #6
 8010c66:	7123      	strb	r3, [r4, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8010c68:	2304      	movs	r3, #4
 8010c6a:	7163      	strb	r3, [r4, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8010c6c:	f640 0306 	movw	r3, #2054	; 0x806
 8010c70:	9300      	str	r3, [sp, #0]
 8010c72:	4643      	mov	r3, r8
 8010c74:	463a      	mov	r2, r7
 8010c76:	4631      	mov	r1, r6
 8010c78:	4648      	mov	r0, r9
 8010c7a:	f001 faa9 	bl	80121d0 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8010c7e:	4630      	mov	r0, r6
 8010c80:	f7fb f8f2 	bl	800be68 <pbuf_free>
  p = NULL;
  /* could not allocate pbuf for ARP request */

  return result;
 8010c84:	4628      	mov	r0, r5
}
 8010c86:	b002      	add	sp, #8
 8010c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8010c8c:	4b0d      	ldr	r3, [pc, #52]	; (8010cc4 <etharp_raw+0xd4>)
 8010c8e:	f240 4257 	movw	r2, #1111	; 0x457
 8010c92:	490d      	ldr	r1, [pc, #52]	; (8010cc8 <etharp_raw+0xd8>)
 8010c94:	480d      	ldr	r0, [pc, #52]	; (8010ccc <etharp_raw+0xdc>)
 8010c96:	f001 fd5b 	bl	8012750 <iprintf>
 8010c9a:	e7b4      	b.n	8010c06 <etharp_raw+0x16>
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8010c9c:	4b09      	ldr	r3, [pc, #36]	; (8010cc4 <etharp_raw+0xd4>)
 8010c9e:	f240 4262 	movw	r2, #1122	; 0x462
 8010ca2:	490b      	ldr	r1, [pc, #44]	; (8010cd0 <etharp_raw+0xe0>)
 8010ca4:	4809      	ldr	r0, [pc, #36]	; (8010ccc <etharp_raw+0xdc>)
 8010ca6:	f001 fd53 	bl	8012750 <iprintf>
 8010caa:	e7b8      	b.n	8010c1e <etharp_raw+0x2e>
  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8010cac:	4b05      	ldr	r3, [pc, #20]	; (8010cc4 <etharp_raw+0xd4>)
 8010cae:	f240 4269 	movw	r2, #1129	; 0x469
 8010cb2:	4908      	ldr	r1, [pc, #32]	; (8010cd4 <etharp_raw+0xe4>)
 8010cb4:	4805      	ldr	r0, [pc, #20]	; (8010ccc <etharp_raw+0xdc>)
 8010cb6:	f001 fd4b 	bl	8012750 <iprintf>
 8010cba:	e7ba      	b.n	8010c32 <etharp_raw+0x42>
    return ERR_MEM;
 8010cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8010cc0:	e7e1      	b.n	8010c86 <etharp_raw+0x96>
 8010cc2:	bf00      	nop
 8010cc4:	08015ec8 	.word	0x08015ec8
 8010cc8:	08013b14 	.word	0x08013b14
 8010ccc:	08013b24 	.word	0x08013b24
 8010cd0:	08015f44 	.word	0x08015f44
 8010cd4:	08015f78 	.word	0x08015f78

08010cd8 <etharp_cleanup_netif>:
{
 8010cd8:	b570      	push	{r4, r5, r6, lr}
 8010cda:	4606      	mov	r6, r0
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010cdc:	4c08      	ldr	r4, [pc, #32]	; (8010d00 <etharp_cleanup_netif+0x28>)
 8010cde:	2500      	movs	r5, #0
 8010ce0:	e003      	b.n	8010cea <etharp_cleanup_netif+0x12>
 8010ce2:	3501      	adds	r5, #1
 8010ce4:	3418      	adds	r4, #24
 8010ce6:	2d0a      	cmp	r5, #10
 8010ce8:	d009      	beq.n	8010cfe <etharp_cleanup_netif+0x26>
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8010cea:	7d23      	ldrb	r3, [r4, #20]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d0f8      	beq.n	8010ce2 <etharp_cleanup_netif+0xa>
 8010cf0:	68a3      	ldr	r3, [r4, #8]
 8010cf2:	42b3      	cmp	r3, r6
 8010cf4:	d1f5      	bne.n	8010ce2 <etharp_cleanup_netif+0xa>
      etharp_free_entry(i);
 8010cf6:	4628      	mov	r0, r5
 8010cf8:	f7ff feb6 	bl	8010a68 <etharp_free_entry>
 8010cfc:	e7f1      	b.n	8010ce2 <etharp_cleanup_netif+0xa>
}
 8010cfe:	bd70      	pop	{r4, r5, r6, pc}
 8010d00:	2000e10c 	.word	0x2000e10c

08010d04 <etharp_input>:
{
 8010d04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010d08:	b087      	sub	sp, #28
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8010d0a:	b1a9      	cbz	r1, 8010d38 <etharp_input+0x34>
 8010d0c:	4604      	mov	r4, r0
 8010d0e:	460e      	mov	r6, r1
  hdr = (struct etharp_hdr *)p->payload;
 8010d10:	6845      	ldr	r5, [r0, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8010d12:	882b      	ldrh	r3, [r5, #0]
 8010d14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010d18:	d108      	bne.n	8010d2c <etharp_input+0x28>
 8010d1a:	792b      	ldrb	r3, [r5, #4]
 8010d1c:	2b06      	cmp	r3, #6
 8010d1e:	d105      	bne.n	8010d2c <etharp_input+0x28>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010d20:	796b      	ldrb	r3, [r5, #5]
 8010d22:	2b04      	cmp	r3, #4
 8010d24:	d102      	bne.n	8010d2c <etharp_input+0x28>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010d26:	886b      	ldrh	r3, [r5, #2]
 8010d28:	2b08      	cmp	r3, #8
 8010d2a:	d00d      	beq.n	8010d48 <etharp_input+0x44>
    pbuf_free(p);
 8010d2c:	4620      	mov	r0, r4
 8010d2e:	f7fb f89b 	bl	800be68 <pbuf_free>
}
 8010d32:	b007      	add	sp, #28
 8010d34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8010d38:	4b44      	ldr	r3, [pc, #272]	; (8010e4c <etharp_input+0x148>)
 8010d3a:	f240 228a 	movw	r2, #650	; 0x28a
 8010d3e:	4944      	ldr	r1, [pc, #272]	; (8010e50 <etharp_input+0x14c>)
 8010d40:	4844      	ldr	r0, [pc, #272]	; (8010e54 <etharp_input+0x150>)
 8010d42:	f001 fd05 	bl	8012750 <iprintf>
 8010d46:	e7f4      	b.n	8010d32 <etharp_input+0x2e>
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8010d48:	f8d5 300e 	ldr.w	r3, [r5, #14]
 8010d4c:	9305      	str	r3, [sp, #20]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8010d4e:	69aa      	ldr	r2, [r5, #24]
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010d50:	684b      	ldr	r3, [r1, #4]
 8010d52:	2b00      	cmp	r3, #0
 8010d54:	d156      	bne.n	8010e04 <etharp_input+0x100>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010d56:	f105 0708 	add.w	r7, r5, #8
    for_us = 0;
 8010d5a:	f04f 0800 	mov.w	r8, #0
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010d5e:	f04f 0902 	mov.w	r9, #2
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8010d62:	f896 302c 	ldrb.w	r3, [r6, #44]	; 0x2c
 8010d66:	2b06      	cmp	r3, #6
 8010d68:	d159      	bne.n	8010e1e <etharp_input+0x11a>
  if (ip4_addr_isany(ipaddr) ||
 8010d6a:	9805      	ldr	r0, [sp, #20]
 8010d6c:	2800      	cmp	r0, #0
 8010d6e:	d03e      	beq.n	8010dee <etharp_input+0xea>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010d70:	4631      	mov	r1, r6
 8010d72:	f000 fd58 	bl	8011826 <ip4_addr_isbroadcast_u32>
  if (ip4_addr_isany(ipaddr) ||
 8010d76:	2800      	cmp	r0, #0
 8010d78:	d139      	bne.n	8010dee <etharp_input+0xea>
      ip4_addr_ismulticast(ipaddr)) {
 8010d7a:	9b05      	ldr	r3, [sp, #20]
 8010d7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010d80:	2be0      	cmp	r3, #224	; 0xe0
 8010d82:	d034      	beq.n	8010dee <etharp_input+0xea>
  i = etharp_find_entry(ipaddr, flags, netif);
 8010d84:	4632      	mov	r2, r6
 8010d86:	4649      	mov	r1, r9
 8010d88:	a805      	add	r0, sp, #20
 8010d8a:	f7ff fe87 	bl	8010a9c <etharp_find_entry>
  if (i < 0) {
 8010d8e:	1e03      	subs	r3, r0, #0
 8010d90:	db2d      	blt.n	8010dee <etharp_input+0xea>
    arp_table[i].state = ETHARP_STATE_STABLE;
 8010d92:	4931      	ldr	r1, [pc, #196]	; (8010e58 <etharp_input+0x154>)
 8010d94:	eb03 0e43 	add.w	lr, r3, r3, lsl #1
 8010d98:	eb01 0cce 	add.w	ip, r1, lr, lsl #3
 8010d9c:	2202      	movs	r2, #2
 8010d9e:	f88c 2014 	strb.w	r2, [ip, #20]
  arp_table[i].netif = netif;
 8010da2:	f8cc 6008 	str.w	r6, [ip, #8]
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8010da6:	4672      	mov	r2, lr
 8010da8:	00d2      	lsls	r2, r2, #3
 8010daa:	320c      	adds	r2, #12
 8010dac:	eb01 0902 	add.w	r9, r1, r2
 8010db0:	6838      	ldr	r0, [r7, #0]
 8010db2:	5088      	str	r0, [r1, r2]
 8010db4:	88ba      	ldrh	r2, [r7, #4]
 8010db6:	f8a9 2004 	strh.w	r2, [r9, #4]
  arp_table[i].ctime = 0;
 8010dba:	2200      	movs	r2, #0
 8010dbc:	f8ac 2012 	strh.w	r2, [ip, #18]
  if (arp_table[i].q != NULL) {
 8010dc0:	f851 903e 	ldr.w	r9, [r1, lr, lsl #3]
 8010dc4:	f1b9 0f00 	cmp.w	r9, #0
 8010dc8:	d011      	beq.n	8010dee <etharp_input+0xea>
    arp_table[i].q = NULL;
 8010dca:	4673      	mov	r3, lr
 8010dcc:	00db      	lsls	r3, r3, #3
 8010dce:	460a      	mov	r2, r1
 8010dd0:	2100      	movs	r1, #0
 8010dd2:	50d1      	str	r1, [r2, r3]
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8010dd4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010dd8:	9300      	str	r3, [sp, #0]
 8010dda:	463b      	mov	r3, r7
 8010ddc:	f106 0226 	add.w	r2, r6, #38	; 0x26
 8010de0:	4649      	mov	r1, r9
 8010de2:	4630      	mov	r0, r6
 8010de4:	f001 f9f4 	bl	80121d0 <ethernet_output>
    pbuf_free(p);
 8010de8:	4648      	mov	r0, r9
 8010dea:	f7fb f83d 	bl	800be68 <pbuf_free>
  switch (hdr->opcode) {
 8010dee:	88eb      	ldrh	r3, [r5, #6]
      if (for_us) {
 8010df0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010df4:	d102      	bne.n	8010dfc <etharp_input+0xf8>
 8010df6:	f1b8 0f00 	cmp.w	r8, #0
 8010dfa:	d118      	bne.n	8010e2e <etharp_input+0x12a>
  pbuf_free(p);
 8010dfc:	4620      	mov	r0, r4
 8010dfe:	f7fb f833 	bl	800be68 <pbuf_free>
 8010e02:	e796      	b.n	8010d32 <etharp_input+0x2e>
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010e04:	f105 0708 	add.w	r7, r5, #8
 8010e08:	4293      	cmp	r3, r2
 8010e0a:	d004      	beq.n	8010e16 <etharp_input+0x112>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8010e0c:	f04f 0800 	mov.w	r8, #0
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010e10:	f04f 0902 	mov.w	r9, #2
 8010e14:	e7a5      	b.n	8010d62 <etharp_input+0x5e>
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8010e16:	f04f 0801 	mov.w	r8, #1
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010e1a:	46c1      	mov	r9, r8
 8010e1c:	e7a1      	b.n	8010d62 <etharp_input+0x5e>
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8010e1e:	4b0b      	ldr	r3, [pc, #44]	; (8010e4c <etharp_input+0x148>)
 8010e20:	f240 12a9 	movw	r2, #425	; 0x1a9
 8010e24:	490d      	ldr	r1, [pc, #52]	; (8010e5c <etharp_input+0x158>)
 8010e26:	480b      	ldr	r0, [pc, #44]	; (8010e54 <etharp_input+0x150>)
 8010e28:	f001 fc92 	bl	8012750 <iprintf>
 8010e2c:	e79d      	b.n	8010d6a <etharp_input+0x66>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8010e2e:	f106 0126 	add.w	r1, r6, #38	; 0x26
        etharp_raw(netif,
 8010e32:	2302      	movs	r3, #2
 8010e34:	9303      	str	r3, [sp, #12]
 8010e36:	ab05      	add	r3, sp, #20
 8010e38:	9302      	str	r3, [sp, #8]
 8010e3a:	9701      	str	r7, [sp, #4]
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8010e3c:	1d33      	adds	r3, r6, #4
        etharp_raw(netif,
 8010e3e:	9300      	str	r3, [sp, #0]
 8010e40:	460b      	mov	r3, r1
 8010e42:	463a      	mov	r2, r7
 8010e44:	4630      	mov	r0, r6
 8010e46:	f7ff fed3 	bl	8010bf0 <etharp_raw>
 8010e4a:	e7d7      	b.n	8010dfc <etharp_input+0xf8>
 8010e4c:	08015ec8 	.word	0x08015ec8
 8010e50:	08013b14 	.word	0x08013b14
 8010e54:	08013b24 	.word	0x08013b24
 8010e58:	2000e10c 	.word	0x2000e10c
 8010e5c:	08015fdc 	.word	0x08015fdc

08010e60 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8010e60:	b510      	push	{r4, lr}
 8010e62:	b084      	sub	sp, #16
 8010e64:	4602      	mov	r2, r0
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010e66:	f100 0326 	add.w	r3, r0, #38	; 0x26
 8010e6a:	2401      	movs	r4, #1
 8010e6c:	9403      	str	r4, [sp, #12]
 8010e6e:	9102      	str	r1, [sp, #8]
 8010e70:	4904      	ldr	r1, [pc, #16]	; (8010e84 <etharp_request+0x24>)
 8010e72:	9101      	str	r1, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010e74:	3204      	adds	r2, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010e76:	9200      	str	r2, [sp, #0]
 8010e78:	4a03      	ldr	r2, [pc, #12]	; (8010e88 <etharp_request+0x28>)
 8010e7a:	4619      	mov	r1, r3
 8010e7c:	f7ff feb8 	bl	8010bf0 <etharp_raw>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
}
 8010e80:	b004      	add	sp, #16
 8010e82:	bd10      	pop	{r4, pc}
 8010e84:	080163b0 	.word	0x080163b0
 8010e88:	080163a8 	.word	0x080163a8

08010e8c <etharp_tmr>:
{
 8010e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010e8e:	4c15      	ldr	r4, [pc, #84]	; (8010ee4 <etharp_tmr+0x58>)
 8010e90:	2500      	movs	r5, #0
        arp_table[i].state = ETHARP_STATE_STABLE;
 8010e92:	2702      	movs	r7, #2
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8010e94:	2604      	movs	r6, #4
 8010e96:	e006      	b.n	8010ea6 <etharp_tmr+0x1a>
        etharp_free_entry(i);
 8010e98:	4628      	mov	r0, r5
 8010e9a:	f7ff fde5 	bl	8010a68 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010e9e:	3501      	adds	r5, #1
 8010ea0:	3418      	adds	r4, #24
 8010ea2:	2d0a      	cmp	r5, #10
 8010ea4:	d01d      	beq.n	8010ee2 <etharp_tmr+0x56>
    u8_t state = arp_table[i].state;
 8010ea6:	4620      	mov	r0, r4
 8010ea8:	7d22      	ldrb	r2, [r4, #20]
    if (state != ETHARP_STATE_EMPTY
 8010eaa:	2a00      	cmp	r2, #0
 8010eac:	d0f7      	beq.n	8010e9e <etharp_tmr+0x12>
      arp_table[i].ctime++;
 8010eae:	8a63      	ldrh	r3, [r4, #18]
 8010eb0:	3301      	adds	r3, #1
 8010eb2:	b29b      	uxth	r3, r3
 8010eb4:	8263      	strh	r3, [r4, #18]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010eb6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8010eba:	d2ed      	bcs.n	8010e98 <etharp_tmr+0xc>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8010ebc:	2b04      	cmp	r3, #4
 8010ebe:	d901      	bls.n	8010ec4 <etharp_tmr+0x38>
 8010ec0:	2a01      	cmp	r2, #1
 8010ec2:	d0e9      	beq.n	8010e98 <etharp_tmr+0xc>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8010ec4:	2a03      	cmp	r2, #3
 8010ec6:	d008      	beq.n	8010eda <etharp_tmr+0x4e>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8010ec8:	2a04      	cmp	r2, #4
 8010eca:	d008      	beq.n	8010ede <etharp_tmr+0x52>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8010ecc:	2a01      	cmp	r2, #1
 8010ece:	d1e6      	bne.n	8010e9e <etharp_tmr+0x12>
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8010ed0:	1d21      	adds	r1, r4, #4
 8010ed2:	6880      	ldr	r0, [r0, #8]
 8010ed4:	f7ff ffc4 	bl	8010e60 <etharp_request>
 8010ed8:	e7e1      	b.n	8010e9e <etharp_tmr+0x12>
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8010eda:	7506      	strb	r6, [r0, #20]
 8010edc:	e7df      	b.n	8010e9e <etharp_tmr+0x12>
        arp_table[i].state = ETHARP_STATE_STABLE;
 8010ede:	7507      	strb	r7, [r0, #20]
 8010ee0:	e7dd      	b.n	8010e9e <etharp_tmr+0x12>
}
 8010ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010ee4:	2000e10c 	.word	0x2000e10c

08010ee8 <etharp_output_to_arp_index>:
{
 8010ee8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010eea:	b085      	sub	sp, #20
 8010eec:	4605      	mov	r5, r0
 8010eee:	460e      	mov	r6, r1
 8010ef0:	4614      	mov	r4, r2
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8010ef2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8010ef6:	4b32      	ldr	r3, [pc, #200]	; (8010fc0 <etharp_output_to_arp_index+0xd8>)
 8010ef8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010efc:	7d1b      	ldrb	r3, [r3, #20]
 8010efe:	2b01      	cmp	r3, #1
 8010f00:	d919      	bls.n	8010f36 <etharp_output_to_arp_index+0x4e>
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8010f02:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8010f06:	4a2e      	ldr	r2, [pc, #184]	; (8010fc0 <etharp_output_to_arp_index+0xd8>)
 8010f08:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010f0c:	7d1b      	ldrb	r3, [r3, #20]
 8010f0e:	2b02      	cmp	r3, #2
 8010f10:	d019      	beq.n	8010f46 <etharp_output_to_arp_index+0x5e>
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8010f12:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8010f16:	4b2a      	ldr	r3, [pc, #168]	; (8010fc0 <etharp_output_to_arp_index+0xd8>)
 8010f18:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8010f1c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010f20:	9300      	str	r3, [sp, #0]
 8010f22:	f104 030c 	add.w	r3, r4, #12
 8010f26:	f105 0226 	add.w	r2, r5, #38	; 0x26
 8010f2a:	4631      	mov	r1, r6
 8010f2c:	4628      	mov	r0, r5
 8010f2e:	f001 f94f 	bl	80121d0 <ethernet_output>
}
 8010f32:	b005      	add	sp, #20
 8010f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8010f36:	4b23      	ldr	r3, [pc, #140]	; (8010fc4 <etharp_output_to_arp_index+0xdc>)
 8010f38:	f240 22ee 	movw	r2, #750	; 0x2ee
 8010f3c:	4922      	ldr	r1, [pc, #136]	; (8010fc8 <etharp_output_to_arp_index+0xe0>)
 8010f3e:	4823      	ldr	r0, [pc, #140]	; (8010fcc <etharp_output_to_arp_index+0xe4>)
 8010f40:	f001 fc06 	bl	8012750 <iprintf>
 8010f44:	e7dd      	b.n	8010f02 <etharp_output_to_arp_index+0x1a>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8010f46:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8010f4a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010f4e:	8a5b      	ldrh	r3, [r3, #18]
 8010f50:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8010f54:	d822      	bhi.n	8010f9c <etharp_output_to_arp_index+0xb4>
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8010f56:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8010f5a:	d3da      	bcc.n	8010f12 <etharp_output_to_arp_index+0x2a>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8010f5c:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 8010f60:	00c0      	lsls	r0, r0, #3
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010f62:	f105 0126 	add.w	r1, r5, #38	; 0x26
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8010f66:	4a16      	ldr	r2, [pc, #88]	; (8010fc0 <etharp_output_to_arp_index+0xd8>)
 8010f68:	f100 070c 	add.w	r7, r0, #12
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010f6c:	2301      	movs	r3, #1
 8010f6e:	9303      	str	r3, [sp, #12]
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8010f70:	3004      	adds	r0, #4
 8010f72:	4410      	add	r0, r2
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010f74:	9002      	str	r0, [sp, #8]
 8010f76:	4b16      	ldr	r3, [pc, #88]	; (8010fd0 <etharp_output_to_arp_index+0xe8>)
 8010f78:	9301      	str	r3, [sp, #4]
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8010f7a:	1d2b      	adds	r3, r5, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8010f7c:	9300      	str	r3, [sp, #0]
 8010f7e:	460b      	mov	r3, r1
 8010f80:	443a      	add	r2, r7
 8010f82:	4628      	mov	r0, r5
 8010f84:	f7ff fe34 	bl	8010bf0 <etharp_raw>
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8010f88:	2800      	cmp	r0, #0
 8010f8a:	d1c2      	bne.n	8010f12 <etharp_output_to_arp_index+0x2a>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8010f8c:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8010f90:	4a0b      	ldr	r2, [pc, #44]	; (8010fc0 <etharp_output_to_arp_index+0xd8>)
 8010f92:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010f96:	2203      	movs	r2, #3
 8010f98:	751a      	strb	r2, [r3, #20]
 8010f9a:	e7ba      	b.n	8010f12 <etharp_output_to_arp_index+0x2a>
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8010f9c:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8010fa0:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8010fa4:	3104      	adds	r1, #4
 8010fa6:	4628      	mov	r0, r5
 8010fa8:	f7ff ff5a 	bl	8010e60 <etharp_request>
 8010fac:	2800      	cmp	r0, #0
 8010fae:	d1b0      	bne.n	8010f12 <etharp_output_to_arp_index+0x2a>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8010fb0:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8010fb4:	4a02      	ldr	r2, [pc, #8]	; (8010fc0 <etharp_output_to_arp_index+0xd8>)
 8010fb6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010fba:	2203      	movs	r2, #3
 8010fbc:	751a      	strb	r2, [r3, #20]
 8010fbe:	e7a8      	b.n	8010f12 <etharp_output_to_arp_index+0x2a>
 8010fc0:	2000e10c 	.word	0x2000e10c
 8010fc4:	08015ec8 	.word	0x08015ec8
 8010fc8:	08016000 	.word	0x08016000
 8010fcc:	08013b24 	.word	0x08013b24
 8010fd0:	080163b0 	.word	0x080163b0

08010fd4 <etharp_query>:
{
 8010fd4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010fd8:	b083      	sub	sp, #12
 8010fda:	4607      	mov	r7, r0
 8010fdc:	460d      	mov	r5, r1
 8010fde:	4616      	mov	r6, r2
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8010fe0:	4601      	mov	r1, r0
 8010fe2:	6828      	ldr	r0, [r5, #0]
 8010fe4:	f000 fc1f 	bl	8011826 <ip4_addr_isbroadcast_u32>
 8010fe8:	2800      	cmp	r0, #0
 8010fea:	d15e      	bne.n	80110aa <etharp_query+0xd6>
      ip4_addr_ismulticast(ipaddr) ||
 8010fec:	682b      	ldr	r3, [r5, #0]
 8010fee:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
      ip4_addr_isany(ipaddr)) {
 8010ff2:	2ae0      	cmp	r2, #224	; 0xe0
 8010ff4:	d05c      	beq.n	80110b0 <etharp_query+0xdc>
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d05a      	beq.n	80110b0 <etharp_query+0xdc>
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8010ffa:	463a      	mov	r2, r7
 8010ffc:	2101      	movs	r1, #1
 8010ffe:	4628      	mov	r0, r5
 8011000:	f7ff fd4c 	bl	8010a9c <etharp_find_entry>
  if (i_err < 0) {
 8011004:	1e04      	subs	r4, r0, #0
 8011006:	db1e      	blt.n	8011046 <etharp_query+0x72>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8011008:	b2a3      	uxth	r3, r4
 801100a:	2b7e      	cmp	r3, #126	; 0x7e
 801100c:	d81d      	bhi.n	801104a <etharp_query+0x76>
  i = (netif_addr_idx_t)i_err;
 801100e:	b2e4      	uxtb	r4, r4
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8011010:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8011014:	4b47      	ldr	r3, [pc, #284]	; (8011134 <etharp_query+0x160>)
 8011016:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801101a:	7d1b      	ldrb	r3, [r3, #20]
 801101c:	2b00      	cmp	r3, #0
 801101e:	d151      	bne.n	80110c4 <etharp_query+0xf0>
    arp_table[i].state = ETHARP_STATE_PENDING;
 8011020:	4613      	mov	r3, r2
 8011022:	4a44      	ldr	r2, [pc, #272]	; (8011134 <etharp_query+0x160>)
 8011024:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011028:	2201      	movs	r2, #1
 801102a:	751a      	strb	r2, [r3, #20]
    arp_table[i].netif = netif;
 801102c:	609f      	str	r7, [r3, #8]
  if (is_new_entry || (q == NULL)) {
 801102e:	fab6 f886 	clz	r8, r6
 8011032:	ea4f 1858 	mov.w	r8, r8, lsr #5
    result = etharp_request(netif, ipaddr);
 8011036:	4629      	mov	r1, r5
 8011038:	4638      	mov	r0, r7
 801103a:	f7ff ff11 	bl	8010e60 <etharp_request>
    if (q == NULL) {
 801103e:	f1b8 0f00 	cmp.w	r8, #0
 8011042:	d048      	beq.n	80110d6 <etharp_query+0x102>
 8011044:	e01a      	b.n	801107c <etharp_query+0xa8>
    return (err_t)i_err;
 8011046:	b260      	sxtb	r0, r4
 8011048:	e018      	b.n	801107c <etharp_query+0xa8>
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801104a:	4b3b      	ldr	r3, [pc, #236]	; (8011138 <etharp_query+0x164>)
 801104c:	f240 32c1 	movw	r2, #961	; 0x3c1
 8011050:	493a      	ldr	r1, [pc, #232]	; (801113c <etharp_query+0x168>)
 8011052:	483b      	ldr	r0, [pc, #236]	; (8011140 <etharp_query+0x16c>)
 8011054:	f001 fb7c 	bl	8012750 <iprintf>
 8011058:	e7d9      	b.n	801100e <etharp_query+0x3a>
    ETHARP_SET_ADDRHINT(netif, i);
 801105a:	4b3a      	ldr	r3, [pc, #232]	; (8011144 <etharp_query+0x170>)
 801105c:	701c      	strb	r4, [r3, #0]
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801105e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8011062:	4b34      	ldr	r3, [pc, #208]	; (8011134 <etharp_query+0x160>)
 8011064:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011068:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801106c:	9200      	str	r2, [sp, #0]
 801106e:	330c      	adds	r3, #12
 8011070:	f107 0226 	add.w	r2, r7, #38	; 0x26
 8011074:	4631      	mov	r1, r6
 8011076:	4638      	mov	r0, r7
 8011078:	f001 f8aa 	bl	80121d0 <ethernet_output>
}
 801107c:	b003      	add	sp, #12
 801107e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (PBUF_NEEDS_COPY(p)) {
 8011082:	7b2b      	ldrb	r3, [r5, #12]
 8011084:	f013 0f40 	tst.w	r3, #64	; 0x40
 8011088:	d13c      	bne.n	8011104 <etharp_query+0x130>
      p = p->next;
 801108a:	682d      	ldr	r5, [r5, #0]
    while (p) {
 801108c:	b1b5      	cbz	r5, 80110bc <etharp_query+0xe8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801108e:	896a      	ldrh	r2, [r5, #10]
 8011090:	892b      	ldrh	r3, [r5, #8]
 8011092:	429a      	cmp	r2, r3
 8011094:	d1f5      	bne.n	8011082 <etharp_query+0xae>
 8011096:	682b      	ldr	r3, [r5, #0]
 8011098:	b383      	cbz	r3, 80110fc <etharp_query+0x128>
 801109a:	464b      	mov	r3, r9
 801109c:	f240 32f1 	movw	r2, #1009	; 0x3f1
 80110a0:	4641      	mov	r1, r8
 80110a2:	4638      	mov	r0, r7
 80110a4:	f001 fb54 	bl	8012750 <iprintf>
 80110a8:	e7eb      	b.n	8011082 <etharp_query+0xae>
    return ERR_ARG;
 80110aa:	f06f 000f 	mvn.w	r0, #15
 80110ae:	e7e5      	b.n	801107c <etharp_query+0xa8>
 80110b0:	f06f 000f 	mvn.w	r0, #15
 80110b4:	e7e2      	b.n	801107c <etharp_query+0xa8>
      result = ERR_MEM;
 80110b6:	f04f 30ff 	mov.w	r0, #4294967295
 80110ba:	e7df      	b.n	801107c <etharp_query+0xa8>
      pbuf_ref(p);
 80110bc:	4630      	mov	r0, r6
 80110be:	f7fb f857 	bl	800c170 <pbuf_ref>
 80110c2:	e026      	b.n	8011112 <etharp_query+0x13e>
  if (is_new_entry || (q == NULL)) {
 80110c4:	2e00      	cmp	r6, #0
 80110c6:	bf0c      	ite	eq
 80110c8:	f04f 0801 	moveq.w	r8, #1
 80110cc:	f04f 0800 	movne.w	r8, #0
 80110d0:	d0b1      	beq.n	8011036 <etharp_query+0x62>
  err_t result = ERR_MEM;
 80110d2:	f04f 30ff 	mov.w	r0, #4294967295
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80110d6:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80110da:	4a16      	ldr	r2, [pc, #88]	; (8011134 <etharp_query+0x160>)
 80110dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80110e0:	7d1b      	ldrb	r3, [r3, #20]
 80110e2:	2b01      	cmp	r3, #1
 80110e4:	d8b9      	bhi.n	801105a <etharp_query+0x86>
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80110e6:	2b01      	cmp	r3, #1
 80110e8:	d1c8      	bne.n	801107c <etharp_query+0xa8>
    while (p) {
 80110ea:	2e00      	cmp	r6, #0
 80110ec:	d0e6      	beq.n	80110bc <etharp_query+0xe8>
    p = q;
 80110ee:	4635      	mov	r5, r6
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80110f0:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8011138 <etharp_query+0x164>
 80110f4:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8011148 <etharp_query+0x174>
 80110f8:	4f11      	ldr	r7, [pc, #68]	; (8011140 <etharp_query+0x16c>)
 80110fa:	e7c8      	b.n	801108e <etharp_query+0xba>
      if (PBUF_NEEDS_COPY(p)) {
 80110fc:	7b2b      	ldrb	r3, [r5, #12]
 80110fe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8011102:	d0db      	beq.n	80110bc <etharp_query+0xe8>
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8011104:	4632      	mov	r2, r6
 8011106:	f44f 7120 	mov.w	r1, #640	; 0x280
 801110a:	200e      	movs	r0, #14
 801110c:	f7fb f982 	bl	800c414 <pbuf_clone>
 8011110:	4606      	mov	r6, r0
    if (p != NULL) {
 8011112:	2e00      	cmp	r6, #0
 8011114:	d0cf      	beq.n	80110b6 <etharp_query+0xe2>
      if (arp_table[i].q != NULL) {
 8011116:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 801111a:	4a06      	ldr	r2, [pc, #24]	; (8011134 <etharp_query+0x160>)
 801111c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8011120:	b108      	cbz	r0, 8011126 <etharp_query+0x152>
        pbuf_free(arp_table[i].q);
 8011122:	f7fa fea1 	bl	800be68 <pbuf_free>
      arp_table[i].q = p;
 8011126:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 801112a:	4a02      	ldr	r2, [pc, #8]	; (8011134 <etharp_query+0x160>)
 801112c:	f842 6034 	str.w	r6, [r2, r4, lsl #3]
      result = ERR_OK;
 8011130:	2000      	movs	r0, #0
 8011132:	e7a3      	b.n	801107c <etharp_query+0xa8>
 8011134:	2000e10c 	.word	0x2000e10c
 8011138:	08015ec8 	.word	0x08015ec8
 801113c:	08016030 	.word	0x08016030
 8011140:	08013b24 	.word	0x08013b24
 8011144:	2000e1fc 	.word	0x2000e1fc
 8011148:	08016040 	.word	0x08016040

0801114c <etharp_output>:
{
 801114c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801114e:	b085      	sub	sp, #20
 8011150:	460f      	mov	r7, r1
 8011152:	4615      	mov	r5, r2
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8011154:	4606      	mov	r6, r0
 8011156:	2800      	cmp	r0, #0
 8011158:	d031      	beq.n	80111be <etharp_output+0x72>
  LWIP_ASSERT("q != NULL", q != NULL);
 801115a:	2f00      	cmp	r7, #0
 801115c:	d037      	beq.n	80111ce <etharp_output+0x82>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801115e:	2d00      	cmp	r5, #0
 8011160:	d03d      	beq.n	80111de <etharp_output+0x92>
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8011162:	4631      	mov	r1, r6
 8011164:	6828      	ldr	r0, [r5, #0]
 8011166:	f000 fb5e 	bl	8011826 <ip4_addr_isbroadcast_u32>
 801116a:	2800      	cmp	r0, #0
 801116c:	d17f      	bne.n	801126e <etharp_output+0x122>
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801116e:	682b      	ldr	r3, [r5, #0]
 8011170:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8011174:	2ae0      	cmp	r2, #224	; 0xe0
 8011176:	d03a      	beq.n	80111ee <etharp_output+0xa2>
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8011178:	6872      	ldr	r2, [r6, #4]
 801117a:	405a      	eors	r2, r3
 801117c:	68b1      	ldr	r1, [r6, #8]
 801117e:	420a      	tst	r2, r1
 8011180:	d009      	beq.n	8011196 <etharp_output+0x4a>
        !ip4_addr_islinklocal(ipaddr)) {
 8011182:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8011184:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8011188:	4293      	cmp	r3, r2
 801118a:	d004      	beq.n	8011196 <etharp_output+0x4a>
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801118c:	68f3      	ldr	r3, [r6, #12]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d079      	beq.n	8011286 <etharp_output+0x13a>
            dst_addr = netif_ip4_gw(netif);
 8011192:	f106 050c 	add.w	r5, r6, #12
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8011196:	4b3d      	ldr	r3, [pc, #244]	; (801128c <etharp_output+0x140>)
 8011198:	781a      	ldrb	r2, [r3, #0]
 801119a:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 801119e:	4b3c      	ldr	r3, [pc, #240]	; (8011290 <etharp_output+0x144>)
 80111a0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80111a4:	7d1b      	ldrb	r3, [r3, #20]
 80111a6:	2b01      	cmp	r3, #1
 80111a8:	d906      	bls.n	80111b8 <etharp_output+0x6c>
            (arp_table[etharp_cached_entry].netif == netif) &&
 80111aa:	460b      	mov	r3, r1
 80111ac:	4938      	ldr	r1, [pc, #224]	; (8011290 <etharp_output+0x144>)
 80111ae:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80111b2:	689b      	ldr	r3, [r3, #8]
 80111b4:	42b3      	cmp	r3, r6
 80111b6:	d030      	beq.n	801121a <etharp_output+0xce>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80111b8:	4b35      	ldr	r3, [pc, #212]	; (8011290 <etharp_output+0x144>)
{
 80111ba:	2000      	movs	r0, #0
 80111bc:	e03f      	b.n	801123e <etharp_output+0xf2>
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80111be:	4b35      	ldr	r3, [pc, #212]	; (8011294 <etharp_output+0x148>)
 80111c0:	f240 321e 	movw	r2, #798	; 0x31e
 80111c4:	4934      	ldr	r1, [pc, #208]	; (8011298 <etharp_output+0x14c>)
 80111c6:	4835      	ldr	r0, [pc, #212]	; (801129c <etharp_output+0x150>)
 80111c8:	f001 fac2 	bl	8012750 <iprintf>
 80111cc:	e7c5      	b.n	801115a <etharp_output+0xe>
  LWIP_ASSERT("q != NULL", q != NULL);
 80111ce:	4b31      	ldr	r3, [pc, #196]	; (8011294 <etharp_output+0x148>)
 80111d0:	f240 321f 	movw	r2, #799	; 0x31f
 80111d4:	4932      	ldr	r1, [pc, #200]	; (80112a0 <etharp_output+0x154>)
 80111d6:	4831      	ldr	r0, [pc, #196]	; (801129c <etharp_output+0x150>)
 80111d8:	f001 faba 	bl	8012750 <iprintf>
 80111dc:	e7bf      	b.n	801115e <etharp_output+0x12>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80111de:	4b2d      	ldr	r3, [pc, #180]	; (8011294 <etharp_output+0x148>)
 80111e0:	f44f 7248 	mov.w	r2, #800	; 0x320
 80111e4:	492f      	ldr	r1, [pc, #188]	; (80112a4 <etharp_output+0x158>)
 80111e6:	482d      	ldr	r0, [pc, #180]	; (801129c <etharp_output+0x150>)
 80111e8:	f001 fab2 	bl	8012750 <iprintf>
 80111ec:	e7b9      	b.n	8011162 <etharp_output+0x16>
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80111ee:	2301      	movs	r3, #1
 80111f0:	f88d 3008 	strb.w	r3, [sp, #8]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80111f4:	2300      	movs	r3, #0
 80111f6:	f88d 3009 	strb.w	r3, [sp, #9]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80111fa:	235e      	movs	r3, #94	; 0x5e
 80111fc:	f88d 300a 	strb.w	r3, [sp, #10]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8011200:	786b      	ldrb	r3, [r5, #1]
 8011202:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011206:	f88d 300b 	strb.w	r3, [sp, #11]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801120a:	78ab      	ldrb	r3, [r5, #2]
 801120c:	f88d 300c 	strb.w	r3, [sp, #12]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8011210:	78eb      	ldrb	r3, [r5, #3]
 8011212:	f88d 300d 	strb.w	r3, [sp, #13]
    dest = &mcastaddr;
 8011216:	ab02      	add	r3, sp, #8
 8011218:	e02a      	b.n	8011270 <etharp_output+0x124>
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801121a:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 801121e:	491c      	ldr	r1, [pc, #112]	; (8011290 <etharp_output+0x144>)
 8011220:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
            (arp_table[etharp_cached_entry].netif == netif) &&
 8011224:	6829      	ldr	r1, [r5, #0]
 8011226:	685b      	ldr	r3, [r3, #4]
 8011228:	4299      	cmp	r1, r3
 801122a:	d1c5      	bne.n	80111b8 <etharp_output+0x6c>
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801122c:	4639      	mov	r1, r7
 801122e:	4630      	mov	r0, r6
 8011230:	f7ff fe5a 	bl	8010ee8 <etharp_output_to_arp_index>
 8011234:	e025      	b.n	8011282 <etharp_output+0x136>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8011236:	3001      	adds	r0, #1
 8011238:	3318      	adds	r3, #24
 801123a:	280a      	cmp	r0, #10
 801123c:	d011      	beq.n	8011262 <etharp_output+0x116>
 801123e:	b2c2      	uxtb	r2, r0
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8011240:	7d1c      	ldrb	r4, [r3, #20]
 8011242:	2c01      	cmp	r4, #1
 8011244:	d9f7      	bls.n	8011236 <etharp_output+0xea>
 8011246:	6899      	ldr	r1, [r3, #8]
 8011248:	42b1      	cmp	r1, r6
 801124a:	d1f4      	bne.n	8011236 <etharp_output+0xea>
          (arp_table[i].netif == netif) &&
 801124c:	6829      	ldr	r1, [r5, #0]
 801124e:	685c      	ldr	r4, [r3, #4]
 8011250:	42a1      	cmp	r1, r4
 8011252:	d1f0      	bne.n	8011236 <etharp_output+0xea>
        ETHARP_SET_ADDRHINT(netif, i);
 8011254:	4b0d      	ldr	r3, [pc, #52]	; (801128c <etharp_output+0x140>)
 8011256:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8011258:	4639      	mov	r1, r7
 801125a:	4630      	mov	r0, r6
 801125c:	f7ff fe44 	bl	8010ee8 <etharp_output_to_arp_index>
 8011260:	e00f      	b.n	8011282 <etharp_output+0x136>
    return etharp_query(netif, dst_addr, q);
 8011262:	463a      	mov	r2, r7
 8011264:	4629      	mov	r1, r5
 8011266:	4630      	mov	r0, r6
 8011268:	f7ff feb4 	bl	8010fd4 <etharp_query>
 801126c:	e009      	b.n	8011282 <etharp_output+0x136>
    dest = (const struct eth_addr *)&ethbroadcast;
 801126e:	4b0e      	ldr	r3, [pc, #56]	; (80112a8 <etharp_output+0x15c>)
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8011270:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011274:	9200      	str	r2, [sp, #0]
 8011276:	f106 0226 	add.w	r2, r6, #38	; 0x26
 801127a:	4639      	mov	r1, r7
 801127c:	4630      	mov	r0, r6
 801127e:	f000 ffa7 	bl	80121d0 <ethernet_output>
}
 8011282:	b005      	add	sp, #20
 8011284:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return ERR_RTE;
 8011286:	f06f 0003 	mvn.w	r0, #3
 801128a:	e7fa      	b.n	8011282 <etharp_output+0x136>
 801128c:	2000e1fc 	.word	0x2000e1fc
 8011290:	2000e10c 	.word	0x2000e10c
 8011294:	08015ec8 	.word	0x08015ec8
 8011298:	08013b14 	.word	0x08013b14
 801129c:	08013b24 	.word	0x08013b24
 80112a0:	0801605c 	.word	0x0801605c
 80112a4:	08015fbc 	.word	0x08015fbc
 80112a8:	080163a8 	.word	0x080163a8

080112ac <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80112ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112b0:	b086      	sub	sp, #24
 80112b2:	4606      	mov	r6, r0
 80112b4:	4688      	mov	r8, r1
 80112b6:	4617      	mov	r7, r2

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80112b8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80112bc:	2124      	movs	r1, #36	; 0x24
 80112be:	2022      	movs	r0, #34	; 0x22
 80112c0:	f7fa fe42 	bl	800bf48 <pbuf_alloc>
                 PBUF_RAM);
  if (q == NULL) {
 80112c4:	b3a0      	cbz	r0, 8011330 <icmp_send_response+0x84>
 80112c6:	4605      	mov	r5, r0
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80112c8:	8943      	ldrh	r3, [r0, #10]
 80112ca:	2b23      	cmp	r3, #35	; 0x23
 80112cc:	d933      	bls.n	8011336 <icmp_send_response+0x8a>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80112ce:	f8d6 c004 	ldr.w	ip, [r6, #4]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80112d2:	686c      	ldr	r4, [r5, #4]
  icmphdr->type = type;
 80112d4:	f884 8000 	strb.w	r8, [r4]
  icmphdr->code = code;
 80112d8:	7067      	strb	r7, [r4, #1]
  icmphdr->id = 0;
 80112da:	2300      	movs	r3, #0
 80112dc:	7123      	strb	r3, [r4, #4]
 80112de:	7163      	strb	r3, [r4, #5]
  icmphdr->seqno = 0;
 80112e0:	71a3      	strb	r3, [r4, #6]
 80112e2:	71e3      	strb	r3, [r4, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 80112e4:	686b      	ldr	r3, [r5, #4]
 80112e6:	6872      	ldr	r2, [r6, #4]
 80112e8:	6816      	ldr	r6, [r2, #0]
 80112ea:	6850      	ldr	r0, [r2, #4]
 80112ec:	6891      	ldr	r1, [r2, #8]
 80112ee:	68d7      	ldr	r7, [r2, #12]
 80112f0:	609e      	str	r6, [r3, #8]
 80112f2:	60d8      	str	r0, [r3, #12]
 80112f4:	6119      	str	r1, [r3, #16]
 80112f6:	615f      	str	r7, [r3, #20]
 80112f8:	6916      	ldr	r6, [r2, #16]
 80112fa:	6950      	ldr	r0, [r2, #20]
 80112fc:	6991      	ldr	r1, [r2, #24]
 80112fe:	619e      	str	r6, [r3, #24]
 8011300:	61d8      	str	r0, [r3, #28]
 8011302:	6219      	str	r1, [r3, #32]
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8011304:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8011308:	9305      	str	r3, [sp, #20]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801130a:	a805      	add	r0, sp, #20
 801130c:	f000 f8ee 	bl	80114ec <ip4_route>
#endif
  if (netif != NULL) {
 8011310:	b158      	cbz	r0, 801132a <icmp_send_response+0x7e>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8011312:	2100      	movs	r1, #0
 8011314:	70a1      	strb	r1, [r4, #2]
 8011316:	70e1      	strb	r1, [r4, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8011318:	9002      	str	r0, [sp, #8]
 801131a:	2301      	movs	r3, #1
 801131c:	9301      	str	r3, [sp, #4]
 801131e:	9100      	str	r1, [sp, #0]
 8011320:	23ff      	movs	r3, #255	; 0xff
 8011322:	aa05      	add	r2, sp, #20
 8011324:	4628      	mov	r0, r5
 8011326:	f000 fa69 	bl	80117fc <ip4_output_if>
  }
  pbuf_free(q);
 801132a:	4628      	mov	r0, r5
 801132c:	f7fa fd9c 	bl	800be68 <pbuf_free>
}
 8011330:	b006      	add	sp, #24
 8011332:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8011336:	4b04      	ldr	r3, [pc, #16]	; (8011348 <icmp_send_response+0x9c>)
 8011338:	f44f 72b4 	mov.w	r2, #360	; 0x168
 801133c:	4903      	ldr	r1, [pc, #12]	; (801134c <icmp_send_response+0xa0>)
 801133e:	4804      	ldr	r0, [pc, #16]	; (8011350 <icmp_send_response+0xa4>)
 8011340:	f001 fa06 	bl	8012750 <iprintf>
 8011344:	e7c3      	b.n	80112ce <icmp_send_response+0x22>
 8011346:	bf00      	nop
 8011348:	08016068 	.word	0x08016068
 801134c:	080160a0 	.word	0x080160a0
 8011350:	08013b24 	.word	0x08013b24

08011354 <icmp_input>:
{
 8011354:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011358:	b085      	sub	sp, #20
 801135a:	4605      	mov	r5, r0
  iphdr_in = ip4_current_header();
 801135c:	4b4a      	ldr	r3, [pc, #296]	; (8011488 <icmp_input+0x134>)
 801135e:	689f      	ldr	r7, [r3, #8]
  hlen = IPH_HL_BYTES(iphdr_in);
 8011360:	783b      	ldrb	r3, [r7, #0]
 8011362:	f003 030f 	and.w	r3, r3, #15
 8011366:	ea4f 0883 	mov.w	r8, r3, lsl #2
 801136a:	4644      	mov	r4, r8
  if (hlen < IP_HLEN) {
 801136c:	2c13      	cmp	r4, #19
 801136e:	d915      	bls.n	801139c <icmp_input+0x48>
 8011370:	460e      	mov	r6, r1
  if (p->len < sizeof(u16_t) * 2) {
 8011372:	8943      	ldrh	r3, [r0, #10]
 8011374:	2b03      	cmp	r3, #3
 8011376:	d911      	bls.n	801139c <icmp_input+0x48>
  type = *((u8_t *)p->payload);
 8011378:	6843      	ldr	r3, [r0, #4]
  switch (type) {
 801137a:	781b      	ldrb	r3, [r3, #0]
 801137c:	2b08      	cmp	r3, #8
 801137e:	d161      	bne.n	8011444 <icmp_input+0xf0>
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011380:	4b41      	ldr	r3, [pc, #260]	; (8011488 <icmp_input+0x134>)
 8011382:	6958      	ldr	r0, [r3, #20]
 8011384:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8011388:	2be0      	cmp	r3, #224	; 0xe0
 801138a:	d01a      	beq.n	80113c2 <icmp_input+0x6e>
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801138c:	4b3e      	ldr	r3, [pc, #248]	; (8011488 <icmp_input+0x134>)
 801138e:	6819      	ldr	r1, [r3, #0]
 8011390:	f000 fa49 	bl	8011826 <ip4_addr_isbroadcast_u32>
 8011394:	b9a8      	cbnz	r0, 80113c2 <icmp_input+0x6e>
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8011396:	892b      	ldrh	r3, [r5, #8]
 8011398:	2b07      	cmp	r3, #7
 801139a:	d805      	bhi.n	80113a8 <icmp_input+0x54>
  pbuf_free(p);
 801139c:	4628      	mov	r0, r5
 801139e:	f7fa fd63 	bl	800be68 <pbuf_free>
}
 80113a2:	b005      	add	sp, #20
 80113a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80113a8:	f108 090e 	add.w	r9, r8, #14
 80113ac:	4649      	mov	r1, r9
 80113ae:	4628      	mov	r0, r5
 80113b0:	f7fa fd14 	bl	800bddc <pbuf_add_header>
 80113b4:	2800      	cmp	r0, #0
 80113b6:	d03a      	beq.n	801142e <icmp_input+0xda>
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80113b8:	892a      	ldrh	r2, [r5, #8]
 80113ba:	1913      	adds	r3, r2, r4
 80113bc:	b299      	uxth	r1, r3
        if (alloc_len < p->tot_len) {
 80113be:	428a      	cmp	r2, r1
 80113c0:	d903      	bls.n	80113ca <icmp_input+0x76>
  pbuf_free(p);
 80113c2:	4628      	mov	r0, r5
 80113c4:	f7fa fd50 	bl	800be68 <pbuf_free>
  return;
 80113c8:	e7eb      	b.n	80113a2 <icmp_input+0x4e>
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80113ca:	f44f 7220 	mov.w	r2, #640	; 0x280
 80113ce:	200e      	movs	r0, #14
 80113d0:	f7fa fdba 	bl	800bf48 <pbuf_alloc>
        if (r == NULL) {
 80113d4:	4604      	mov	r4, r0
 80113d6:	2800      	cmp	r0, #0
 80113d8:	d0f3      	beq.n	80113c2 <icmp_input+0x6e>
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 80113da:	8942      	ldrh	r2, [r0, #10]
 80113dc:	f108 0308 	add.w	r3, r8, #8
 80113e0:	429a      	cmp	r2, r3
 80113e2:	d313      	bcc.n	801140c <icmp_input+0xb8>
        MEMCPY(r->payload, iphdr_in, hlen);
 80113e4:	4642      	mov	r2, r8
 80113e6:	4639      	mov	r1, r7
 80113e8:	6840      	ldr	r0, [r0, #4]
 80113ea:	f001 f940 	bl	801266e <memcpy>
        if (pbuf_remove_header(r, hlen)) {
 80113ee:	4641      	mov	r1, r8
 80113f0:	4620      	mov	r0, r4
 80113f2:	f7fa fcf9 	bl	800bde8 <pbuf_remove_header>
 80113f6:	b960      	cbnz	r0, 8011412 <icmp_input+0xbe>
        if (pbuf_copy(r, p) != ERR_OK) {
 80113f8:	4629      	mov	r1, r5
 80113fa:	4620      	mov	r0, r4
 80113fc:	f7fa ff12 	bl	800c224 <pbuf_copy>
 8011400:	b988      	cbnz	r0, 8011426 <icmp_input+0xd2>
        pbuf_free(p);
 8011402:	4628      	mov	r0, r5
 8011404:	f7fa fd30 	bl	800be68 <pbuf_free>
        p = r;
 8011408:	4625      	mov	r5, r4
 801140a:	e015      	b.n	8011438 <icmp_input+0xe4>
          pbuf_free(r);
 801140c:	f7fa fd2c 	bl	800be68 <pbuf_free>
          goto icmperr;
 8011410:	e7d7      	b.n	80113c2 <icmp_input+0x6e>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8011412:	4b1e      	ldr	r3, [pc, #120]	; (801148c <icmp_input+0x138>)
 8011414:	22b6      	movs	r2, #182	; 0xb6
 8011416:	491e      	ldr	r1, [pc, #120]	; (8011490 <icmp_input+0x13c>)
 8011418:	481e      	ldr	r0, [pc, #120]	; (8011494 <icmp_input+0x140>)
 801141a:	f001 f999 	bl	8012750 <iprintf>
          pbuf_free(r);
 801141e:	4620      	mov	r0, r4
 8011420:	f7fa fd22 	bl	800be68 <pbuf_free>
          goto icmperr;
 8011424:	e7cd      	b.n	80113c2 <icmp_input+0x6e>
          pbuf_free(r);
 8011426:	4620      	mov	r0, r4
 8011428:	f7fa fd1e 	bl	800be68 <pbuf_free>
          goto icmperr;
 801142c:	e7c9      	b.n	80113c2 <icmp_input+0x6e>
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801142e:	4649      	mov	r1, r9
 8011430:	4628      	mov	r0, r5
 8011432:	f7fa fcd9 	bl	800bde8 <pbuf_remove_header>
 8011436:	b948      	cbnz	r0, 801144c <icmp_input+0xf8>
      iecho = (struct icmp_echo_hdr *)p->payload;
 8011438:	686c      	ldr	r4, [r5, #4]
      if (pbuf_add_header(p, hlen)) {
 801143a:	4641      	mov	r1, r8
 801143c:	4628      	mov	r0, r5
 801143e:	f7fa fccd 	bl	800bddc <pbuf_add_header>
 8011442:	b150      	cbz	r0, 801145a <icmp_input+0x106>
  pbuf_free(p);
 8011444:	4628      	mov	r0, r5
 8011446:	f7fa fd0f 	bl	800be68 <pbuf_free>
  return;
 801144a:	e7aa      	b.n	80113a2 <icmp_input+0x4e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801144c:	4b0f      	ldr	r3, [pc, #60]	; (801148c <icmp_input+0x138>)
 801144e:	22c7      	movs	r2, #199	; 0xc7
 8011450:	4911      	ldr	r1, [pc, #68]	; (8011498 <icmp_input+0x144>)
 8011452:	4810      	ldr	r0, [pc, #64]	; (8011494 <icmp_input+0x140>)
 8011454:	f001 f97c 	bl	8012750 <iprintf>
          goto icmperr;
 8011458:	e7b3      	b.n	80113c2 <icmp_input+0x6e>
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801145a:	6868      	ldr	r0, [r5, #4]
        ip4_addr_copy(iphdr->src, *src);
 801145c:	490a      	ldr	r1, [pc, #40]	; (8011488 <icmp_input+0x134>)
 801145e:	694b      	ldr	r3, [r1, #20]
 8011460:	60c3      	str	r3, [r0, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8011462:	690b      	ldr	r3, [r1, #16]
 8011464:	6103      	str	r3, [r0, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8011466:	2200      	movs	r2, #0
 8011468:	7022      	strb	r2, [r4, #0]
        iecho->chksum = 0;
 801146a:	70a2      	strb	r2, [r4, #2]
 801146c:	70e2      	strb	r2, [r4, #3]
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801146e:	23ff      	movs	r3, #255	; 0xff
 8011470:	7203      	strb	r3, [r0, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8011472:	7282      	strb	r2, [r0, #10]
 8011474:	72c2      	strb	r2, [r0, #11]
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8011476:	9602      	str	r6, [sp, #8]
 8011478:	2001      	movs	r0, #1
 801147a:	9001      	str	r0, [sp, #4]
 801147c:	9200      	str	r2, [sp, #0]
 801147e:	3114      	adds	r1, #20
 8011480:	4628      	mov	r0, r5
 8011482:	f000 f9bb 	bl	80117fc <ip4_output_if>
        if (ret != ERR_OK) {
 8011486:	e7dd      	b.n	8011444 <icmp_input+0xf0>
 8011488:	20012abc 	.word	0x20012abc
 801148c:	08016068 	.word	0x08016068
 8011490:	080160cc 	.word	0x080160cc
 8011494:	08013b24 	.word	0x08013b24
 8011498:	08016104 	.word	0x08016104

0801149c <icmp_dest_unreach>:
{
 801149c:	b508      	push	{r3, lr}
 801149e:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_DUR, t);
 80114a0:	2103      	movs	r1, #3
 80114a2:	f7ff ff03 	bl	80112ac <icmp_send_response>
}
 80114a6:	bd08      	pop	{r3, pc}

080114a8 <icmp_time_exceeded>:
{
 80114a8:	b508      	push	{r3, lr}
 80114aa:	460a      	mov	r2, r1
  icmp_send_response(p, ICMP_TE, t);
 80114ac:	210b      	movs	r1, #11
 80114ae:	f7ff fefd 	bl	80112ac <icmp_send_response>
}
 80114b2:	bd08      	pop	{r3, pc}

080114b4 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 80114b4:	b508      	push	{r3, lr}
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 80114b6:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 80114ba:	f013 0f01 	tst.w	r3, #1
 80114be:	d00c      	beq.n	80114da <ip4_input_accept+0x26>
 80114c0:	4601      	mov	r1, r0
 80114c2:	6843      	ldr	r3, [r0, #4]
 80114c4:	b15b      	cbz	r3, 80114de <ip4_input_accept+0x2a>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80114c6:	4a08      	ldr	r2, [pc, #32]	; (80114e8 <ip4_input_accept+0x34>)
 80114c8:	6950      	ldr	r0, [r2, #20]
 80114ca:	4283      	cmp	r3, r0
 80114cc:	d009      	beq.n	80114e2 <ip4_input_accept+0x2e>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80114ce:	f000 f9aa 	bl	8011826 <ip4_addr_isbroadcast_u32>
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80114d2:	3800      	subs	r0, #0
 80114d4:	bf18      	it	ne
 80114d6:	2001      	movne	r0, #1
 80114d8:	e000      	b.n	80114dc <ip4_input_accept+0x28>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80114da:	2000      	movs	r0, #0
}
 80114dc:	bd08      	pop	{r3, pc}
  return 0;
 80114de:	2000      	movs	r0, #0
 80114e0:	e7fc      	b.n	80114dc <ip4_input_accept+0x28>
      return 1;
 80114e2:	2001      	movs	r0, #1
 80114e4:	e7fa      	b.n	80114dc <ip4_input_accept+0x28>
 80114e6:	bf00      	nop
 80114e8:	20012abc 	.word	0x20012abc

080114ec <ip4_route>:
{
 80114ec:	b430      	push	{r4, r5}
 80114ee:	4604      	mov	r4, r0
  NETIF_FOREACH(netif) {
 80114f0:	4b18      	ldr	r3, [pc, #96]	; (8011554 <ip4_route+0x68>)
 80114f2:	6818      	ldr	r0, [r3, #0]
 80114f4:	b998      	cbnz	r0, 801151e <ip4_route+0x32>
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 80114f6:	4b18      	ldr	r3, [pc, #96]	; (8011558 <ip4_route+0x6c>)
 80114f8:	6818      	ldr	r0, [r3, #0]
 80114fa:	b158      	cbz	r0, 8011514 <ip4_route+0x28>
 80114fc:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8011500:	f003 0305 	and.w	r3, r3, #5
 8011504:	2b05      	cmp	r3, #5
 8011506:	d121      	bne.n	801154c <ip4_route+0x60>
 8011508:	6843      	ldr	r3, [r0, #4]
 801150a:	b30b      	cbz	r3, 8011550 <ip4_route+0x64>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801150c:	7823      	ldrb	r3, [r4, #0]
    return NULL;
 801150e:	2b7f      	cmp	r3, #127	; 0x7f
 8011510:	bf08      	it	eq
 8011512:	2000      	moveq	r0, #0
}
 8011514:	bc30      	pop	{r4, r5}
 8011516:	4770      	bx	lr
  NETIF_FOREACH(netif) {
 8011518:	6800      	ldr	r0, [r0, #0]
 801151a:	2800      	cmp	r0, #0
 801151c:	d0eb      	beq.n	80114f6 <ip4_route+0xa>
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801151e:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 8011522:	f013 0f01 	tst.w	r3, #1
 8011526:	d0f7      	beq.n	8011518 <ip4_route+0x2c>
 8011528:	f013 0f04 	tst.w	r3, #4
 801152c:	d0f4      	beq.n	8011518 <ip4_route+0x2c>
 801152e:	6842      	ldr	r2, [r0, #4]
 8011530:	2a00      	cmp	r2, #0
 8011532:	d0f1      	beq.n	8011518 <ip4_route+0x2c>
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8011534:	6821      	ldr	r1, [r4, #0]
 8011536:	404a      	eors	r2, r1
 8011538:	6885      	ldr	r5, [r0, #8]
 801153a:	422a      	tst	r2, r5
 801153c:	d0ea      	beq.n	8011514 <ip4_route+0x28>
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801153e:	f013 0f02 	tst.w	r3, #2
 8011542:	d1e9      	bne.n	8011518 <ip4_route+0x2c>
 8011544:	68c3      	ldr	r3, [r0, #12]
 8011546:	4299      	cmp	r1, r3
 8011548:	d1e6      	bne.n	8011518 <ip4_route+0x2c>
 801154a:	e7e3      	b.n	8011514 <ip4_route+0x28>
    return NULL;
 801154c:	2000      	movs	r0, #0
 801154e:	e7e1      	b.n	8011514 <ip4_route+0x28>
 8011550:	2000      	movs	r0, #0
 8011552:	e7df      	b.n	8011514 <ip4_route+0x28>
 8011554:	20018380 	.word	0x20018380
 8011558:	20018384 	.word	0x20018384

0801155c <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801155c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011560:	4604      	mov	r4, r0

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8011562:	f8d0 8004 	ldr.w	r8, [r0, #4]
  if (IPH_V(iphdr) != 4) {
 8011566:	f898 3000 	ldrb.w	r3, [r8]
 801156a:	091a      	lsrs	r2, r3, #4
 801156c:	2a04      	cmp	r2, #4
 801156e:	d004      	beq.n	801157a <ip4_input+0x1e>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8011570:	f7fa fc7a 	bl	800be68 <pbuf_free>
  ip_data.current_ip_header_tot_len = 0;
  ip4_addr_set_any(ip4_current_src_addr());
  ip4_addr_set_any(ip4_current_dest_addr());

  return ERR_OK;
}
 8011574:	2000      	movs	r0, #0
 8011576:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801157a:	460f      	mov	r7, r1
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801157c:	f003 030f 	and.w	r3, r3, #15
 8011580:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8011584:	464d      	mov	r5, r9
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8011586:	f8b8 0002 	ldrh.w	r0, [r8, #2]
 801158a:	f7f9 fe5f 	bl	800b24c <lwip_htons>
 801158e:	4606      	mov	r6, r0
  if (iphdr_len < p->tot_len) {
 8011590:	8923      	ldrh	r3, [r4, #8]
 8011592:	4283      	cmp	r3, r0
 8011594:	d81d      	bhi.n	80115d2 <ip4_input+0x76>
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8011596:	8963      	ldrh	r3, [r4, #10]
 8011598:	42ab      	cmp	r3, r5
 801159a:	d31f      	bcc.n	80115dc <ip4_input+0x80>
 801159c:	8923      	ldrh	r3, [r4, #8]
 801159e:	42b3      	cmp	r3, r6
 80115a0:	d31c      	bcc.n	80115dc <ip4_input+0x80>
 80115a2:	2d13      	cmp	r5, #19
 80115a4:	d91a      	bls.n	80115dc <ip4_input+0x80>
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 80115a6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80115aa:	4a52      	ldr	r2, [pc, #328]	; (80116f4 <ip4_input+0x198>)
 80115ac:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 80115ae:	f8d8 100c 	ldr.w	r1, [r8, #12]
 80115b2:	6111      	str	r1, [r2, #16]
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80115b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80115b8:	2be0      	cmp	r3, #224	; 0xe0
 80115ba:	d113      	bne.n	80115e4 <ip4_input+0x88>
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 80115bc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80115c0:	f013 0f01 	tst.w	r3, #1
 80115c4:	d025      	beq.n	8011612 <ip4_input+0xb6>
 80115c6:	687b      	ldr	r3, [r7, #4]
      netif = inp;
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	bf14      	ite	ne
 80115cc:	463d      	movne	r5, r7
 80115ce:	2500      	moveq	r5, #0
 80115d0:	e020      	b.n	8011614 <ip4_input+0xb8>
    pbuf_realloc(p, iphdr_len);
 80115d2:	4601      	mov	r1, r0
 80115d4:	4620      	mov	r0, r4
 80115d6:	f7fa fd5f 	bl	800c098 <pbuf_realloc>
 80115da:	e7dc      	b.n	8011596 <ip4_input+0x3a>
    pbuf_free(p);
 80115dc:	4620      	mov	r0, r4
 80115de:	f7fa fc43 	bl	800be68 <pbuf_free>
    return ERR_OK;
 80115e2:	e7c7      	b.n	8011574 <ip4_input+0x18>
    if (ip4_input_accept(inp)) {
 80115e4:	4638      	mov	r0, r7
 80115e6:	f7ff ff65 	bl	80114b4 <ip4_input_accept>
 80115ea:	2800      	cmp	r0, #0
 80115ec:	d156      	bne.n	801169c <ip4_input+0x140>
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 80115ee:	4b41      	ldr	r3, [pc, #260]	; (80116f4 <ip4_input+0x198>)
 80115f0:	7d1b      	ldrb	r3, [r3, #20]
 80115f2:	2b7f      	cmp	r3, #127	; 0x7f
 80115f4:	d054      	beq.n	80116a0 <ip4_input+0x144>
        NETIF_FOREACH(netif) {
 80115f6:	4b40      	ldr	r3, [pc, #256]	; (80116f8 <ip4_input+0x19c>)
 80115f8:	681d      	ldr	r5, [r3, #0]
 80115fa:	b915      	cbnz	r5, 8011602 <ip4_input+0xa6>
 80115fc:	e00a      	b.n	8011614 <ip4_input+0xb8>
 80115fe:	682d      	ldr	r5, [r5, #0]
 8011600:	b145      	cbz	r5, 8011614 <ip4_input+0xb8>
          if (netif == inp) {
 8011602:	42af      	cmp	r7, r5
 8011604:	d0fb      	beq.n	80115fe <ip4_input+0xa2>
          if (ip4_input_accept(netif)) {
 8011606:	4628      	mov	r0, r5
 8011608:	f7ff ff54 	bl	80114b4 <ip4_input_accept>
 801160c:	2800      	cmp	r0, #0
 801160e:	d0f6      	beq.n	80115fe <ip4_input+0xa2>
 8011610:	e000      	b.n	8011614 <ip4_input+0xb8>
      netif = NULL;
 8011612:	2500      	movs	r5, #0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011614:	4639      	mov	r1, r7
 8011616:	4b37      	ldr	r3, [pc, #220]	; (80116f4 <ip4_input+0x198>)
 8011618:	6918      	ldr	r0, [r3, #16]
 801161a:	f000 f904 	bl	8011826 <ip4_addr_isbroadcast_u32>
 801161e:	2800      	cmp	r0, #0
 8011620:	d140      	bne.n	80116a4 <ip4_input+0x148>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8011622:	4b34      	ldr	r3, [pc, #208]	; (80116f4 <ip4_input+0x198>)
 8011624:	691b      	ldr	r3, [r3, #16]
 8011626:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801162a:	2be0      	cmp	r3, #224	; 0xe0
 801162c:	d03a      	beq.n	80116a4 <ip4_input+0x148>
  if (netif == NULL) {
 801162e:	2d00      	cmp	r5, #0
 8011630:	d03c      	beq.n	80116ac <ip4_input+0x150>
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8011632:	f8b8 3006 	ldrh.w	r3, [r8, #6]
 8011636:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 801163a:	b29b      	uxth	r3, r3
 801163c:	b13b      	cbz	r3, 801164e <ip4_input+0xf2>
    p = ip4_reass(p);
 801163e:	4620      	mov	r0, r4
 8011640:	f000 fa3c 	bl	8011abc <ip4_reass>
    if (p == NULL) {
 8011644:	4604      	mov	r4, r0
 8011646:	2800      	cmp	r0, #0
 8011648:	d094      	beq.n	8011574 <ip4_input+0x18>
    iphdr = (const struct ip_hdr *)p->payload;
 801164a:	f8d0 8004 	ldr.w	r8, [r0, #4]
  ip_data.current_netif = netif;
 801164e:	4a29      	ldr	r2, [pc, #164]	; (80116f4 <ip4_input+0x198>)
 8011650:	6015      	str	r5, [r2, #0]
  ip_data.current_input_netif = inp;
 8011652:	6057      	str	r7, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8011654:	f8c2 8008 	str.w	r8, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8011658:	f898 3000 	ldrb.w	r3, [r8]
 801165c:	f003 030f 	and.w	r3, r3, #15
 8011660:	009b      	lsls	r3, r3, #2
 8011662:	8193      	strh	r3, [r2, #12]
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8011664:	4649      	mov	r1, r9
 8011666:	4620      	mov	r0, r4
 8011668:	f7fa fbbe 	bl	800bde8 <pbuf_remove_header>
    switch (IPH_PROTO(iphdr)) {
 801166c:	f898 3009 	ldrb.w	r3, [r8, #9]
 8011670:	2b06      	cmp	r3, #6
 8011672:	d02c      	beq.n	80116ce <ip4_input+0x172>
 8011674:	2b11      	cmp	r3, #17
 8011676:	d01d      	beq.n	80116b4 <ip4_input+0x158>
 8011678:	2b01      	cmp	r3, #1
 801167a:	d02d      	beq.n	80116d8 <ip4_input+0x17c>
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801167c:	4629      	mov	r1, r5
 801167e:	4b1d      	ldr	r3, [pc, #116]	; (80116f4 <ip4_input+0x198>)
 8011680:	6958      	ldr	r0, [r3, #20]
 8011682:	f000 f8d0 	bl	8011826 <ip4_addr_isbroadcast_u32>
 8011686:	b928      	cbnz	r0, 8011694 <ip4_input+0x138>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011688:	4b1a      	ldr	r3, [pc, #104]	; (80116f4 <ip4_input+0x198>)
 801168a:	695b      	ldr	r3, [r3, #20]
 801168c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011690:	2be0      	cmp	r3, #224	; 0xe0
 8011692:	d126      	bne.n	80116e2 <ip4_input+0x186>
        pbuf_free(p);
 8011694:	4620      	mov	r0, r4
 8011696:	f7fa fbe7 	bl	800be68 <pbuf_free>
        break;
 801169a:	e00f      	b.n	80116bc <ip4_input+0x160>
      netif = inp;
 801169c:	463d      	mov	r5, r7
 801169e:	e7b9      	b.n	8011614 <ip4_input+0xb8>
      netif = NULL;
 80116a0:	2500      	movs	r5, #0
 80116a2:	e7b7      	b.n	8011614 <ip4_input+0xb8>
      pbuf_free(p);
 80116a4:	4620      	mov	r0, r4
 80116a6:	f7fa fbdf 	bl	800be68 <pbuf_free>
      return ERR_OK;
 80116aa:	e763      	b.n	8011574 <ip4_input+0x18>
    pbuf_free(p);
 80116ac:	4620      	mov	r0, r4
 80116ae:	f7fa fbdb 	bl	800be68 <pbuf_free>
    return ERR_OK;
 80116b2:	e75f      	b.n	8011574 <ip4_input+0x18>
        udp_input(p, inp);
 80116b4:	4639      	mov	r1, r7
 80116b6:	4620      	mov	r0, r4
 80116b8:	f7fe fff8 	bl	80106ac <udp_input>
  ip_data.current_netif = NULL;
 80116bc:	4b0d      	ldr	r3, [pc, #52]	; (80116f4 <ip4_input+0x198>)
 80116be:	2200      	movs	r2, #0
 80116c0:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80116c2:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80116c4:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80116c6:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80116c8:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80116ca:	615a      	str	r2, [r3, #20]
  return ERR_OK;
 80116cc:	e752      	b.n	8011574 <ip4_input+0x18>
        tcp_input(p, inp);
 80116ce:	4639      	mov	r1, r7
 80116d0:	4620      	mov	r0, r4
 80116d2:	f7fc fe21 	bl	800e318 <tcp_input>
        break;
 80116d6:	e7f1      	b.n	80116bc <ip4_input+0x160>
        icmp_input(p, inp);
 80116d8:	4639      	mov	r1, r7
 80116da:	4620      	mov	r0, r4
 80116dc:	f7ff fe3a 	bl	8011354 <icmp_input>
        break;
 80116e0:	e7ec      	b.n	80116bc <ip4_input+0x160>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80116e2:	4649      	mov	r1, r9
 80116e4:	4620      	mov	r0, r4
 80116e6:	f7fa fbb3 	bl	800be50 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80116ea:	2102      	movs	r1, #2
 80116ec:	4620      	mov	r0, r4
 80116ee:	f7ff fed5 	bl	801149c <icmp_dest_unreach>
 80116f2:	e7cf      	b.n	8011694 <ip4_input+0x138>
 80116f4:	20012abc 	.word	0x20012abc
 80116f8:	20018380 	.word	0x20018380

080116fc <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 80116fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011700:	b083      	sub	sp, #12
 8011702:	4604      	mov	r4, r0
 8011704:	460f      	mov	r7, r1
 8011706:	4616      	mov	r6, r2
 8011708:	4699      	mov	r9, r3
 801170a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801170e:	7b82      	ldrb	r2, [r0, #14]
 8011710:	2a01      	cmp	r2, #1
 8011712:	d13f      	bne.n	8011794 <ip4_output_if_src+0x98>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8011714:	2e00      	cmp	r6, #0
 8011716:	d050      	beq.n	80117ba <ip4_output_if_src+0xbe>
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8011718:	2114      	movs	r1, #20
 801171a:	4620      	mov	r0, r4
 801171c:	f7fa fb5e 	bl	800bddc <pbuf_add_header>
 8011720:	2800      	cmp	r0, #0
 8011722:	d158      	bne.n	80117d6 <ip4_output_if_src+0xda>
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
    }

    iphdr = (struct ip_hdr *)p->payload;
 8011724:	6865      	ldr	r5, [r4, #4]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8011726:	8963      	ldrh	r3, [r4, #10]
 8011728:	2b13      	cmp	r3, #19
 801172a:	d93b      	bls.n	80117a4 <ip4_output_if_src+0xa8>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801172c:	f885 9008 	strb.w	r9, [r5, #8]
    IPH_PROTO_SET(iphdr, proto);
 8011730:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8011734:	726b      	strb	r3, [r5, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8011736:	6833      	ldr	r3, [r6, #0]
 8011738:	612b      	str	r3, [r5, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801173a:	2345      	movs	r3, #69	; 0x45
 801173c:	702b      	strb	r3, [r5, #0]
    IPH_TOS_SET(iphdr, tos);
 801173e:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8011742:	706b      	strb	r3, [r5, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8011744:	8920      	ldrh	r0, [r4, #8]
 8011746:	f7f9 fd81 	bl	800b24c <lwip_htons>
 801174a:	8068      	strh	r0, [r5, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801174c:	2300      	movs	r3, #0
 801174e:	71ab      	strb	r3, [r5, #6]
 8011750:	71eb      	strb	r3, [r5, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8011752:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 80117f8 <ip4_output_if_src+0xfc>
 8011756:	f8b9 0000 	ldrh.w	r0, [r9]
 801175a:	f7f9 fd77 	bl	800b24c <lwip_htons>
 801175e:	80a8      	strh	r0, [r5, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8011760:	f8b9 3000 	ldrh.w	r3, [r9]
 8011764:	3301      	adds	r3, #1
 8011766:	f8a9 3000 	strh.w	r3, [r9]

    if (src == NULL) {
 801176a:	b31f      	cbz	r7, 80117b4 <ip4_output_if_src+0xb8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801176c:	683b      	ldr	r3, [r7, #0]
 801176e:	60eb      	str	r3, [r5, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8011770:	2300      	movs	r3, #0
 8011772:	72ab      	strb	r3, [r5, #10]
 8011774:	72eb      	strb	r3, [r5, #11]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8011776:	f8b8 3024 	ldrh.w	r3, [r8, #36]	; 0x24
 801177a:	b113      	cbz	r3, 8011782 <ip4_output_if_src+0x86>
 801177c:	8922      	ldrh	r2, [r4, #8]
 801177e:	429a      	cmp	r2, r3
 8011780:	d823      	bhi.n	80117ca <ip4_output_if_src+0xce>
    return ip4_frag(p, netif, dest);
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8011782:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8011786:	4632      	mov	r2, r6
 8011788:	4621      	mov	r1, r4
 801178a:	4640      	mov	r0, r8
 801178c:	4798      	blx	r3
}
 801178e:	b003      	add	sp, #12
 8011790:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8011794:	4b13      	ldr	r3, [pc, #76]	; (80117e4 <ip4_output_if_src+0xe8>)
 8011796:	f44f 7255 	mov.w	r2, #852	; 0x354
 801179a:	4913      	ldr	r1, [pc, #76]	; (80117e8 <ip4_output_if_src+0xec>)
 801179c:	4813      	ldr	r0, [pc, #76]	; (80117ec <ip4_output_if_src+0xf0>)
 801179e:	f000 ffd7 	bl	8012750 <iprintf>
 80117a2:	e7b7      	b.n	8011714 <ip4_output_if_src+0x18>
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 80117a4:	4b0f      	ldr	r3, [pc, #60]	; (80117e4 <ip4_output_if_src+0xe8>)
 80117a6:	f44f 7262 	mov.w	r2, #904	; 0x388
 80117aa:	4911      	ldr	r1, [pc, #68]	; (80117f0 <ip4_output_if_src+0xf4>)
 80117ac:	480f      	ldr	r0, [pc, #60]	; (80117ec <ip4_output_if_src+0xf0>)
 80117ae:	f000 ffcf 	bl	8012750 <iprintf>
 80117b2:	e7bb      	b.n	801172c <ip4_output_if_src+0x30>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 80117b4:	4b0f      	ldr	r3, [pc, #60]	; (80117f4 <ip4_output_if_src+0xf8>)
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	e7d9      	b.n	801176e <ip4_output_if_src+0x72>
    if (p->len < IP_HLEN) {
 80117ba:	8963      	ldrh	r3, [r4, #10]
 80117bc:	2b13      	cmp	r3, #19
 80117be:	d90d      	bls.n	80117dc <ip4_output_if_src+0xe0>
    ip4_addr_copy(dest_addr, iphdr->dest);
 80117c0:	6863      	ldr	r3, [r4, #4]
 80117c2:	691b      	ldr	r3, [r3, #16]
 80117c4:	9301      	str	r3, [sp, #4]
    dest = &dest_addr;
 80117c6:	ae01      	add	r6, sp, #4
 80117c8:	e7d5      	b.n	8011776 <ip4_output_if_src+0x7a>
    return ip4_frag(p, netif, dest);
 80117ca:	4632      	mov	r2, r6
 80117cc:	4641      	mov	r1, r8
 80117ce:	4620      	mov	r0, r4
 80117d0:	f000 fba4 	bl	8011f1c <ip4_frag>
 80117d4:	e7db      	b.n	801178e <ip4_output_if_src+0x92>
      return ERR_BUF;
 80117d6:	f06f 0001 	mvn.w	r0, #1
 80117da:	e7d8      	b.n	801178e <ip4_output_if_src+0x92>
      return ERR_BUF;
 80117dc:	f06f 0001 	mvn.w	r0, #1
 80117e0:	e7d5      	b.n	801178e <ip4_output_if_src+0x92>
 80117e2:	bf00      	nop
 80117e4:	08016138 	.word	0x08016138
 80117e8:	0801616c 	.word	0x0801616c
 80117ec:	08013b24 	.word	0x08013b24
 80117f0:	08016178 	.word	0x08016178
 80117f4:	080161a8 	.word	0x080161a8
 80117f8:	2000e1fe 	.word	0x2000e1fe

080117fc <ip4_output_if>:
{
 80117fc:	b530      	push	{r4, r5, lr}
 80117fe:	b085      	sub	sp, #20
 8011800:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  if (dest != LWIP_IP_HDRINCL) {
 8011802:	4615      	mov	r5, r2
 8011804:	b11a      	cbz	r2, 801180e <ip4_output_if+0x12>
    if (ip4_addr_isany(src)) {
 8011806:	b109      	cbz	r1, 801180c <ip4_output_if+0x10>
 8011808:	680a      	ldr	r2, [r1, #0]
 801180a:	b902      	cbnz	r2, 801180e <ip4_output_if+0x12>
      src_used = netif_ip4_addr(netif);
 801180c:	1d21      	adds	r1, r4, #4
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801180e:	9402      	str	r4, [sp, #8]
 8011810:	f89d 2024 	ldrb.w	r2, [sp, #36]	; 0x24
 8011814:	9201      	str	r2, [sp, #4]
 8011816:	f89d 2020 	ldrb.w	r2, [sp, #32]
 801181a:	9200      	str	r2, [sp, #0]
 801181c:	462a      	mov	r2, r5
 801181e:	f7ff ff6d 	bl	80116fc <ip4_output_if_src>
}
 8011822:	b005      	add	sp, #20
 8011824:	bd30      	pop	{r4, r5, pc}

08011826 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8011826:	4603      	mov	r3, r0
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8011828:	1e42      	subs	r2, r0, #1
 801182a:	f112 0f03 	cmn.w	r2, #3
 801182e:	d813      	bhi.n	8011858 <ip4_addr_isbroadcast_u32+0x32>
      (addr == IPADDR_ANY)) {
    return 1;
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8011830:	f891 002d 	ldrb.w	r0, [r1, #45]	; 0x2d
 8011834:	f010 0002 	ands.w	r0, r0, #2
 8011838:	d013      	beq.n	8011862 <ip4_addr_isbroadcast_u32+0x3c>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801183a:	684a      	ldr	r2, [r1, #4]
 801183c:	429a      	cmp	r2, r3
 801183e:	d00d      	beq.n	801185c <ip4_addr_isbroadcast_u32+0x36>
    return 0;
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8011840:	6889      	ldr	r1, [r1, #8]
 8011842:	405a      	eors	r2, r3
 8011844:	420a      	tst	r2, r1
 8011846:	d10b      	bne.n	8011860 <ip4_addr_isbroadcast_u32+0x3a>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8011848:	43c8      	mvns	r0, r1
 801184a:	ea23 0301 	bic.w	r3, r3, r1
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
    /* => network broadcast address */
    return 1;
  } else {
    return 0;
 801184e:	4283      	cmp	r3, r0
 8011850:	bf14      	ite	ne
 8011852:	2000      	movne	r0, #0
 8011854:	2001      	moveq	r0, #1
 8011856:	4770      	bx	lr
    return 1;
 8011858:	2001      	movs	r0, #1
 801185a:	4770      	bx	lr
    return 0;
 801185c:	2000      	movs	r0, #0
 801185e:	4770      	bx	lr
    return 0;
 8011860:	2000      	movs	r0, #0
  }
}
 8011862:	4770      	bx	lr

08011864 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8011864:	b538      	push	{r3, r4, r5, lr}
 8011866:	4604      	mov	r4, r0
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8011868:	4b0c      	ldr	r3, [pc, #48]	; (801189c <ip_reass_dequeue_datagram+0x38>)
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	4283      	cmp	r3, r0
 801186e:	d008      	beq.n	8011882 <ip_reass_dequeue_datagram+0x1e>
 8011870:	460d      	mov	r5, r1
    /* it was the first in the list */
    reassdatagrams = ipr->next;
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8011872:	b151      	cbz	r1, 801188a <ip_reass_dequeue_datagram+0x26>
    prev->next = ipr->next;
 8011874:	6823      	ldr	r3, [r4, #0]
 8011876:	602b      	str	r3, [r5, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8011878:	4621      	mov	r1, r4
 801187a:	2004      	movs	r0, #4
 801187c:	f7fa f834 	bl	800b8e8 <memp_free>
}
 8011880:	bd38      	pop	{r3, r4, r5, pc}
    reassdatagrams = ipr->next;
 8011882:	6802      	ldr	r2, [r0, #0]
 8011884:	4b05      	ldr	r3, [pc, #20]	; (801189c <ip_reass_dequeue_datagram+0x38>)
 8011886:	601a      	str	r2, [r3, #0]
 8011888:	e7f6      	b.n	8011878 <ip_reass_dequeue_datagram+0x14>
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801188a:	4b05      	ldr	r3, [pc, #20]	; (80118a0 <ip_reass_dequeue_datagram+0x3c>)
 801188c:	f240 1245 	movw	r2, #325	; 0x145
 8011890:	4904      	ldr	r1, [pc, #16]	; (80118a4 <ip_reass_dequeue_datagram+0x40>)
 8011892:	4805      	ldr	r0, [pc, #20]	; (80118a8 <ip_reass_dequeue_datagram+0x44>)
 8011894:	f000 ff5c 	bl	8012750 <iprintf>
 8011898:	e7ec      	b.n	8011874 <ip_reass_dequeue_datagram+0x10>
 801189a:	bf00      	nop
 801189c:	2000e204 	.word	0x2000e204
 80118a0:	080161ac 	.word	0x080161ac
 80118a4:	080161e8 	.word	0x080161e8
 80118a8:	08013b24 	.word	0x08013b24

080118ac <ip_reass_free_complete_datagram>:
{
 80118ac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118b0:	4680      	mov	r8, r0
 80118b2:	4689      	mov	r9, r1
  LWIP_ASSERT("prev != ipr", prev != ipr);
 80118b4:	4281      	cmp	r1, r0
 80118b6:	d017      	beq.n	80118e8 <ip_reass_free_complete_datagram+0x3c>
  if (prev != NULL) {
 80118b8:	f1b9 0f00 	cmp.w	r9, #0
 80118bc:	d009      	beq.n	80118d2 <ip_reass_free_complete_datagram+0x26>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80118be:	f8d9 3000 	ldr.w	r3, [r9]
 80118c2:	4543      	cmp	r3, r8
 80118c4:	d005      	beq.n	80118d2 <ip_reass_free_complete_datagram+0x26>
 80118c6:	4b33      	ldr	r3, [pc, #204]	; (8011994 <ip_reass_free_complete_datagram+0xe8>)
 80118c8:	22ad      	movs	r2, #173	; 0xad
 80118ca:	4933      	ldr	r1, [pc, #204]	; (8011998 <ip_reass_free_complete_datagram+0xec>)
 80118cc:	4833      	ldr	r0, [pc, #204]	; (801199c <ip_reass_free_complete_datagram+0xf0>)
 80118ce:	f000 ff3f 	bl	8012750 <iprintf>
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80118d2:	f8d8 6004 	ldr.w	r6, [r8, #4]
 80118d6:	6873      	ldr	r3, [r6, #4]
  if (iprh->start == 0) {
 80118d8:	889a      	ldrh	r2, [r3, #4]
 80118da:	b162      	cbz	r2, 80118f6 <ip_reass_free_complete_datagram+0x4a>
  u16_t pbufs_freed = 0;
 80118dc:	2400      	movs	r4, #0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80118de:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 8011994 <ip_reass_free_complete_datagram+0xe8>
 80118e2:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80119ac <ip_reass_free_complete_datagram+0x100>
 80118e6:	e041      	b.n	801196c <ip_reass_free_complete_datagram+0xc0>
  LWIP_ASSERT("prev != ipr", prev != ipr);
 80118e8:	4b2a      	ldr	r3, [pc, #168]	; (8011994 <ip_reass_free_complete_datagram+0xe8>)
 80118ea:	22ab      	movs	r2, #171	; 0xab
 80118ec:	492c      	ldr	r1, [pc, #176]	; (80119a0 <ip_reass_free_complete_datagram+0xf4>)
 80118ee:	482b      	ldr	r0, [pc, #172]	; (801199c <ip_reass_free_complete_datagram+0xf0>)
 80118f0:	f000 ff2e 	bl	8012750 <iprintf>
 80118f4:	e7e0      	b.n	80118b8 <ip_reass_free_complete_datagram+0xc>
    ipr->p = iprh->next_pbuf;
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	f8c8 3004 	str.w	r3, [r8, #4]
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80118fc:	6872      	ldr	r2, [r6, #4]
 80118fe:	4643      	mov	r3, r8
 8011900:	f853 1f08 	ldr.w	r1, [r3, #8]!
 8011904:	685d      	ldr	r5, [r3, #4]
 8011906:	689c      	ldr	r4, [r3, #8]
 8011908:	68d8      	ldr	r0, [r3, #12]
 801190a:	6011      	str	r1, [r2, #0]
 801190c:	6055      	str	r5, [r2, #4]
 801190e:	6094      	str	r4, [r2, #8]
 8011910:	60d0      	str	r0, [r2, #12]
 8011912:	6919      	ldr	r1, [r3, #16]
 8011914:	6111      	str	r1, [r2, #16]
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8011916:	2101      	movs	r1, #1
 8011918:	4630      	mov	r0, r6
 801191a:	f7ff fdc5 	bl	80114a8 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801191e:	4630      	mov	r0, r6
 8011920:	f7fa fc1a 	bl	800c158 <pbuf_clen>
 8011924:	4604      	mov	r4, r0
    pbuf_free(p);
 8011926:	4630      	mov	r0, r6
 8011928:	f7fa fa9e 	bl	800be68 <pbuf_free>
  p = ipr->p;
 801192c:	f8d8 6004 	ldr.w	r6, [r8, #4]
  while (p != NULL) {
 8011930:	2e00      	cmp	r6, #0
 8011932:	d1d4      	bne.n	80118de <ip_reass_free_complete_datagram+0x32>
  ip_reass_dequeue_datagram(ipr, prev);
 8011934:	4649      	mov	r1, r9
 8011936:	4640      	mov	r0, r8
 8011938:	f7ff ff94 	bl	8011864 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801193c:	4b19      	ldr	r3, [pc, #100]	; (80119a4 <ip_reass_free_complete_datagram+0xf8>)
 801193e:	881b      	ldrh	r3, [r3, #0]
 8011940:	42a3      	cmp	r3, r4
 8011942:	d31f      	bcc.n	8011984 <ip_reass_free_complete_datagram+0xd8>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8011944:	4a17      	ldr	r2, [pc, #92]	; (80119a4 <ip_reass_free_complete_datagram+0xf8>)
 8011946:	8813      	ldrh	r3, [r2, #0]
 8011948:	1b1b      	subs	r3, r3, r4
 801194a:	8013      	strh	r3, [r2, #0]
}
 801194c:	4620      	mov	r0, r4
 801194e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8011952:	465b      	mov	r3, fp
 8011954:	22cc      	movs	r2, #204	; 0xcc
 8011956:	4651      	mov	r1, sl
 8011958:	4810      	ldr	r0, [pc, #64]	; (801199c <ip_reass_free_complete_datagram+0xf0>)
 801195a:	f000 fef9 	bl	8012750 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801195e:	4425      	add	r5, r4
 8011960:	b2ac      	uxth	r4, r5
    pbuf_free(pcur);
 8011962:	4638      	mov	r0, r7
 8011964:	f7fa fa80 	bl	800be68 <pbuf_free>
  while (p != NULL) {
 8011968:	2e00      	cmp	r6, #0
 801196a:	d0e3      	beq.n	8011934 <ip_reass_free_complete_datagram+0x88>
    iprh = (struct ip_reass_helper *)p->payload;
 801196c:	6873      	ldr	r3, [r6, #4]
    p = iprh->next_pbuf;
 801196e:	4637      	mov	r7, r6
 8011970:	681e      	ldr	r6, [r3, #0]
    clen = pbuf_clen(pcur);
 8011972:	4638      	mov	r0, r7
 8011974:	f7fa fbf0 	bl	800c158 <pbuf_clen>
 8011978:	4605      	mov	r5, r0
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801197a:	1823      	adds	r3, r4, r0
 801197c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011980:	dbed      	blt.n	801195e <ip_reass_free_complete_datagram+0xb2>
 8011982:	e7e6      	b.n	8011952 <ip_reass_free_complete_datagram+0xa6>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8011984:	4b03      	ldr	r3, [pc, #12]	; (8011994 <ip_reass_free_complete_datagram+0xe8>)
 8011986:	22d2      	movs	r2, #210	; 0xd2
 8011988:	4907      	ldr	r1, [pc, #28]	; (80119a8 <ip_reass_free_complete_datagram+0xfc>)
 801198a:	4804      	ldr	r0, [pc, #16]	; (801199c <ip_reass_free_complete_datagram+0xf0>)
 801198c:	f000 fee0 	bl	8012750 <iprintf>
 8011990:	e7d8      	b.n	8011944 <ip_reass_free_complete_datagram+0x98>
 8011992:	bf00      	nop
 8011994:	080161ac 	.word	0x080161ac
 8011998:	08016210 	.word	0x08016210
 801199c:	08013b24 	.word	0x08013b24
 80119a0:	08016204 	.word	0x08016204
 80119a4:	2000e200 	.word	0x2000e200
 80119a8:	08016244 	.word	0x08016244
 80119ac:	08016224 	.word	0x08016224

080119b0 <ip_reass_remove_oldest_datagram>:
{
 80119b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80119b4:	4605      	mov	r5, r0
 80119b6:	460f      	mov	r7, r1
  int pbufs_freed = 0, pbufs_freed_current;
 80119b8:	2600      	movs	r6, #0
    r = reassdatagrams;
 80119ba:	f8df 806c 	ldr.w	r8, [pc, #108]	; 8011a28 <ip_reass_remove_oldest_datagram+0x78>
 80119be:	e026      	b.n	8011a0e <ip_reass_remove_oldest_datagram+0x5e>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80119c0:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80119c4:	699a      	ldr	r2, [r3, #24]
 80119c6:	454a      	cmp	r2, r9
 80119c8:	d10e      	bne.n	80119e8 <ip_reass_remove_oldest_datagram+0x38>
 80119ca:	f8b3 900c 	ldrh.w	r9, [r3, #12]
 80119ce:	88aa      	ldrh	r2, [r5, #4]
 80119d0:	4591      	cmp	r9, r2
 80119d2:	d109      	bne.n	80119e8 <ip_reass_remove_oldest_datagram+0x38>
 80119d4:	e001      	b.n	80119da <ip_reass_remove_oldest_datagram+0x2a>
 80119d6:	4661      	mov	r1, ip
 80119d8:	4618      	mov	r0, r3
      if (r->next != NULL) {
 80119da:	681a      	ldr	r2, [r3, #0]
 80119dc:	469c      	mov	ip, r3
 80119de:	b172      	cbz	r2, 80119fe <ip_reass_remove_oldest_datagram+0x4e>
 80119e0:	4613      	mov	r3, r2
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80119e2:	695a      	ldr	r2, [r3, #20]
 80119e4:	4572      	cmp	r2, lr
 80119e6:	d0eb      	beq.n	80119c0 <ip_reass_remove_oldest_datagram+0x10>
        other_datagrams++;
 80119e8:	3401      	adds	r4, #1
        if (oldest == NULL) {
 80119ea:	2800      	cmp	r0, #0
 80119ec:	d0f3      	beq.n	80119d6 <ip_reass_remove_oldest_datagram+0x26>
        } else if (r->timer <= oldest->timer) {
 80119ee:	f893 901f 	ldrb.w	r9, [r3, #31]
 80119f2:	7fc2      	ldrb	r2, [r0, #31]
 80119f4:	4591      	cmp	r9, r2
 80119f6:	d8f0      	bhi.n	80119da <ip_reass_remove_oldest_datagram+0x2a>
 80119f8:	4661      	mov	r1, ip
 80119fa:	4618      	mov	r0, r3
 80119fc:	e7ed      	b.n	80119da <ip_reass_remove_oldest_datagram+0x2a>
    if (oldest != NULL) {
 80119fe:	b110      	cbz	r0, 8011a06 <ip_reass_remove_oldest_datagram+0x56>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8011a00:	f7ff ff54 	bl	80118ac <ip_reass_free_complete_datagram>
      pbufs_freed += pbufs_freed_current;
 8011a04:	4406      	add	r6, r0
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8011a06:	42be      	cmp	r6, r7
 8011a08:	da0b      	bge.n	8011a22 <ip_reass_remove_oldest_datagram+0x72>
 8011a0a:	2c01      	cmp	r4, #1
 8011a0c:	dd09      	ble.n	8011a22 <ip_reass_remove_oldest_datagram+0x72>
    r = reassdatagrams;
 8011a0e:	f8d8 3000 	ldr.w	r3, [r8]
    while (r != NULL) {
 8011a12:	b133      	cbz	r3, 8011a22 <ip_reass_remove_oldest_datagram+0x72>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8011a14:	f8d5 e00c 	ldr.w	lr, [r5, #12]
    other_datagrams = 0;
 8011a18:	2400      	movs	r4, #0
    oldest_prev = NULL;
 8011a1a:	4621      	mov	r1, r4
    prev = NULL;
 8011a1c:	46a4      	mov	ip, r4
    oldest = NULL;
 8011a1e:	4620      	mov	r0, r4
 8011a20:	e7df      	b.n	80119e2 <ip_reass_remove_oldest_datagram+0x32>
}
 8011a22:	4630      	mov	r0, r6
 8011a24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011a28:	2000e204 	.word	0x2000e204

08011a2c <ip_frag_free_pbuf_custom_ref>:
}

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8011a2c:	b510      	push	{r4, lr}
  LWIP_ASSERT("p != NULL", p != NULL);
 8011a2e:	4604      	mov	r4, r0
 8011a30:	b120      	cbz	r0, 8011a3c <ip_frag_free_pbuf_custom_ref+0x10>
  memp_free(MEMP_FRAG_PBUF, p);
 8011a32:	4621      	mov	r1, r4
 8011a34:	2005      	movs	r0, #5
 8011a36:	f7f9 ff57 	bl	800b8e8 <memp_free>
}
 8011a3a:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("p != NULL", p != NULL);
 8011a3c:	4b03      	ldr	r3, [pc, #12]	; (8011a4c <ip_frag_free_pbuf_custom_ref+0x20>)
 8011a3e:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 8011a42:	4903      	ldr	r1, [pc, #12]	; (8011a50 <ip_frag_free_pbuf_custom_ref+0x24>)
 8011a44:	4803      	ldr	r0, [pc, #12]	; (8011a54 <ip_frag_free_pbuf_custom_ref+0x28>)
 8011a46:	f000 fe83 	bl	8012750 <iprintf>
 8011a4a:	e7f2      	b.n	8011a32 <ip_frag_free_pbuf_custom_ref+0x6>
 8011a4c:	080161ac 	.word	0x080161ac
 8011a50:	08013ebc 	.word	0x08013ebc
 8011a54:	08013b24 	.word	0x08013b24

08011a58 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8011a58:	b510      	push	{r4, lr}
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8011a5a:	4604      	mov	r4, r0
 8011a5c:	b138      	cbz	r0, 8011a6e <ipfrag_free_pbuf_custom+0x16>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
  if (pcr->original != NULL) {
 8011a5e:	6960      	ldr	r0, [r4, #20]
 8011a60:	b108      	cbz	r0, 8011a66 <ipfrag_free_pbuf_custom+0xe>
    pbuf_free(pcr->original);
 8011a62:	f7fa fa01 	bl	800be68 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8011a66:	4620      	mov	r0, r4
 8011a68:	f7ff ffe0 	bl	8011a2c <ip_frag_free_pbuf_custom_ref>
}
 8011a6c:	bd10      	pop	{r4, pc}
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8011a6e:	4b04      	ldr	r3, [pc, #16]	; (8011a80 <ipfrag_free_pbuf_custom+0x28>)
 8011a70:	f240 22ce 	movw	r2, #718	; 0x2ce
 8011a74:	4903      	ldr	r1, [pc, #12]	; (8011a84 <ipfrag_free_pbuf_custom+0x2c>)
 8011a76:	4804      	ldr	r0, [pc, #16]	; (8011a88 <ipfrag_free_pbuf_custom+0x30>)
 8011a78:	f000 fe6a 	bl	8012750 <iprintf>
 8011a7c:	e7ef      	b.n	8011a5e <ipfrag_free_pbuf_custom+0x6>
 8011a7e:	bf00      	nop
 8011a80:	080161ac 	.word	0x080161ac
 8011a84:	08016268 	.word	0x08016268
 8011a88:	08013b24 	.word	0x08013b24

08011a8c <ip_reass_tmr>:
{
 8011a8c:	b538      	push	{r3, r4, r5, lr}
  r = reassdatagrams;
 8011a8e:	4b0a      	ldr	r3, [pc, #40]	; (8011ab8 <ip_reass_tmr+0x2c>)
 8011a90:	6818      	ldr	r0, [r3, #0]
  while (r != NULL) {
 8011a92:	b178      	cbz	r0, 8011ab4 <ip_reass_tmr+0x28>
  struct ip_reassdata *r, *prev = NULL;
 8011a94:	2400      	movs	r4, #0
 8011a96:	e005      	b.n	8011aa4 <ip_reass_tmr+0x18>
      r = r->next;
 8011a98:	6805      	ldr	r5, [r0, #0]
      ip_reass_free_complete_datagram(tmp, prev);
 8011a9a:	4621      	mov	r1, r4
 8011a9c:	f7ff ff06 	bl	80118ac <ip_reass_free_complete_datagram>
      r = r->next;
 8011aa0:	4628      	mov	r0, r5
  while (r != NULL) {
 8011aa2:	b138      	cbz	r0, 8011ab4 <ip_reass_tmr+0x28>
    if (r->timer > 0) {
 8011aa4:	7fc3      	ldrb	r3, [r0, #31]
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d0f6      	beq.n	8011a98 <ip_reass_tmr+0xc>
      r->timer--;
 8011aaa:	3b01      	subs	r3, #1
 8011aac:	77c3      	strb	r3, [r0, #31]
      r = r->next;
 8011aae:	4604      	mov	r4, r0
 8011ab0:	6800      	ldr	r0, [r0, #0]
 8011ab2:	e7f6      	b.n	8011aa2 <ip_reass_tmr+0x16>
}
 8011ab4:	bd38      	pop	{r3, r4, r5, pc}
 8011ab6:	bf00      	nop
 8011ab8:	2000e204 	.word	0x2000e204

08011abc <ip4_reass>:
{
 8011abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ac0:	b083      	sub	sp, #12
 8011ac2:	4605      	mov	r5, r0
  fraghdr = (struct ip_hdr *)p->payload;
 8011ac4:	f8d0 9004 	ldr.w	r9, [r0, #4]
  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8011ac8:	f899 3000 	ldrb.w	r3, [r9]
 8011acc:	f003 030f 	and.w	r3, r3, #15
 8011ad0:	2b05      	cmp	r3, #5
 8011ad2:	d16e      	bne.n	8011bb2 <ip4_reass+0xf6>
  offset = IPH_OFFSET_BYTES(fraghdr);
 8011ad4:	f8b9 0006 	ldrh.w	r0, [r9, #6]
 8011ad8:	f7f9 fbb8 	bl	800b24c <lwip_htons>
 8011adc:	4607      	mov	r7, r0
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8011ade:	f8b9 0002 	ldrh.w	r0, [r9, #2]
 8011ae2:	f7f9 fbb3 	bl	800b24c <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 8011ae6:	f899 3000 	ldrb.w	r3, [r9]
 8011aea:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 8011aee:	009e      	lsls	r6, r3, #2
 8011af0:	ebb0 0f83 	cmp.w	r0, r3, lsl #2
 8011af4:	d35d      	bcc.n	8011bb2 <ip4_reass+0xf6>
  len = (u16_t)(len - hlen);
 8011af6:	1b80      	subs	r0, r0, r6
 8011af8:	b286      	uxth	r6, r0
  clen = pbuf_clen(p);
 8011afa:	4628      	mov	r0, r5
 8011afc:	f7fa fb2c 	bl	800c158 <pbuf_clen>
 8011b00:	4680      	mov	r8, r0
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8011b02:	4bbf      	ldr	r3, [pc, #764]	; (8011e00 <ip4_reass+0x344>)
 8011b04:	881b      	ldrh	r3, [r3, #0]
 8011b06:	4403      	add	r3, r0
 8011b08:	2b0a      	cmp	r3, #10
 8011b0a:	dc07      	bgt.n	8011b1c <ip4_reass+0x60>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8011b0c:	4bbd      	ldr	r3, [pc, #756]	; (8011e04 <ip4_reass+0x348>)
 8011b0e:	681c      	ldr	r4, [r3, #0]
 8011b10:	2c00      	cmp	r4, #0
 8011b12:	f000 81cc 	beq.w	8011eae <ip4_reass+0x3f2>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8011b16:	f8d9 200c 	ldr.w	r2, [r9, #12]
 8011b1a:	e00f      	b.n	8011b3c <ip4_reass+0x80>
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8011b1c:	4601      	mov	r1, r0
 8011b1e:	4648      	mov	r0, r9
 8011b20:	f7ff ff46 	bl	80119b0 <ip_reass_remove_oldest_datagram>
 8011b24:	2800      	cmp	r0, #0
 8011b26:	d044      	beq.n	8011bb2 <ip4_reass+0xf6>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8011b28:	4bb5      	ldr	r3, [pc, #724]	; (8011e00 <ip4_reass+0x344>)
 8011b2a:	881b      	ldrh	r3, [r3, #0]
 8011b2c:	4443      	add	r3, r8
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8011b2e:	2b0a      	cmp	r3, #10
 8011b30:	ddec      	ble.n	8011b0c <ip4_reass+0x50>
 8011b32:	e03e      	b.n	8011bb2 <ip4_reass+0xf6>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8011b34:	6824      	ldr	r4, [r4, #0]
 8011b36:	2c00      	cmp	r4, #0
 8011b38:	f000 81b9 	beq.w	8011eae <ip4_reass+0x3f2>
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8011b3c:	6963      	ldr	r3, [r4, #20]
 8011b3e:	4293      	cmp	r3, r2
 8011b40:	d1f8      	bne.n	8011b34 <ip4_reass+0x78>
 8011b42:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011b46:	69a1      	ldr	r1, [r4, #24]
 8011b48:	4299      	cmp	r1, r3
 8011b4a:	d1f3      	bne.n	8011b34 <ip4_reass+0x78>
 8011b4c:	89a1      	ldrh	r1, [r4, #12]
 8011b4e:	f8b9 3004 	ldrh.w	r3, [r9, #4]
 8011b52:	4299      	cmp	r1, r3
 8011b54:	d1ee      	bne.n	8011b34 <ip4_reass+0x78>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8011b56:	f8b9 0006 	ldrh.w	r0, [r9, #6]
 8011b5a:	f7f9 fb77 	bl	800b24c <lwip_htons>
 8011b5e:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8011b62:	2800      	cmp	r0, #0
 8011b64:	d03b      	beq.n	8011bde <ip4_reass+0x122>
  offset = IPH_OFFSET_BYTES(fraghdr);
 8011b66:	f3c7 070c 	ubfx	r7, r7, #0, #13
 8011b6a:	00ff      	lsls	r7, r7, #3
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8011b6c:	f8b9 9006 	ldrh.w	r9, [r9, #6]
  if (is_last) {
 8011b70:	f019 0920 	ands.w	r9, r9, #32
 8011b74:	d107      	bne.n	8011b86 <ip4_reass+0xca>
    u16_t datagram_len = (u16_t)(offset + len);
 8011b76:	19bb      	adds	r3, r7, r6
 8011b78:	b29b      	uxth	r3, r3
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8011b7a:	429f      	cmp	r7, r3
 8011b7c:	d812      	bhi.n	8011ba4 <ip4_reass+0xe8>
 8011b7e:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8011b82:	4293      	cmp	r3, r2
 8011b84:	d80e      	bhi.n	8011ba4 <ip4_reass+0xe8>
  fraghdr = (struct ip_hdr *)new_p->payload;
 8011b86:	f8d5 a004 	ldr.w	sl, [r5, #4]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8011b8a:	f8ba 0002 	ldrh.w	r0, [sl, #2]
 8011b8e:	f7f9 fb5d 	bl	800b24c <lwip_htons>
  hlen = IPH_HL_BYTES(fraghdr);
 8011b92:	f89a 3000 	ldrb.w	r3, [sl]
 8011b96:	f003 030f 	and.w	r3, r3, #15
  if (hlen > len) {
 8011b9a:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8011b9e:	ebb0 0f83 	cmp.w	r0, r3, lsl #2
 8011ba2:	d233      	bcs.n	8011c0c <ip4_reass+0x150>
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8011ba4:	2c00      	cmp	r4, #0
 8011ba6:	f000 8150 	beq.w	8011e4a <ip4_reass+0x38e>
  if (ipr->p == NULL) {
 8011baa:	6863      	ldr	r3, [r4, #4]
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	f000 8154 	beq.w	8011e5a <ip4_reass+0x39e>
  pbuf_free(p);
 8011bb2:	4628      	mov	r0, r5
 8011bb4:	f7fa f958 	bl	800be68 <pbuf_free>
  return NULL;
 8011bb8:	2600      	movs	r6, #0
}
 8011bba:	4630      	mov	r0, r6
 8011bbc:	b003      	add	sp, #12
 8011bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8011bc2:	4641      	mov	r1, r8
 8011bc4:	4648      	mov	r0, r9
 8011bc6:	f7ff fef3 	bl	80119b0 <ip_reass_remove_oldest_datagram>
 8011bca:	4580      	cmp	r8, r0
 8011bcc:	dcf1      	bgt.n	8011bb2 <ip4_reass+0xf6>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011bce:	2004      	movs	r0, #4
 8011bd0:	f7f9 fe70 	bl	800b8b4 <memp_malloc>
    if (ipr == NULL)
 8011bd4:	4604      	mov	r4, r0
 8011bd6:	2800      	cmp	r0, #0
 8011bd8:	f040 8170 	bne.w	8011ebc <ip4_reass+0x400>
 8011bdc:	e7e9      	b.n	8011bb2 <ip4_reass+0xf6>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8011bde:	89e0      	ldrh	r0, [r4, #14]
 8011be0:	f7f9 fb34 	bl	800b24c <lwip_htons>
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8011be4:	f3c0 000c 	ubfx	r0, r0, #0, #13
 8011be8:	2800      	cmp	r0, #0
 8011bea:	d0bc      	beq.n	8011b66 <ip4_reass+0xaa>
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8011bec:	f8d9 3000 	ldr.w	r3, [r9]
 8011bf0:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8011bf4:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8011bf8:	f8d9 200c 	ldr.w	r2, [r9, #12]
 8011bfc:	60a3      	str	r3, [r4, #8]
 8011bfe:	60e0      	str	r0, [r4, #12]
 8011c00:	6121      	str	r1, [r4, #16]
 8011c02:	6162      	str	r2, [r4, #20]
 8011c04:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011c08:	61a3      	str	r3, [r4, #24]
 8011c0a:	e7ac      	b.n	8011b66 <ip4_reass+0xaa>
  len = (u16_t)(len - hlen);
 8011c0c:	eba0 000b 	sub.w	r0, r0, fp
 8011c10:	fa1f fb80 	uxth.w	fp, r0
  offset = IPH_OFFSET_BYTES(fraghdr);
 8011c14:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 8011c18:	f7f9 fb18 	bl	800b24c <lwip_htons>
 8011c1c:	f3c0 020c 	ubfx	r2, r0, #0, #13
 8011c20:	00d2      	lsls	r2, r2, #3
  iprh = (struct ip_reass_helper *)new_p->payload;
 8011c22:	f8d5 a004 	ldr.w	sl, [r5, #4]
  iprh->next_pbuf = NULL;
 8011c26:	2300      	movs	r3, #0
 8011c28:	f88a 3000 	strb.w	r3, [sl]
 8011c2c:	f88a 3001 	strb.w	r3, [sl, #1]
 8011c30:	f88a 3002 	strb.w	r3, [sl, #2]
 8011c34:	f88a 3003 	strb.w	r3, [sl, #3]
  iprh->start = offset;
 8011c38:	f8aa 2004 	strh.w	r2, [sl, #4]
  iprh->end = (u16_t)(offset + len);
 8011c3c:	4493      	add	fp, r2
 8011c3e:	fa1f f38b 	uxth.w	r3, fp
 8011c42:	9301      	str	r3, [sp, #4]
 8011c44:	f8aa b006 	strh.w	fp, [sl, #6]
  if (iprh->end < offset) {
 8011c48:	429a      	cmp	r2, r3
 8011c4a:	d8ab      	bhi.n	8011ba4 <ip4_reass+0xe8>
  for (q = ipr->p; q != NULL;) {
 8011c4c:	6860      	ldr	r0, [r4, #4]
 8011c4e:	2800      	cmp	r0, #0
 8011c50:	f000 8113 	beq.w	8011e7a <ip4_reass+0x3be>
  int valid = 1;
 8011c54:	f04f 0e01 	mov.w	lr, #1
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8011c58:	2300      	movs	r3, #0
 8011c5a:	e030      	b.n	8011cbe <ip4_reass+0x202>
      iprh->next_pbuf = q;
 8011c5c:	f8ca 0000 	str.w	r0, [sl]
      if (iprh_prev != NULL) {
 8011c60:	f1bc 0f00 	cmp.w	ip, #0
 8011c64:	d020      	beq.n	8011ca8 <ip4_reass+0x1ec>
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8011c66:	f8bc 1006 	ldrh.w	r1, [ip, #6]
 8011c6a:	428a      	cmp	r2, r1
 8011c6c:	d39d      	bcc.n	8011baa <ip4_reass+0xee>
 8011c6e:	889b      	ldrh	r3, [r3, #4]
 8011c70:	9a01      	ldr	r2, [sp, #4]
 8011c72:	4293      	cmp	r3, r2
 8011c74:	d399      	bcc.n	8011baa <ip4_reass+0xee>
        iprh_prev->next_pbuf = new_p;
 8011c76:	f8cc 5000 	str.w	r5, [ip]
        if (iprh_prev->end != iprh->start) {
 8011c7a:	f8ba 3004 	ldrh.w	r3, [sl, #4]
          valid = 0;
 8011c7e:	428b      	cmp	r3, r1
 8011c80:	bf18      	it	ne
 8011c82:	f04f 0e00 	movne.w	lr, #0
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011c86:	f1b9 0f00 	cmp.w	r9, #0
 8011c8a:	d02f      	beq.n	8011cec <ip4_reass+0x230>
 8011c8c:	7fa3      	ldrb	r3, [r4, #30]
 8011c8e:	f013 0f01 	tst.w	r3, #1
 8011c92:	d12b      	bne.n	8011cec <ip4_reass+0x230>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011c94:	4a5a      	ldr	r2, [pc, #360]	; (8011e00 <ip4_reass+0x344>)
 8011c96:	8813      	ldrh	r3, [r2, #0]
 8011c98:	4498      	add	r8, r3
 8011c9a:	f8a2 8000 	strh.w	r8, [r2]
  if (is_last) {
 8011c9e:	f1b9 0f00 	cmp.w	r9, #0
 8011ca2:	d074      	beq.n	8011d8e <ip4_reass+0x2d2>
  return NULL;
 8011ca4:	2600      	movs	r6, #0
 8011ca6:	e788      	b.n	8011bba <ip4_reass+0xfe>
        if (iprh->end > iprh_tmp->start) {
 8011ca8:	889b      	ldrh	r3, [r3, #4]
 8011caa:	9a01      	ldr	r2, [sp, #4]
 8011cac:	4293      	cmp	r3, r2
 8011cae:	f4ff af7c 	bcc.w	8011baa <ip4_reass+0xee>
        ipr->p = new_p;
 8011cb2:	6065      	str	r5, [r4, #4]
 8011cb4:	e7e7      	b.n	8011c86 <ip4_reass+0x1ca>
    q = iprh_tmp->next_pbuf;
 8011cb6:	6818      	ldr	r0, [r3, #0]
  for (q = ipr->p; q != NULL;) {
 8011cb8:	2800      	cmp	r0, #0
 8011cba:	f000 80e6 	beq.w	8011e8a <ip4_reass+0x3ce>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8011cbe:	469c      	mov	ip, r3
 8011cc0:	6843      	ldr	r3, [r0, #4]
    if (iprh->start < iprh_tmp->start) {
 8011cc2:	8899      	ldrh	r1, [r3, #4]
 8011cc4:	428a      	cmp	r2, r1
 8011cc6:	d3c9      	bcc.n	8011c5c <ip4_reass+0x1a0>
    } else if (iprh->start == iprh_tmp->start) {
 8011cc8:	428a      	cmp	r2, r1
 8011cca:	f43f af6e 	beq.w	8011baa <ip4_reass+0xee>
    } else if (iprh->start < iprh_tmp->end) {
 8011cce:	f8b3 b006 	ldrh.w	fp, [r3, #6]
 8011cd2:	455a      	cmp	r2, fp
 8011cd4:	f4ff af69 	bcc.w	8011baa <ip4_reass+0xee>
      if (iprh_prev != NULL) {
 8011cd8:	f1bc 0f00 	cmp.w	ip, #0
 8011cdc:	d0eb      	beq.n	8011cb6 <ip4_reass+0x1fa>
        if (iprh_prev->end != iprh_tmp->start) {
 8011cde:	f8bc 0006 	ldrh.w	r0, [ip, #6]
          valid = 0;
 8011ce2:	4288      	cmp	r0, r1
 8011ce4:	bf18      	it	ne
 8011ce6:	f04f 0e00 	movne.w	lr, #0
 8011cea:	e7e4      	b.n	8011cb6 <ip4_reass+0x1fa>
    if (valid) {
 8011cec:	f1be 0f00 	cmp.w	lr, #0
 8011cf0:	d02f      	beq.n	8011d52 <ip4_reass+0x296>
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8011cf2:	6863      	ldr	r3, [r4, #4]
 8011cf4:	b343      	cbz	r3, 8011d48 <ip4_reass+0x28c>
 8011cf6:	6859      	ldr	r1, [r3, #4]
 8011cf8:	888b      	ldrh	r3, [r1, #4]
 8011cfa:	bb43      	cbnz	r3, 8011d4e <ip4_reass+0x292>
        q = iprh->next_pbuf;
 8011cfc:	f8da 3000 	ldr.w	r3, [sl]
        while (q != NULL) {
 8011d00:	b15b      	cbz	r3, 8011d1a <ip4_reass+0x25e>
          iprh = (struct ip_reass_helper *)q->payload;
 8011d02:	4652      	mov	r2, sl
 8011d04:	f8d3 a004 	ldr.w	sl, [r3, #4]
          if (iprh_prev->end != iprh->start) {
 8011d08:	88d2      	ldrh	r2, [r2, #6]
 8011d0a:	f8ba 3004 	ldrh.w	r3, [sl, #4]
 8011d0e:	429a      	cmp	r2, r3
 8011d10:	d134      	bne.n	8011d7c <ip4_reass+0x2c0>
          q = iprh->next_pbuf;
 8011d12:	f8da 3000 	ldr.w	r3, [sl]
        while (q != NULL) {
 8011d16:	2b00      	cmp	r3, #0
 8011d18:	d1f3      	bne.n	8011d02 <ip4_reass+0x246>
          LWIP_ASSERT("sanity check",
 8011d1a:	458a      	cmp	sl, r1
 8011d1c:	f040 80ec 	bne.w	8011ef8 <ip4_reass+0x43c>
 8011d20:	4b39      	ldr	r3, [pc, #228]	; (8011e08 <ip4_reass+0x34c>)
 8011d22:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8011d26:	4939      	ldr	r1, [pc, #228]	; (8011e0c <ip4_reass+0x350>)
 8011d28:	4839      	ldr	r0, [pc, #228]	; (8011e10 <ip4_reass+0x354>)
 8011d2a:	f000 fd11 	bl	8012750 <iprintf>
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8011d2e:	f8da 3000 	ldr.w	r3, [sl]
 8011d32:	b333      	cbz	r3, 8011d82 <ip4_reass+0x2c6>
 8011d34:	4b34      	ldr	r3, [pc, #208]	; (8011e08 <ip4_reass+0x34c>)
 8011d36:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 8011d3a:	4936      	ldr	r1, [pc, #216]	; (8011e14 <ip4_reass+0x358>)
 8011d3c:	4834      	ldr	r0, [pc, #208]	; (8011e10 <ip4_reass+0x354>)
 8011d3e:	f000 fd07 	bl	8012750 <iprintf>
 8011d42:	f04f 0e01 	mov.w	lr, #1
 8011d46:	e004      	b.n	8011d52 <ip4_reass+0x296>
        valid = 0;
 8011d48:	f04f 0e00 	mov.w	lr, #0
 8011d4c:	e001      	b.n	8011d52 <ip4_reass+0x296>
 8011d4e:	f04f 0e00 	mov.w	lr, #0
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8011d52:	f1be 0100 	subs.w	r1, lr, #0
 8011d56:	bf18      	it	ne
 8011d58:	2101      	movne	r1, #1
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8011d5a:	4a29      	ldr	r2, [pc, #164]	; (8011e00 <ip4_reass+0x344>)
 8011d5c:	8813      	ldrh	r3, [r2, #0]
 8011d5e:	4498      	add	r8, r3
 8011d60:	f8a2 8000 	strh.w	r8, [r2]
  if (is_last) {
 8011d64:	f1b9 0f00 	cmp.w	r9, #0
 8011d68:	d105      	bne.n	8011d76 <ip4_reass+0x2ba>
    u16_t datagram_len = (u16_t)(offset + len);
 8011d6a:	443e      	add	r6, r7
    ipr->datagram_len = datagram_len;
 8011d6c:	83a6      	strh	r6, [r4, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8011d6e:	7fa3      	ldrb	r3, [r4, #30]
 8011d70:	f043 0301 	orr.w	r3, r3, #1
 8011d74:	77a3      	strb	r3, [r4, #30]
  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8011d76:	b961      	cbnz	r1, 8011d92 <ip4_reass+0x2d6>
  return NULL;
 8011d78:	2600      	movs	r6, #0
 8011d7a:	e71e      	b.n	8011bba <ip4_reass+0xfe>
 8011d7c:	f04f 0e00 	mov.w	lr, #0
 8011d80:	e7e7      	b.n	8011d52 <ip4_reass+0x296>
 8011d82:	f04f 0e01 	mov.w	lr, #1
 8011d86:	e7e4      	b.n	8011d52 <ip4_reass+0x296>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011d88:	f04f 0e00 	mov.w	lr, #0
 8011d8c:	e7e1      	b.n	8011d52 <ip4_reass+0x296>
  if (is_last) {
 8011d8e:	2100      	movs	r1, #0
 8011d90:	e7eb      	b.n	8011d6a <ip4_reass+0x2ae>
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8011d92:	8ba0      	ldrh	r0, [r4, #28]
 8011d94:	3014      	adds	r0, #20
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8011d96:	6863      	ldr	r3, [r4, #4]
 8011d98:	685e      	ldr	r6, [r3, #4]
 8011d9a:	6835      	ldr	r5, [r6, #0]
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8011d9c:	4623      	mov	r3, r4
 8011d9e:	f853 2f08 	ldr.w	r2, [r3, #8]!
 8011da2:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8011da6:	689f      	ldr	r7, [r3, #8]
 8011da8:	68d9      	ldr	r1, [r3, #12]
 8011daa:	6032      	str	r2, [r6, #0]
 8011dac:	f8c6 c004 	str.w	ip, [r6, #4]
 8011db0:	60b7      	str	r7, [r6, #8]
 8011db2:	60f1      	str	r1, [r6, #12]
 8011db4:	691a      	ldr	r2, [r3, #16]
 8011db6:	6132      	str	r2, [r6, #16]
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8011db8:	b280      	uxth	r0, r0
 8011dba:	f7f9 fa47 	bl	800b24c <lwip_htons>
 8011dbe:	8070      	strh	r0, [r6, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8011dc0:	2300      	movs	r3, #0
 8011dc2:	71b3      	strb	r3, [r6, #6]
 8011dc4:	71f3      	strb	r3, [r6, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8011dc6:	72b3      	strb	r3, [r6, #10]
 8011dc8:	72f3      	strb	r3, [r6, #11]
    p = ipr->p;
 8011dca:	6866      	ldr	r6, [r4, #4]
    while (r != NULL) {
 8011dcc:	b16d      	cbz	r5, 8011dea <ip4_reass+0x32e>
      pbuf_remove_header(r, IP_HLEN);
 8011dce:	f04f 0814 	mov.w	r8, #20
      iprh = (struct ip_reass_helper *)r->payload;
 8011dd2:	686f      	ldr	r7, [r5, #4]
      pbuf_remove_header(r, IP_HLEN);
 8011dd4:	4641      	mov	r1, r8
 8011dd6:	4628      	mov	r0, r5
 8011dd8:	f7fa f806 	bl	800bde8 <pbuf_remove_header>
      pbuf_cat(p, r);
 8011ddc:	4629      	mov	r1, r5
 8011dde:	4630      	mov	r0, r6
 8011de0:	f7fa f9e2 	bl	800c1a8 <pbuf_cat>
      r = iprh->next_pbuf;
 8011de4:	683d      	ldr	r5, [r7, #0]
    while (r != NULL) {
 8011de6:	2d00      	cmp	r5, #0
 8011de8:	d1f3      	bne.n	8011dd2 <ip4_reass+0x316>
    if (ipr == reassdatagrams) {
 8011dea:	4b06      	ldr	r3, [pc, #24]	; (8011e04 <ip4_reass+0x348>)
 8011dec:	6819      	ldr	r1, [r3, #0]
 8011dee:	42a1      	cmp	r1, r4
 8011df0:	d012      	beq.n	8011e18 <ip4_reass+0x35c>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8011df2:	b191      	cbz	r1, 8011e1a <ip4_reass+0x35e>
        if (ipr_prev->next == ipr) {
 8011df4:	680b      	ldr	r3, [r1, #0]
 8011df6:	42a3      	cmp	r3, r4
 8011df8:	d00f      	beq.n	8011e1a <ip4_reass+0x35e>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8011dfa:	4619      	mov	r1, r3
 8011dfc:	e7f9      	b.n	8011df2 <ip4_reass+0x336>
 8011dfe:	bf00      	nop
 8011e00:	2000e200 	.word	0x2000e200
 8011e04:	2000e204 	.word	0x2000e204
 8011e08:	080161ac 	.word	0x080161ac
 8011e0c:	08016274 	.word	0x08016274
 8011e10:	08013b24 	.word	0x08013b24
 8011e14:	08016284 	.word	0x08016284
      ipr_prev = NULL;
 8011e18:	2100      	movs	r1, #0
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8011e1a:	4620      	mov	r0, r4
 8011e1c:	f7ff fd22 	bl	8011864 <ip_reass_dequeue_datagram>
    clen = pbuf_clen(p);
 8011e20:	4630      	mov	r0, r6
 8011e22:	f7fa f999 	bl	800c158 <pbuf_clen>
 8011e26:	4604      	mov	r4, r0
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8011e28:	4b35      	ldr	r3, [pc, #212]	; (8011f00 <ip4_reass+0x444>)
 8011e2a:	881b      	ldrh	r3, [r3, #0]
 8011e2c:	4283      	cmp	r3, r0
 8011e2e:	d304      	bcc.n	8011e3a <ip4_reass+0x37e>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8011e30:	4a33      	ldr	r2, [pc, #204]	; (8011f00 <ip4_reass+0x444>)
 8011e32:	8813      	ldrh	r3, [r2, #0]
 8011e34:	1b1c      	subs	r4, r3, r4
 8011e36:	8014      	strh	r4, [r2, #0]
    return p;
 8011e38:	e6bf      	b.n	8011bba <ip4_reass+0xfe>
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8011e3a:	4b32      	ldr	r3, [pc, #200]	; (8011f04 <ip4_reass+0x448>)
 8011e3c:	f240 229b 	movw	r2, #667	; 0x29b
 8011e40:	4931      	ldr	r1, [pc, #196]	; (8011f08 <ip4_reass+0x44c>)
 8011e42:	4832      	ldr	r0, [pc, #200]	; (8011f0c <ip4_reass+0x450>)
 8011e44:	f000 fc84 	bl	8012750 <iprintf>
 8011e48:	e7f2      	b.n	8011e30 <ip4_reass+0x374>
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8011e4a:	4b2e      	ldr	r3, [pc, #184]	; (8011f04 <ip4_reass+0x448>)
 8011e4c:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 8011e50:	492f      	ldr	r1, [pc, #188]	; (8011f10 <ip4_reass+0x454>)
 8011e52:	482e      	ldr	r0, [pc, #184]	; (8011f0c <ip4_reass+0x450>)
 8011e54:	f000 fc7c 	bl	8012750 <iprintf>
 8011e58:	e6a7      	b.n	8011baa <ip4_reass+0xee>
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8011e5a:	4b2e      	ldr	r3, [pc, #184]	; (8011f14 <ip4_reass+0x458>)
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	42a3      	cmp	r3, r4
 8011e60:	d006      	beq.n	8011e70 <ip4_reass+0x3b4>
 8011e62:	4b28      	ldr	r3, [pc, #160]	; (8011f04 <ip4_reass+0x448>)
 8011e64:	f240 22ab 	movw	r2, #683	; 0x2ab
 8011e68:	492b      	ldr	r1, [pc, #172]	; (8011f18 <ip4_reass+0x45c>)
 8011e6a:	4828      	ldr	r0, [pc, #160]	; (8011f0c <ip4_reass+0x450>)
 8011e6c:	f000 fc70 	bl	8012750 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8011e70:	2100      	movs	r1, #0
 8011e72:	4620      	mov	r0, r4
 8011e74:	f7ff fcf6 	bl	8011864 <ip_reass_dequeue_datagram>
 8011e78:	e69b      	b.n	8011bb2 <ip4_reass+0xf6>
      ipr->p = new_p;
 8011e7a:	6065      	str	r5, [r4, #4]
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011e7c:	f1b9 0f00 	cmp.w	r9, #0
 8011e80:	f43f af37 	beq.w	8011cf2 <ip4_reass+0x236>
  int valid = 1;
 8011e84:	f04f 0e01 	mov.w	lr, #1
 8011e88:	e700      	b.n	8011c8c <ip4_reass+0x1d0>
      iprh_prev->next_pbuf = new_p;
 8011e8a:	601d      	str	r5, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8011e8c:	f8ba 3004 	ldrh.w	r3, [sl, #4]
 8011e90:	455b      	cmp	r3, fp
 8011e92:	f43f aef8 	beq.w	8011c86 <ip4_reass+0x1ca>
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8011e96:	f1b9 0f00 	cmp.w	r9, #0
 8011e9a:	f43f af75 	beq.w	8011d88 <ip4_reass+0x2cc>
 8011e9e:	7fa3      	ldrb	r3, [r4, #30]
 8011ea0:	f013 0f01 	tst.w	r3, #1
 8011ea4:	f43f aef6 	beq.w	8011c94 <ip4_reass+0x1d8>
 8011ea8:	f04f 0e00 	mov.w	lr, #0
 8011eac:	e751      	b.n	8011d52 <ip4_reass+0x296>
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8011eae:	2004      	movs	r0, #4
 8011eb0:	f7f9 fd00 	bl	800b8b4 <memp_malloc>
  if (ipr == NULL) {
 8011eb4:	4604      	mov	r4, r0
 8011eb6:	2800      	cmp	r0, #0
 8011eb8:	f43f ae83 	beq.w	8011bc2 <ip4_reass+0x106>
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8011ebc:	2300      	movs	r3, #0
 8011ebe:	6063      	str	r3, [r4, #4]
 8011ec0:	60a3      	str	r3, [r4, #8]
 8011ec2:	60e3      	str	r3, [r4, #12]
 8011ec4:	6123      	str	r3, [r4, #16]
 8011ec6:	6163      	str	r3, [r4, #20]
 8011ec8:	61a3      	str	r3, [r4, #24]
 8011eca:	61e3      	str	r3, [r4, #28]
  ipr->timer = IP_REASS_MAXAGE;
 8011ecc:	230f      	movs	r3, #15
 8011ece:	77e3      	strb	r3, [r4, #31]
  ipr->next = reassdatagrams;
 8011ed0:	4b10      	ldr	r3, [pc, #64]	; (8011f14 <ip4_reass+0x458>)
 8011ed2:	681a      	ldr	r2, [r3, #0]
 8011ed4:	6022      	str	r2, [r4, #0]
  reassdatagrams = ipr;
 8011ed6:	601c      	str	r4, [r3, #0]
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8011ed8:	f8d9 3000 	ldr.w	r3, [r9]
 8011edc:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8011ee0:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8011ee4:	f8d9 200c 	ldr.w	r2, [r9, #12]
 8011ee8:	60a3      	str	r3, [r4, #8]
 8011eea:	60e0      	str	r0, [r4, #12]
 8011eec:	6121      	str	r1, [r4, #16]
 8011eee:	6162      	str	r2, [r4, #20]
 8011ef0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011ef4:	61a3      	str	r3, [r4, #24]
    if (ipr == NULL) {
 8011ef6:	e636      	b.n	8011b66 <ip4_reass+0xaa>
          LWIP_ASSERT("sanity check",
 8011ef8:	f04f 0e01 	mov.w	lr, #1
 8011efc:	e729      	b.n	8011d52 <ip4_reass+0x296>
 8011efe:	bf00      	nop
 8011f00:	2000e200 	.word	0x2000e200
 8011f04:	080161ac 	.word	0x080161ac
 8011f08:	080162a8 	.word	0x080162a8
 8011f0c:	08013b24 	.word	0x08013b24
 8011f10:	080162c4 	.word	0x080162c4
 8011f14:	2000e204 	.word	0x2000e204
 8011f18:	080162d0 	.word	0x080162d0

08011f1c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8011f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f20:	b08d      	sub	sp, #52	; 0x34
 8011f22:	4605      	mov	r5, r0
 8011f24:	9107      	str	r1, [sp, #28]
 8011f26:	920a      	str	r2, [sp, #40]	; 0x28
  u16_t newpbuflen = 0;
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8011f28:	8c8b      	ldrh	r3, [r1, #36]	; 0x24
 8011f2a:	3b14      	subs	r3, #20
 8011f2c:	bf48      	it	mi
 8011f2e:	3307      	addmi	r3, #7
 8011f30:	f3c3 03cf 	ubfx	r3, r3, #3, #16
 8011f34:	9306      	str	r3, [sp, #24]
  int last;
  u16_t poff = IP_HLEN;
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8011f36:	f8d0 a004 	ldr.w	sl, [r0, #4]
  iphdr = original_iphdr;
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8011f3a:	f89a 3000 	ldrb.w	r3, [sl]
 8011f3e:	f003 030f 	and.w	r3, r3, #15
 8011f42:	2b05      	cmp	r3, #5
 8011f44:	f040 80db 	bne.w	80120fe <ip4_frag+0x1e2>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8011f48:	8943      	ldrh	r3, [r0, #10]
 8011f4a:	2b13      	cmp	r3, #19
 8011f4c:	d943      	bls.n	8011fd6 <ip4_frag+0xba>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8011f4e:	f8ba 0006 	ldrh.w	r0, [sl, #6]
 8011f52:	f7f9 f97b 	bl	800b24c <lwip_htons>
  ofo = tmp & IP_OFFMASK;
 8011f56:	f3c0 030c 	ubfx	r3, r0, #0, #13
 8011f5a:	9305      	str	r3, [sp, #20]
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8011f5c:	f400 5300 	and.w	r3, r0, #8192	; 0x2000
 8011f60:	930b      	str	r3, [sp, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8011f62:	892b      	ldrh	r3, [r5, #8]
 8011f64:	3b14      	subs	r3, #20
 8011f66:	b29b      	uxth	r3, r3
 8011f68:	9303      	str	r3, [sp, #12]

  while (left) {
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	f000 80ca 	beq.w	8012104 <ip4_frag+0x1e8>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8011f70:	9b06      	ldr	r3, [sp, #24]
 8011f72:	00db      	lsls	r3, r3, #3
 8011f74:	b29b      	uxth	r3, r3
 8011f76:	9308      	str	r3, [sp, #32]
  u16_t poff = IP_HLEN;
 8011f78:	f04f 0914 	mov.w	r9, #20
  u16_t newpbuflen = 0;
 8011f7c:	2400      	movs	r4, #0
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8011f7e:	9b08      	ldr	r3, [sp, #32]
 8011f80:	9a03      	ldr	r2, [sp, #12]
 8011f82:	4293      	cmp	r3, r2
 8011f84:	bf28      	it	cs
 8011f86:	4613      	movcs	r3, r2
 8011f88:	9304      	str	r3, [sp, #16]
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8011f8a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8011f8e:	2114      	movs	r1, #20
 8011f90:	200e      	movs	r0, #14
 8011f92:	f7f9 ffd9 	bl	800bf48 <pbuf_alloc>
    if (rambuf == NULL) {
 8011f96:	4683      	mov	fp, r0
 8011f98:	2800      	cmp	r0, #0
 8011f9a:	f000 80b5 	beq.w	8012108 <ip4_frag+0x1ec>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8011f9e:	8943      	ldrh	r3, [r0, #10]
 8011fa0:	2b13      	cmp	r3, #19
 8011fa2:	d922      	bls.n	8011fea <ip4_frag+0xce>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8011fa4:	f8db 3004 	ldr.w	r3, [fp, #4]
 8011fa8:	f8da 2000 	ldr.w	r2, [sl]
 8011fac:	f8da 6004 	ldr.w	r6, [sl, #4]
 8011fb0:	f8da 0008 	ldr.w	r0, [sl, #8]
 8011fb4:	f8da 100c 	ldr.w	r1, [sl, #12]
 8011fb8:	601a      	str	r2, [r3, #0]
 8011fba:	605e      	str	r6, [r3, #4]
 8011fbc:	6098      	str	r0, [r3, #8]
 8011fbe:	60d9      	str	r1, [r3, #12]
 8011fc0:	f8da 2010 	ldr.w	r2, [sl, #16]
 8011fc4:	611a      	str	r2, [r3, #16]
    iphdr = (struct ip_hdr *)rambuf->payload;
 8011fc6:	f8db 3004 	ldr.w	r3, [fp, #4]
 8011fca:	9309      	str	r3, [sp, #36]	; 0x24

    left_to_copy = fragsize;
    while (left_to_copy) {
 8011fcc:	9b04      	ldr	r3, [sp, #16]
 8011fce:	2b00      	cmp	r3, #0
 8011fd0:	d04e      	beq.n	8012070 <ip4_frag+0x154>
    left_to_copy = fragsize;
 8011fd2:	461e      	mov	r6, r3
 8011fd4:	e01d      	b.n	8012012 <ip4_frag+0xf6>
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8011fd6:	4b4e      	ldr	r3, [pc, #312]	; (8012110 <ip4_frag+0x1f4>)
 8011fd8:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 8011fdc:	494d      	ldr	r1, [pc, #308]	; (8012114 <ip4_frag+0x1f8>)
 8011fde:	484e      	ldr	r0, [pc, #312]	; (8012118 <ip4_frag+0x1fc>)
 8011fe0:	f000 fbb6 	bl	8012750 <iprintf>
 8011fe4:	f06f 0005 	mvn.w	r0, #5
 8011fe8:	e07a      	b.n	80120e0 <ip4_frag+0x1c4>
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8011fea:	4b49      	ldr	r3, [pc, #292]	; (8012110 <ip4_frag+0x1f4>)
 8011fec:	f44f 7249 	mov.w	r2, #804	; 0x324
 8011ff0:	494a      	ldr	r1, [pc, #296]	; (801211c <ip4_frag+0x200>)
 8011ff2:	4849      	ldr	r0, [pc, #292]	; (8012118 <ip4_frag+0x1fc>)
 8011ff4:	f000 fbac 	bl	8012750 <iprintf>
 8011ff8:	e7d4      	b.n	8011fa4 <ip4_frag+0x88>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8011ffa:	4b45      	ldr	r3, [pc, #276]	; (8012110 <ip4_frag+0x1f4>)
 8011ffc:	f240 322d 	movw	r2, #813	; 0x32d
 8012000:	4947      	ldr	r1, [pc, #284]	; (8012120 <ip4_frag+0x204>)
 8012002:	4845      	ldr	r0, [pc, #276]	; (8012118 <ip4_frag+0x1fc>)
 8012004:	f000 fba4 	bl	8012750 <iprintf>
 8012008:	e009      	b.n	801201e <ip4_frag+0x102>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
        poff = 0;
        p = p->next;
 801200a:	682d      	ldr	r5, [r5, #0]
    while (left_to_copy) {
 801200c:	b376      	cbz	r6, 801206c <ip4_frag+0x150>
  u16_t newpbuflen = 0;
 801200e:	f04f 0900 	mov.w	r9, #0
      u16_t plen = (u16_t)(p->len - poff);
 8012012:	896b      	ldrh	r3, [r5, #10]
 8012014:	eba3 0409 	sub.w	r4, r3, r9
 8012018:	b2a4      	uxth	r4, r4
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801201a:	454b      	cmp	r3, r9
 801201c:	d3ed      	bcc.n	8011ffa <ip4_frag+0xde>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801201e:	42b4      	cmp	r4, r6
 8012020:	bf28      	it	cs
 8012022:	4634      	movcs	r4, r6
      if (!newpbuflen) {
 8012024:	2c00      	cmp	r4, #0
 8012026:	d0f0      	beq.n	801200a <ip4_frag+0xee>
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8012028:	2005      	movs	r0, #5
 801202a:	f7f9 fc43 	bl	800b8b4 <memp_malloc>
        continue;
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
      if (pcr == NULL) {
 801202e:	4607      	mov	r7, r0
 8012030:	2800      	cmp	r0, #0
 8012032:	d050      	beq.n	80120d6 <ip4_frag+0x1ba>
        pbuf_free(rambuf);
        goto memerr;
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8012034:	9401      	str	r4, [sp, #4]
 8012036:	686b      	ldr	r3, [r5, #4]
 8012038:	444b      	add	r3, r9
 801203a:	9300      	str	r3, [sp, #0]
 801203c:	4603      	mov	r3, r0
 801203e:	2241      	movs	r2, #65	; 0x41
 8012040:	4621      	mov	r1, r4
 8012042:	2000      	movs	r0, #0
 8012044:	f7f9 feae 	bl	800bda4 <pbuf_alloced_custom>
                                    (u8_t *)p->payload + poff, newpbuflen);
      if (newpbuf == NULL) {
 8012048:	4680      	mov	r8, r0
 801204a:	2800      	cmp	r0, #0
 801204c:	d04b      	beq.n	80120e6 <ip4_frag+0x1ca>
        ip_frag_free_pbuf_custom_ref(pcr);
        pbuf_free(rambuf);
        goto memerr;
      }
      pbuf_ref(p);
 801204e:	4628      	mov	r0, r5
 8012050:	f7fa f88e 	bl	800c170 <pbuf_ref>
      pcr->original = p;
 8012054:	617d      	str	r5, [r7, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8012056:	4b33      	ldr	r3, [pc, #204]	; (8012124 <ip4_frag+0x208>)
 8012058:	613b      	str	r3, [r7, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801205a:	4641      	mov	r1, r8
 801205c:	4658      	mov	r0, fp
 801205e:	f7fa f8a3 	bl	800c1a8 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8012062:	1b36      	subs	r6, r6, r4
 8012064:	b2b6      	uxth	r6, r6
      if (left_to_copy) {
 8012066:	b11e      	cbz	r6, 8012070 <ip4_frag+0x154>
        poff = 0;
        p = p->next;
 8012068:	682d      	ldr	r5, [r5, #0]
    while (left_to_copy) {
 801206a:	e7d0      	b.n	801200e <ip4_frag+0xf2>
        poff = 0;
 801206c:	46b1      	mov	r9, r6
 801206e:	4634      	mov	r4, r6
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8012070:	44a1      	add	r9, r4
 8012072:	fa1f f989 	uxth.w	r9, r9

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8012076:	9b05      	ldr	r3, [sp, #20]
 8012078:	f3c3 000c 	ubfx	r0, r3, #0, #13
    last = (left <= netif->mtu - IP_HLEN);
 801207c:	9b07      	ldr	r3, [sp, #28]
 801207e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8012080:	3b13      	subs	r3, #19
    if (!last || mf_set) {
 8012082:	9a03      	ldr	r2, [sp, #12]
 8012084:	4293      	cmp	r3, r2
 8012086:	dd37      	ble.n	80120f8 <ip4_frag+0x1dc>
 8012088:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801208a:	2b00      	cmp	r3, #0
 801208c:	d134      	bne.n	80120f8 <ip4_frag+0x1dc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801208e:	f7f9 f8dd 	bl	800b24c <lwip_htons>
 8012092:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8012094:	80f0      	strh	r0, [r6, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8012096:	9f04      	ldr	r7, [sp, #16]
 8012098:	f107 0014 	add.w	r0, r7, #20
 801209c:	b280      	uxth	r0, r0
 801209e:	f7f9 f8d5 	bl	800b24c <lwip_htons>
 80120a2:	8070      	strh	r0, [r6, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 80120a4:	2300      	movs	r3, #0
 80120a6:	72b3      	strb	r3, [r6, #10]
 80120a8:	72f3      	strb	r3, [r6, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 80120aa:	9807      	ldr	r0, [sp, #28]
 80120ac:	6943      	ldr	r3, [r0, #20]
 80120ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80120b0:	4659      	mov	r1, fp
 80120b2:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 80120b4:	4658      	mov	r0, fp
 80120b6:	f7f9 fed7 	bl	800be68 <pbuf_free>
    left = (u16_t)(left - fragsize);
 80120ba:	9b03      	ldr	r3, [sp, #12]
 80120bc:	1bdb      	subs	r3, r3, r7
 80120be:	b29a      	uxth	r2, r3
 80120c0:	9203      	str	r2, [sp, #12]
    ofo = (u16_t)(ofo + nfb);
 80120c2:	9b05      	ldr	r3, [sp, #20]
 80120c4:	9906      	ldr	r1, [sp, #24]
 80120c6:	440b      	add	r3, r1
 80120c8:	b29b      	uxth	r3, r3
 80120ca:	9305      	str	r3, [sp, #20]
  while (left) {
 80120cc:	2a00      	cmp	r2, #0
 80120ce:	f47f af56 	bne.w	8011f7e <ip4_frag+0x62>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 80120d2:	2000      	movs	r0, #0
 80120d4:	e004      	b.n	80120e0 <ip4_frag+0x1c4>
        pbuf_free(rambuf);
 80120d6:	4658      	mov	r0, fp
 80120d8:	f7f9 fec6 	bl	800be68 <pbuf_free>
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 80120dc:	f04f 30ff 	mov.w	r0, #4294967295
}
 80120e0:	b00d      	add	sp, #52	; 0x34
 80120e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        ip_frag_free_pbuf_custom_ref(pcr);
 80120e6:	4638      	mov	r0, r7
 80120e8:	f7ff fca0 	bl	8011a2c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80120ec:	4658      	mov	r0, fp
 80120ee:	f7f9 febb 	bl	800be68 <pbuf_free>
  return ERR_MEM;
 80120f2:	f04f 30ff 	mov.w	r0, #4294967295
        goto memerr;
 80120f6:	e7f3      	b.n	80120e0 <ip4_frag+0x1c4>
      tmp = tmp | IP_MF;
 80120f8:	f440 5000 	orr.w	r0, r0, #8192	; 0x2000
 80120fc:	e7c7      	b.n	801208e <ip4_frag+0x172>
    return ERR_VAL;
 80120fe:	f06f 0005 	mvn.w	r0, #5
 8012102:	e7ed      	b.n	80120e0 <ip4_frag+0x1c4>
  return ERR_OK;
 8012104:	2000      	movs	r0, #0
 8012106:	e7eb      	b.n	80120e0 <ip4_frag+0x1c4>
  return ERR_MEM;
 8012108:	f04f 30ff 	mov.w	r0, #4294967295
 801210c:	e7e8      	b.n	80120e0 <ip4_frag+0x1c4>
 801210e:	bf00      	nop
 8012110:	080161ac 	.word	0x080161ac
 8012114:	080162f0 	.word	0x080162f0
 8012118:	08013b24 	.word	0x08013b24
 801211c:	0801630c 	.word	0x0801630c
 8012120:	0801632c 	.word	0x0801632c
 8012124:	08011a59 	.word	0x08011a59

08012128 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8012128:	b570      	push	{r4, r5, r6, lr}
 801212a:	4604      	mov	r4, r0
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801212c:	8943      	ldrh	r3, [r0, #10]
 801212e:	2b0e      	cmp	r3, #14
 8012130:	d91c      	bls.n	801216c <ethernet_input+0x44>
 8012132:	460d      	mov	r5, r1
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8012134:	7bc3      	ldrb	r3, [r0, #15]
 8012136:	b91b      	cbnz	r3, 8012140 <ethernet_input+0x18>
    p->if_idx = netif_get_index(netif);
 8012138:	f891 3030 	ldrb.w	r3, [r1, #48]	; 0x30
 801213c:	3301      	adds	r3, #1
 801213e:	73c3      	strb	r3, [r0, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8012140:	6860      	ldr	r0, [r4, #4]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8012142:	8986      	ldrh	r6, [r0, #12]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8012144:	7803      	ldrb	r3, [r0, #0]
 8012146:	f013 0f01 	tst.w	r3, #1
 801214a:	d00a      	beq.n	8012162 <ethernet_input+0x3a>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801214c:	2b01      	cmp	r3, #1
 801214e:	d012      	beq.n	8012176 <ethernet_input+0x4e>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8012150:	2206      	movs	r2, #6
 8012152:	491e      	ldr	r1, [pc, #120]	; (80121cc <ethernet_input+0xa4>)
 8012154:	f000 fa7d 	bl	8012652 <memcmp>
 8012158:	b918      	cbnz	r0, 8012162 <ethernet_input+0x3a>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801215a:	7b63      	ldrb	r3, [r4, #13]
 801215c:	f043 0308 	orr.w	r3, r3, #8
 8012160:	7363      	strb	r3, [r4, #13]
    }
  }

  switch (type) {
 8012162:	2e08      	cmp	r6, #8
 8012164:	d012      	beq.n	801218c <ethernet_input+0x64>
 8012166:	f5b6 6fc1 	cmp.w	r6, #1544	; 0x608
 801216a:	d01f      	beq.n	80121ac <ethernet_input+0x84>
  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;

free_and_return:
  pbuf_free(p);
 801216c:	4620      	mov	r0, r4
 801216e:	f7f9 fe7b 	bl	800be68 <pbuf_free>
  return ERR_OK;
}
 8012172:	2000      	movs	r0, #0
 8012174:	bd70      	pop	{r4, r5, r6, pc}
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8012176:	7843      	ldrb	r3, [r0, #1]
 8012178:	2b00      	cmp	r3, #0
 801217a:	d1f2      	bne.n	8012162 <ethernet_input+0x3a>
 801217c:	7883      	ldrb	r3, [r0, #2]
 801217e:	2b5e      	cmp	r3, #94	; 0x5e
 8012180:	d1ef      	bne.n	8012162 <ethernet_input+0x3a>
        p->flags |= PBUF_FLAG_LLMCAST;
 8012182:	7b63      	ldrb	r3, [r4, #13]
 8012184:	f043 0310 	orr.w	r3, r3, #16
 8012188:	7363      	strb	r3, [r4, #13]
 801218a:	e7ea      	b.n	8012162 <ethernet_input+0x3a>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801218c:	f895 302d 	ldrb.w	r3, [r5, #45]	; 0x2d
 8012190:	f013 0f08 	tst.w	r3, #8
 8012194:	d0ea      	beq.n	801216c <ethernet_input+0x44>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8012196:	210e      	movs	r1, #14
 8012198:	4620      	mov	r0, r4
 801219a:	f7f9 fe25 	bl	800bde8 <pbuf_remove_header>
 801219e:	2800      	cmp	r0, #0
 80121a0:	d1e4      	bne.n	801216c <ethernet_input+0x44>
        ip4_input(p, netif);
 80121a2:	4629      	mov	r1, r5
 80121a4:	4620      	mov	r0, r4
 80121a6:	f7ff f9d9 	bl	801155c <ip4_input>
      break;
 80121aa:	e7e2      	b.n	8012172 <ethernet_input+0x4a>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 80121ac:	f895 302d 	ldrb.w	r3, [r5, #45]	; 0x2d
 80121b0:	f013 0f08 	tst.w	r3, #8
 80121b4:	d0da      	beq.n	801216c <ethernet_input+0x44>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 80121b6:	210e      	movs	r1, #14
 80121b8:	4620      	mov	r0, r4
 80121ba:	f7f9 fe15 	bl	800bde8 <pbuf_remove_header>
 80121be:	2800      	cmp	r0, #0
 80121c0:	d1d4      	bne.n	801216c <ethernet_input+0x44>
        etharp_input(p, netif);
 80121c2:	4629      	mov	r1, r5
 80121c4:	4620      	mov	r0, r4
 80121c6:	f7fe fd9d 	bl	8010d04 <etharp_input>
      break;
 80121ca:	e7d2      	b.n	8012172 <ethernet_input+0x4a>
 80121cc:	080163a8 	.word	0x080163a8

080121d0 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 80121d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121d4:	4605      	mov	r5, r0
 80121d6:	460c      	mov	r4, r1
 80121d8:	4616      	mov	r6, r2
 80121da:	461f      	mov	r7, r3
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80121dc:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 80121e0:	f7f9 f834 	bl	800b24c <lwip_htons>
 80121e4:	4680      	mov	r8, r0

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 80121e6:	210e      	movs	r1, #14
 80121e8:	4620      	mov	r0, r4
 80121ea:	f7f9 fdf7 	bl	800bddc <pbuf_add_header>
 80121ee:	b9e8      	cbnz	r0, 801222c <ethernet_output+0x5c>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 80121f0:	6861      	ldr	r1, [r4, #4]
  ethhdr->type = eth_type_be;
 80121f2:	f8a1 800c 	strh.w	r8, [r1, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 80121f6:	683b      	ldr	r3, [r7, #0]
 80121f8:	600b      	str	r3, [r1, #0]
 80121fa:	88bb      	ldrh	r3, [r7, #4]
 80121fc:	808b      	strh	r3, [r1, #4]
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 80121fe:	6833      	ldr	r3, [r6, #0]
 8012200:	f8c1 3006 	str.w	r3, [r1, #6]
 8012204:	88b3      	ldrh	r3, [r6, #4]
 8012206:	814b      	strh	r3, [r1, #10]

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8012208:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 801220c:	2b06      	cmp	r3, #6
 801220e:	d105      	bne.n	801221c <ethernet_output+0x4c>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8012210:	69ab      	ldr	r3, [r5, #24]
 8012212:	4621      	mov	r1, r4
 8012214:	4628      	mov	r0, r5
 8012216:	4798      	blx	r3
pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
}
 8012218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801221c:	4b05      	ldr	r3, [pc, #20]	; (8012234 <ethernet_output+0x64>)
 801221e:	f44f 7299 	mov.w	r2, #306	; 0x132
 8012222:	4905      	ldr	r1, [pc, #20]	; (8012238 <ethernet_output+0x68>)
 8012224:	4805      	ldr	r0, [pc, #20]	; (801223c <ethernet_output+0x6c>)
 8012226:	f000 fa93 	bl	8012750 <iprintf>
 801222a:	e7f1      	b.n	8012210 <ethernet_output+0x40>
  return ERR_BUF;
 801222c:	f06f 0001 	mvn.w	r0, #1
 8012230:	e7f2      	b.n	8012218 <ethernet_output+0x48>
 8012232:	bf00      	nop
 8012234:	0801633c 	.word	0x0801633c
 8012238:	08016374 	.word	0x08016374
 801223c:	08013b24 	.word	0x08013b24

08012240 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8012240:	b510      	push	{r4, lr}
 8012242:	4604      	mov	r4, r0
 8012244:	4608      	mov	r0, r1
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8012246:	2200      	movs	r2, #0
 8012248:	2104      	movs	r1, #4
 801224a:	f7f5 f821 	bl	8007290 <osMessageQueueNew>
 801224e:	6020      	str	r0, [r4, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8012250:	fab0 f080 	clz	r0, r0
 8012254:	0940      	lsrs	r0, r0, #5
    return ERR_MEM;

  return ERR_OK;
}
 8012256:	4240      	negs	r0, r0
 8012258:	bd10      	pop	{r4, pc}

0801225a <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801225a:	b510      	push	{r4, lr}
 801225c:	4604      	mov	r4, r0
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
#else
  if(osMessageQueueGetCount(*mbox))
 801225e:	6800      	ldr	r0, [r0, #0]
 8012260:	f7f5 f900 	bl	8007464 <osMessageQueueGetCount>

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
#else
  osMessageQueueDelete(*mbox);
 8012264:	6820      	ldr	r0, [r4, #0]
 8012266:	f7f5 f919 	bl	800749c <osMessageQueueDelete>
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801226a:	bd10      	pop	{r4, pc}

0801226c <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801226c:	b500      	push	{lr}
 801226e:	b083      	sub	sp, #12
 8012270:	9101      	str	r1, [sp, #4]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8012272:	2300      	movs	r3, #0
 8012274:	461a      	mov	r2, r3
 8012276:	a901      	add	r1, sp, #4
 8012278:	6800      	ldr	r0, [r0, #0]
 801227a:	f7f5 f85f 	bl	800733c <osMessageQueuePut>
 801227e:	3800      	subs	r0, #0
 8012280:	bf18      	it	ne
 8012282:	2001      	movne	r0, #1
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
}
 8012284:	4240      	negs	r0, r0
 8012286:	b003      	add	sp, #12
 8012288:	f85d fb04 	ldr.w	pc, [sp], #4

0801228c <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801228c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801228e:	4606      	mov	r6, r0
 8012290:	460f      	mov	r7, r1
 8012292:	4615      	mov	r5, r2
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8012294:	f7f4 fda6 	bl	8006de4 <osKernelGetTickCount>
 8012298:	4604      	mov	r4, r0
#endif
  if(timeout != 0)
 801229a:	b16d      	cbz	r5, 80122b8 <sys_arch_mbox_fetch+0x2c>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801229c:	462b      	mov	r3, r5
 801229e:	2200      	movs	r2, #0
 80122a0:	4639      	mov	r1, r7
 80122a2:	6830      	ldr	r0, [r6, #0]
 80122a4:	f7f5 f894 	bl	80073d0 <osMessageQueueGet>
    if (status == osOK)
 80122a8:	b110      	cbz	r0, 80122b0 <sys_arch_mbox_fetch+0x24>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 80122aa:	f04f 30ff 	mov.w	r0, #4294967295
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 80122ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return (osKernelGetTickCount() - starttime);
 80122b0:	f7f4 fd98 	bl	8006de4 <osKernelGetTickCount>
 80122b4:	1b00      	subs	r0, r0, r4
 80122b6:	e7fa      	b.n	80122ae <sys_arch_mbox_fetch+0x22>
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 80122b8:	f04f 33ff 	mov.w	r3, #4294967295
 80122bc:	2200      	movs	r2, #0
 80122be:	4639      	mov	r1, r7
 80122c0:	6830      	ldr	r0, [r6, #0]
 80122c2:	f7f5 f885 	bl	80073d0 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 80122c6:	f7f4 fd8d 	bl	8006de4 <osKernelGetTickCount>
 80122ca:	1b00      	subs	r0, r0, r4
 80122cc:	e7ef      	b.n	80122ae <sys_arch_mbox_fetch+0x22>

080122ce <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 80122ce:	b508      	push	{r3, lr}

  if(event.status == osEventMessage)
  {
    *msg = (void *)event.value.v;
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
 80122d0:	2300      	movs	r3, #0
 80122d2:	461a      	mov	r2, r3
 80122d4:	6800      	ldr	r0, [r0, #0]
 80122d6:	f7f5 f87b 	bl	80073d0 <osMessageQueueGet>
 80122da:	3800      	subs	r0, #0
 80122dc:	bf18      	it	ne
 80122de:	2001      	movne	r0, #1
  }
  else
  {
    return SYS_MBOX_EMPTY;
  }
}
 80122e0:	4240      	negs	r0, r0
 80122e2:	bd08      	pop	{r3, pc}

080122e4 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
  if (*mbox == SYS_MBOX_NULL)
 80122e4:	6800      	ldr	r0, [r0, #0]
    return 0;
  else
    return 1;
}
 80122e6:	3800      	subs	r0, #0
 80122e8:	bf18      	it	ne
 80122ea:	2001      	movne	r0, #1
 80122ec:	4770      	bx	lr

080122ee <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
  *mbox = SYS_MBOX_NULL;
 80122ee:	2300      	movs	r3, #0
 80122f0:	6003      	str	r3, [r0, #0]
}
 80122f2:	4770      	bx	lr

080122f4 <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 80122f4:	b538      	push	{r3, r4, r5, lr}
 80122f6:	4604      	mov	r4, r0
 80122f8:	460d      	mov	r5, r1
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
 80122fa:	2200      	movs	r2, #0
 80122fc:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8012300:	f7f4 febe 	bl	8007080 <osSemaphoreNew>
 8012304:	6020      	str	r0, [r4, #0]
#endif

  if(*sem == NULL)
 8012306:	b138      	cbz	r0, 8012318 <sys_sem_new+0x24>
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
  }

  if(count == 0)	// Means it can't be taken
 8012308:	b10d      	cbz	r5, 801230e <sys_sem_new+0x1a>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801230a:	2000      	movs	r0, #0
}
 801230c:	bd38      	pop	{r3, r4, r5, pc}
    osSemaphoreAcquire(*sem, 0);
 801230e:	2100      	movs	r1, #0
 8012310:	f7f4 ff18 	bl	8007144 <osSemaphoreAcquire>
  return ERR_OK;
 8012314:	2000      	movs	r0, #0
 8012316:	e7f9      	b.n	801230c <sys_sem_new+0x18>
    return ERR_MEM;
 8012318:	f04f 30ff 	mov.w	r0, #4294967295
 801231c:	e7f6      	b.n	801230c <sys_sem_new+0x18>

0801231e <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801231e:	b570      	push	{r4, r5, r6, lr}
 8012320:	4604      	mov	r4, r0
 8012322:	460e      	mov	r6, r1
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
#else
  uint32_t starttime = osKernelGetTickCount();
 8012324:	f7f4 fd5e 	bl	8006de4 <osKernelGetTickCount>
 8012328:	4605      	mov	r5, r0
#endif
  if(timeout != 0)
 801232a:	b95e      	cbnz	r6, 8012344 <sys_arch_sem_wait+0x26>
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
    return (osKernelSysTick() - starttime);
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
 801232c:	f04f 36ff 	mov.w	r6, #4294967295
 8012330:	4631      	mov	r1, r6
 8012332:	6820      	ldr	r0, [r4, #0]
 8012334:	f7f4 ff06 	bl	8007144 <osSemaphoreAcquire>
 8012338:	2800      	cmp	r0, #0
 801233a:	d1f9      	bne.n	8012330 <sys_arch_sem_wait+0x12>
    return (osKernelGetTickCount() - starttime);
 801233c:	f7f4 fd52 	bl	8006de4 <osKernelGetTickCount>
 8012340:	1b40      	subs	r0, r0, r5
#endif
  }
}
 8012342:	bd70      	pop	{r4, r5, r6, pc}
    if(osSemaphoreAcquire(*sem, timeout) == osOK)
 8012344:	4631      	mov	r1, r6
 8012346:	6820      	ldr	r0, [r4, #0]
 8012348:	f7f4 fefc 	bl	8007144 <osSemaphoreAcquire>
 801234c:	b110      	cbz	r0, 8012354 <sys_arch_sem_wait+0x36>
      return SYS_ARCH_TIMEOUT;
 801234e:	f04f 30ff 	mov.w	r0, #4294967295
 8012352:	e7f6      	b.n	8012342 <sys_arch_sem_wait+0x24>
        return (osKernelGetTickCount() - starttime);
 8012354:	f7f4 fd46 	bl	8006de4 <osKernelGetTickCount>
 8012358:	1b40      	subs	r0, r0, r5
 801235a:	e7f2      	b.n	8012342 <sys_arch_sem_wait+0x24>

0801235c <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801235c:	b508      	push	{r3, lr}
  osSemaphoreRelease(*sem);
 801235e:	6800      	ldr	r0, [r0, #0]
 8012360:	f7f4 ff34 	bl	80071cc <osSemaphoreRelease>
}
 8012364:	bd08      	pop	{r3, pc}

08012366 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 8012366:	b508      	push	{r3, lr}
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 8012368:	6800      	ldr	r0, [r0, #0]
 801236a:	f7f4 ff6d 	bl	8007248 <osSemaphoreDelete>
}
 801236e:	bd08      	pop	{r3, pc}

08012370 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
  if (*sem == SYS_SEM_NULL)
 8012370:	6800      	ldr	r0, [r0, #0]
    return 0;
  else
    return 1;
}
 8012372:	3800      	subs	r0, #0
 8012374:	bf18      	it	ne
 8012376:	2001      	movne	r0, #1
 8012378:	4770      	bx	lr

0801237a <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
  *sem = SYS_SEM_NULL;
 801237a:	2300      	movs	r3, #0
 801237c:	6003      	str	r3, [r0, #0]
}
 801237e:	4770      	bx	lr

08012380 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8012380:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 8012382:	2000      	movs	r0, #0
 8012384:	f7f4 fdba 	bl	8006efc <osMutexNew>
 8012388:	4b01      	ldr	r3, [pc, #4]	; (8012390 <sys_init+0x10>)
 801238a:	6018      	str	r0, [r3, #0]
#endif
}
 801238c:	bd08      	pop	{r3, pc}
 801238e:	bf00      	nop
 8012390:	200183b0 	.word	0x200183b0

08012394 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8012394:	b510      	push	{r4, lr}
 8012396:	4604      	mov	r4, r0

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8012398:	2000      	movs	r0, #0
 801239a:	f7f4 fdaf 	bl	8006efc <osMutexNew>
 801239e:	6020      	str	r0, [r4, #0]
#endif

  if(*mutex == NULL)
 80123a0:	fab0 f080 	clz	r0, r0
 80123a4:	0940      	lsrs	r0, r0, #5
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
}
 80123a6:	4240      	negs	r0, r0
 80123a8:	bd10      	pop	{r4, pc}

080123aa <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 80123aa:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 80123ac:	f04f 31ff 	mov.w	r1, #4294967295
 80123b0:	6800      	ldr	r0, [r0, #0]
 80123b2:	f7f4 fdf3 	bl	8006f9c <osMutexAcquire>
#endif
}
 80123b6:	bd08      	pop	{r3, pc}

080123b8 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 80123b8:	b508      	push	{r3, lr}
  osMutexRelease(*mutex);
 80123ba:	6800      	ldr	r0, [r0, #0]
 80123bc:	f7f4 fe2c 	bl	8007018 <osMutexRelease>
}
 80123c0:	bd08      	pop	{r3, pc}

080123c2 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 80123c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80123c4:	b08b      	sub	sp, #44	; 0x2c
 80123c6:	4607      	mov	r7, r0
 80123c8:	460c      	mov	r4, r1
 80123ca:	4615      	mov	r5, r2
 80123cc:	461e      	mov	r6, r3
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 80123ce:	2220      	movs	r2, #32
 80123d0:	2100      	movs	r1, #0
 80123d2:	a802      	add	r0, sp, #8
 80123d4:	f000 f959 	bl	801268a <memset>
 80123d8:	9701      	str	r7, [sp, #4]
 80123da:	9606      	str	r6, [sp, #24]
 80123dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80123de:	9307      	str	r3, [sp, #28]
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 80123e0:	aa01      	add	r2, sp, #4
 80123e2:	4629      	mov	r1, r5
 80123e4:	4620      	mov	r0, r4
 80123e6:	f7f4 fd13 	bl	8006e10 <osThreadNew>
#endif
}
 80123ea:	b00b      	add	sp, #44	; 0x2c
 80123ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080123f0 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 80123f0:	b508      	push	{r3, lr}
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 80123f2:	f04f 31ff 	mov.w	r1, #4294967295
 80123f6:	4b03      	ldr	r3, [pc, #12]	; (8012404 <sys_arch_protect+0x14>)
 80123f8:	6818      	ldr	r0, [r3, #0]
 80123fa:	f7f4 fdcf 	bl	8006f9c <osMutexAcquire>
#endif
  return (sys_prot_t)1;
}
 80123fe:	2001      	movs	r0, #1
 8012400:	bd08      	pop	{r3, pc}
 8012402:	bf00      	nop
 8012404:	200183b0 	.word	0x200183b0

08012408 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8012408:	b508      	push	{r3, lr}
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801240a:	4b02      	ldr	r3, [pc, #8]	; (8012414 <sys_arch_unprotect+0xc>)
 801240c:	6818      	ldr	r0, [r3, #0]
 801240e:	f7f4 fe03 	bl	8007018 <osMutexRelease>
}
 8012412:	bd08      	pop	{r3, pc}
 8012414:	200183b0 	.word	0x200183b0

08012418 <std>:
 8012418:	2300      	movs	r3, #0
 801241a:	b510      	push	{r4, lr}
 801241c:	4604      	mov	r4, r0
 801241e:	e9c0 3300 	strd	r3, r3, [r0]
 8012422:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012426:	6083      	str	r3, [r0, #8]
 8012428:	8181      	strh	r1, [r0, #12]
 801242a:	6643      	str	r3, [r0, #100]	; 0x64
 801242c:	81c2      	strh	r2, [r0, #14]
 801242e:	6183      	str	r3, [r0, #24]
 8012430:	4619      	mov	r1, r3
 8012432:	2208      	movs	r2, #8
 8012434:	305c      	adds	r0, #92	; 0x5c
 8012436:	f000 f928 	bl	801268a <memset>
 801243a:	4b05      	ldr	r3, [pc, #20]	; (8012450 <std+0x38>)
 801243c:	6263      	str	r3, [r4, #36]	; 0x24
 801243e:	4b05      	ldr	r3, [pc, #20]	; (8012454 <std+0x3c>)
 8012440:	62a3      	str	r3, [r4, #40]	; 0x28
 8012442:	4b05      	ldr	r3, [pc, #20]	; (8012458 <std+0x40>)
 8012444:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012446:	4b05      	ldr	r3, [pc, #20]	; (801245c <std+0x44>)
 8012448:	6224      	str	r4, [r4, #32]
 801244a:	6323      	str	r3, [r4, #48]	; 0x30
 801244c:	bd10      	pop	{r4, pc}
 801244e:	bf00      	nop
 8012450:	080128f5 	.word	0x080128f5
 8012454:	08012917 	.word	0x08012917
 8012458:	0801294f 	.word	0x0801294f
 801245c:	08012973 	.word	0x08012973

08012460 <_cleanup_r>:
 8012460:	4901      	ldr	r1, [pc, #4]	; (8012468 <_cleanup_r+0x8>)
 8012462:	f000 b8af 	b.w	80125c4 <_fwalk_reent>
 8012466:	bf00      	nop
 8012468:	08012b09 	.word	0x08012b09

0801246c <__sfmoreglue>:
 801246c:	b570      	push	{r4, r5, r6, lr}
 801246e:	1e4a      	subs	r2, r1, #1
 8012470:	2568      	movs	r5, #104	; 0x68
 8012472:	4355      	muls	r5, r2
 8012474:	460e      	mov	r6, r1
 8012476:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801247a:	f000 f90f 	bl	801269c <_malloc_r>
 801247e:	4604      	mov	r4, r0
 8012480:	b140      	cbz	r0, 8012494 <__sfmoreglue+0x28>
 8012482:	2100      	movs	r1, #0
 8012484:	e9c0 1600 	strd	r1, r6, [r0]
 8012488:	300c      	adds	r0, #12
 801248a:	60a0      	str	r0, [r4, #8]
 801248c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012490:	f000 f8fb 	bl	801268a <memset>
 8012494:	4620      	mov	r0, r4
 8012496:	bd70      	pop	{r4, r5, r6, pc}

08012498 <__sfp_lock_acquire>:
 8012498:	4801      	ldr	r0, [pc, #4]	; (80124a0 <__sfp_lock_acquire+0x8>)
 801249a:	f000 b8d8 	b.w	801264e <__retarget_lock_acquire_recursive>
 801249e:	bf00      	nop
 80124a0:	200183bc 	.word	0x200183bc

080124a4 <__sfp_lock_release>:
 80124a4:	4801      	ldr	r0, [pc, #4]	; (80124ac <__sfp_lock_release+0x8>)
 80124a6:	f000 b8d3 	b.w	8012650 <__retarget_lock_release_recursive>
 80124aa:	bf00      	nop
 80124ac:	200183bc 	.word	0x200183bc

080124b0 <__sinit_lock_acquire>:
 80124b0:	4801      	ldr	r0, [pc, #4]	; (80124b8 <__sinit_lock_acquire+0x8>)
 80124b2:	f000 b8cc 	b.w	801264e <__retarget_lock_acquire_recursive>
 80124b6:	bf00      	nop
 80124b8:	200183b7 	.word	0x200183b7

080124bc <__sinit_lock_release>:
 80124bc:	4801      	ldr	r0, [pc, #4]	; (80124c4 <__sinit_lock_release+0x8>)
 80124be:	f000 b8c7 	b.w	8012650 <__retarget_lock_release_recursive>
 80124c2:	bf00      	nop
 80124c4:	200183b7 	.word	0x200183b7

080124c8 <__sinit>:
 80124c8:	b510      	push	{r4, lr}
 80124ca:	4604      	mov	r4, r0
 80124cc:	f7ff fff0 	bl	80124b0 <__sinit_lock_acquire>
 80124d0:	69a3      	ldr	r3, [r4, #24]
 80124d2:	b11b      	cbz	r3, 80124dc <__sinit+0x14>
 80124d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124d8:	f7ff bff0 	b.w	80124bc <__sinit_lock_release>
 80124dc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80124e0:	6523      	str	r3, [r4, #80]	; 0x50
 80124e2:	4b13      	ldr	r3, [pc, #76]	; (8012530 <__sinit+0x68>)
 80124e4:	4a13      	ldr	r2, [pc, #76]	; (8012534 <__sinit+0x6c>)
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	62a2      	str	r2, [r4, #40]	; 0x28
 80124ea:	42a3      	cmp	r3, r4
 80124ec:	bf04      	itt	eq
 80124ee:	2301      	moveq	r3, #1
 80124f0:	61a3      	streq	r3, [r4, #24]
 80124f2:	4620      	mov	r0, r4
 80124f4:	f000 f820 	bl	8012538 <__sfp>
 80124f8:	6060      	str	r0, [r4, #4]
 80124fa:	4620      	mov	r0, r4
 80124fc:	f000 f81c 	bl	8012538 <__sfp>
 8012500:	60a0      	str	r0, [r4, #8]
 8012502:	4620      	mov	r0, r4
 8012504:	f000 f818 	bl	8012538 <__sfp>
 8012508:	2200      	movs	r2, #0
 801250a:	60e0      	str	r0, [r4, #12]
 801250c:	2104      	movs	r1, #4
 801250e:	6860      	ldr	r0, [r4, #4]
 8012510:	f7ff ff82 	bl	8012418 <std>
 8012514:	68a0      	ldr	r0, [r4, #8]
 8012516:	2201      	movs	r2, #1
 8012518:	2109      	movs	r1, #9
 801251a:	f7ff ff7d 	bl	8012418 <std>
 801251e:	68e0      	ldr	r0, [r4, #12]
 8012520:	2202      	movs	r2, #2
 8012522:	2112      	movs	r1, #18
 8012524:	f7ff ff78 	bl	8012418 <std>
 8012528:	2301      	movs	r3, #1
 801252a:	61a3      	str	r3, [r4, #24]
 801252c:	e7d2      	b.n	80124d4 <__sinit+0xc>
 801252e:	bf00      	nop
 8012530:	08016418 	.word	0x08016418
 8012534:	08012461 	.word	0x08012461

08012538 <__sfp>:
 8012538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801253a:	4607      	mov	r7, r0
 801253c:	f7ff ffac 	bl	8012498 <__sfp_lock_acquire>
 8012540:	4b1e      	ldr	r3, [pc, #120]	; (80125bc <__sfp+0x84>)
 8012542:	681e      	ldr	r6, [r3, #0]
 8012544:	69b3      	ldr	r3, [r6, #24]
 8012546:	b913      	cbnz	r3, 801254e <__sfp+0x16>
 8012548:	4630      	mov	r0, r6
 801254a:	f7ff ffbd 	bl	80124c8 <__sinit>
 801254e:	3648      	adds	r6, #72	; 0x48
 8012550:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012554:	3b01      	subs	r3, #1
 8012556:	d503      	bpl.n	8012560 <__sfp+0x28>
 8012558:	6833      	ldr	r3, [r6, #0]
 801255a:	b30b      	cbz	r3, 80125a0 <__sfp+0x68>
 801255c:	6836      	ldr	r6, [r6, #0]
 801255e:	e7f7      	b.n	8012550 <__sfp+0x18>
 8012560:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012564:	b9d5      	cbnz	r5, 801259c <__sfp+0x64>
 8012566:	4b16      	ldr	r3, [pc, #88]	; (80125c0 <__sfp+0x88>)
 8012568:	60e3      	str	r3, [r4, #12]
 801256a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801256e:	6665      	str	r5, [r4, #100]	; 0x64
 8012570:	f000 f86c 	bl	801264c <__retarget_lock_init_recursive>
 8012574:	f7ff ff96 	bl	80124a4 <__sfp_lock_release>
 8012578:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801257c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012580:	6025      	str	r5, [r4, #0]
 8012582:	61a5      	str	r5, [r4, #24]
 8012584:	2208      	movs	r2, #8
 8012586:	4629      	mov	r1, r5
 8012588:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801258c:	f000 f87d 	bl	801268a <memset>
 8012590:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012594:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012598:	4620      	mov	r0, r4
 801259a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801259c:	3468      	adds	r4, #104	; 0x68
 801259e:	e7d9      	b.n	8012554 <__sfp+0x1c>
 80125a0:	2104      	movs	r1, #4
 80125a2:	4638      	mov	r0, r7
 80125a4:	f7ff ff62 	bl	801246c <__sfmoreglue>
 80125a8:	4604      	mov	r4, r0
 80125aa:	6030      	str	r0, [r6, #0]
 80125ac:	2800      	cmp	r0, #0
 80125ae:	d1d5      	bne.n	801255c <__sfp+0x24>
 80125b0:	f7ff ff78 	bl	80124a4 <__sfp_lock_release>
 80125b4:	230c      	movs	r3, #12
 80125b6:	603b      	str	r3, [r7, #0]
 80125b8:	e7ee      	b.n	8012598 <__sfp+0x60>
 80125ba:	bf00      	nop
 80125bc:	08016418 	.word	0x08016418
 80125c0:	ffff0001 	.word	0xffff0001

080125c4 <_fwalk_reent>:
 80125c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80125c8:	4606      	mov	r6, r0
 80125ca:	4688      	mov	r8, r1
 80125cc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80125d0:	2700      	movs	r7, #0
 80125d2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80125d6:	f1b9 0901 	subs.w	r9, r9, #1
 80125da:	d505      	bpl.n	80125e8 <_fwalk_reent+0x24>
 80125dc:	6824      	ldr	r4, [r4, #0]
 80125de:	2c00      	cmp	r4, #0
 80125e0:	d1f7      	bne.n	80125d2 <_fwalk_reent+0xe>
 80125e2:	4638      	mov	r0, r7
 80125e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80125e8:	89ab      	ldrh	r3, [r5, #12]
 80125ea:	2b01      	cmp	r3, #1
 80125ec:	d907      	bls.n	80125fe <_fwalk_reent+0x3a>
 80125ee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80125f2:	3301      	adds	r3, #1
 80125f4:	d003      	beq.n	80125fe <_fwalk_reent+0x3a>
 80125f6:	4629      	mov	r1, r5
 80125f8:	4630      	mov	r0, r6
 80125fa:	47c0      	blx	r8
 80125fc:	4307      	orrs	r7, r0
 80125fe:	3568      	adds	r5, #104	; 0x68
 8012600:	e7e9      	b.n	80125d6 <_fwalk_reent+0x12>
	...

08012604 <__libc_init_array>:
 8012604:	b570      	push	{r4, r5, r6, lr}
 8012606:	4d0d      	ldr	r5, [pc, #52]	; (801263c <__libc_init_array+0x38>)
 8012608:	4c0d      	ldr	r4, [pc, #52]	; (8012640 <__libc_init_array+0x3c>)
 801260a:	1b64      	subs	r4, r4, r5
 801260c:	10a4      	asrs	r4, r4, #2
 801260e:	2600      	movs	r6, #0
 8012610:	42a6      	cmp	r6, r4
 8012612:	d109      	bne.n	8012628 <__libc_init_array+0x24>
 8012614:	4d0b      	ldr	r5, [pc, #44]	; (8012644 <__libc_init_array+0x40>)
 8012616:	4c0c      	ldr	r4, [pc, #48]	; (8012648 <__libc_init_array+0x44>)
 8012618:	f000 ffcc 	bl	80135b4 <_init>
 801261c:	1b64      	subs	r4, r4, r5
 801261e:	10a4      	asrs	r4, r4, #2
 8012620:	2600      	movs	r6, #0
 8012622:	42a6      	cmp	r6, r4
 8012624:	d105      	bne.n	8012632 <__libc_init_array+0x2e>
 8012626:	bd70      	pop	{r4, r5, r6, pc}
 8012628:	f855 3b04 	ldr.w	r3, [r5], #4
 801262c:	4798      	blx	r3
 801262e:	3601      	adds	r6, #1
 8012630:	e7ee      	b.n	8012610 <__libc_init_array+0xc>
 8012632:	f855 3b04 	ldr.w	r3, [r5], #4
 8012636:	4798      	blx	r3
 8012638:	3601      	adds	r6, #1
 801263a:	e7f2      	b.n	8012622 <__libc_init_array+0x1e>
 801263c:	0801650c 	.word	0x0801650c
 8012640:	0801650c 	.word	0x0801650c
 8012644:	0801650c 	.word	0x0801650c
 8012648:	08016510 	.word	0x08016510

0801264c <__retarget_lock_init_recursive>:
 801264c:	4770      	bx	lr

0801264e <__retarget_lock_acquire_recursive>:
 801264e:	4770      	bx	lr

08012650 <__retarget_lock_release_recursive>:
 8012650:	4770      	bx	lr

08012652 <memcmp>:
 8012652:	b530      	push	{r4, r5, lr}
 8012654:	3901      	subs	r1, #1
 8012656:	2400      	movs	r4, #0
 8012658:	42a2      	cmp	r2, r4
 801265a:	d101      	bne.n	8012660 <memcmp+0xe>
 801265c:	2000      	movs	r0, #0
 801265e:	e005      	b.n	801266c <memcmp+0x1a>
 8012660:	5d03      	ldrb	r3, [r0, r4]
 8012662:	3401      	adds	r4, #1
 8012664:	5d0d      	ldrb	r5, [r1, r4]
 8012666:	42ab      	cmp	r3, r5
 8012668:	d0f6      	beq.n	8012658 <memcmp+0x6>
 801266a:	1b58      	subs	r0, r3, r5
 801266c:	bd30      	pop	{r4, r5, pc}

0801266e <memcpy>:
 801266e:	440a      	add	r2, r1
 8012670:	4291      	cmp	r1, r2
 8012672:	f100 33ff 	add.w	r3, r0, #4294967295
 8012676:	d100      	bne.n	801267a <memcpy+0xc>
 8012678:	4770      	bx	lr
 801267a:	b510      	push	{r4, lr}
 801267c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012680:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012684:	4291      	cmp	r1, r2
 8012686:	d1f9      	bne.n	801267c <memcpy+0xe>
 8012688:	bd10      	pop	{r4, pc}

0801268a <memset>:
 801268a:	4402      	add	r2, r0
 801268c:	4603      	mov	r3, r0
 801268e:	4293      	cmp	r3, r2
 8012690:	d100      	bne.n	8012694 <memset+0xa>
 8012692:	4770      	bx	lr
 8012694:	f803 1b01 	strb.w	r1, [r3], #1
 8012698:	e7f9      	b.n	801268e <memset+0x4>
	...

0801269c <_malloc_r>:
 801269c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801269e:	1ccd      	adds	r5, r1, #3
 80126a0:	f025 0503 	bic.w	r5, r5, #3
 80126a4:	3508      	adds	r5, #8
 80126a6:	2d0c      	cmp	r5, #12
 80126a8:	bf38      	it	cc
 80126aa:	250c      	movcc	r5, #12
 80126ac:	2d00      	cmp	r5, #0
 80126ae:	4606      	mov	r6, r0
 80126b0:	db01      	blt.n	80126b6 <_malloc_r+0x1a>
 80126b2:	42a9      	cmp	r1, r5
 80126b4:	d903      	bls.n	80126be <_malloc_r+0x22>
 80126b6:	230c      	movs	r3, #12
 80126b8:	6033      	str	r3, [r6, #0]
 80126ba:	2000      	movs	r0, #0
 80126bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80126be:	f000 fa8b 	bl	8012bd8 <__malloc_lock>
 80126c2:	4921      	ldr	r1, [pc, #132]	; (8012748 <_malloc_r+0xac>)
 80126c4:	680a      	ldr	r2, [r1, #0]
 80126c6:	4614      	mov	r4, r2
 80126c8:	b99c      	cbnz	r4, 80126f2 <_malloc_r+0x56>
 80126ca:	4f20      	ldr	r7, [pc, #128]	; (801274c <_malloc_r+0xb0>)
 80126cc:	683b      	ldr	r3, [r7, #0]
 80126ce:	b923      	cbnz	r3, 80126da <_malloc_r+0x3e>
 80126d0:	4621      	mov	r1, r4
 80126d2:	4630      	mov	r0, r6
 80126d4:	f000 f8fe 	bl	80128d4 <_sbrk_r>
 80126d8:	6038      	str	r0, [r7, #0]
 80126da:	4629      	mov	r1, r5
 80126dc:	4630      	mov	r0, r6
 80126de:	f000 f8f9 	bl	80128d4 <_sbrk_r>
 80126e2:	1c43      	adds	r3, r0, #1
 80126e4:	d123      	bne.n	801272e <_malloc_r+0x92>
 80126e6:	230c      	movs	r3, #12
 80126e8:	6033      	str	r3, [r6, #0]
 80126ea:	4630      	mov	r0, r6
 80126ec:	f000 fa7a 	bl	8012be4 <__malloc_unlock>
 80126f0:	e7e3      	b.n	80126ba <_malloc_r+0x1e>
 80126f2:	6823      	ldr	r3, [r4, #0]
 80126f4:	1b5b      	subs	r3, r3, r5
 80126f6:	d417      	bmi.n	8012728 <_malloc_r+0x8c>
 80126f8:	2b0b      	cmp	r3, #11
 80126fa:	d903      	bls.n	8012704 <_malloc_r+0x68>
 80126fc:	6023      	str	r3, [r4, #0]
 80126fe:	441c      	add	r4, r3
 8012700:	6025      	str	r5, [r4, #0]
 8012702:	e004      	b.n	801270e <_malloc_r+0x72>
 8012704:	6863      	ldr	r3, [r4, #4]
 8012706:	42a2      	cmp	r2, r4
 8012708:	bf0c      	ite	eq
 801270a:	600b      	streq	r3, [r1, #0]
 801270c:	6053      	strne	r3, [r2, #4]
 801270e:	4630      	mov	r0, r6
 8012710:	f000 fa68 	bl	8012be4 <__malloc_unlock>
 8012714:	f104 000b 	add.w	r0, r4, #11
 8012718:	1d23      	adds	r3, r4, #4
 801271a:	f020 0007 	bic.w	r0, r0, #7
 801271e:	1ac2      	subs	r2, r0, r3
 8012720:	d0cc      	beq.n	80126bc <_malloc_r+0x20>
 8012722:	1a1b      	subs	r3, r3, r0
 8012724:	50a3      	str	r3, [r4, r2]
 8012726:	e7c9      	b.n	80126bc <_malloc_r+0x20>
 8012728:	4622      	mov	r2, r4
 801272a:	6864      	ldr	r4, [r4, #4]
 801272c:	e7cc      	b.n	80126c8 <_malloc_r+0x2c>
 801272e:	1cc4      	adds	r4, r0, #3
 8012730:	f024 0403 	bic.w	r4, r4, #3
 8012734:	42a0      	cmp	r0, r4
 8012736:	d0e3      	beq.n	8012700 <_malloc_r+0x64>
 8012738:	1a21      	subs	r1, r4, r0
 801273a:	4630      	mov	r0, r6
 801273c:	f000 f8ca 	bl	80128d4 <_sbrk_r>
 8012740:	3001      	adds	r0, #1
 8012742:	d1dd      	bne.n	8012700 <_malloc_r+0x64>
 8012744:	e7cf      	b.n	80126e6 <_malloc_r+0x4a>
 8012746:	bf00      	nop
 8012748:	2000e208 	.word	0x2000e208
 801274c:	2000e20c 	.word	0x2000e20c

08012750 <iprintf>:
 8012750:	b40f      	push	{r0, r1, r2, r3}
 8012752:	4b0a      	ldr	r3, [pc, #40]	; (801277c <iprintf+0x2c>)
 8012754:	b513      	push	{r0, r1, r4, lr}
 8012756:	681c      	ldr	r4, [r3, #0]
 8012758:	b124      	cbz	r4, 8012764 <iprintf+0x14>
 801275a:	69a3      	ldr	r3, [r4, #24]
 801275c:	b913      	cbnz	r3, 8012764 <iprintf+0x14>
 801275e:	4620      	mov	r0, r4
 8012760:	f7ff feb2 	bl	80124c8 <__sinit>
 8012764:	ab05      	add	r3, sp, #20
 8012766:	9a04      	ldr	r2, [sp, #16]
 8012768:	68a1      	ldr	r1, [r4, #8]
 801276a:	9301      	str	r3, [sp, #4]
 801276c:	4620      	mov	r0, r4
 801276e:	f000 fab9 	bl	8012ce4 <_vfiprintf_r>
 8012772:	b002      	add	sp, #8
 8012774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012778:	b004      	add	sp, #16
 801277a:	4770      	bx	lr
 801277c:	20000020 	.word	0x20000020

08012780 <rand>:
 8012780:	4b17      	ldr	r3, [pc, #92]	; (80127e0 <rand+0x60>)
 8012782:	b510      	push	{r4, lr}
 8012784:	681c      	ldr	r4, [r3, #0]
 8012786:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8012788:	b9b3      	cbnz	r3, 80127b8 <rand+0x38>
 801278a:	2018      	movs	r0, #24
 801278c:	f000 fa1c 	bl	8012bc8 <malloc>
 8012790:	63a0      	str	r0, [r4, #56]	; 0x38
 8012792:	b928      	cbnz	r0, 80127a0 <rand+0x20>
 8012794:	4602      	mov	r2, r0
 8012796:	4b13      	ldr	r3, [pc, #76]	; (80127e4 <rand+0x64>)
 8012798:	4813      	ldr	r0, [pc, #76]	; (80127e8 <rand+0x68>)
 801279a:	214e      	movs	r1, #78	; 0x4e
 801279c:	f000 f900 	bl	80129a0 <__assert_func>
 80127a0:	4a12      	ldr	r2, [pc, #72]	; (80127ec <rand+0x6c>)
 80127a2:	4b13      	ldr	r3, [pc, #76]	; (80127f0 <rand+0x70>)
 80127a4:	e9c0 2300 	strd	r2, r3, [r0]
 80127a8:	4b12      	ldr	r3, [pc, #72]	; (80127f4 <rand+0x74>)
 80127aa:	6083      	str	r3, [r0, #8]
 80127ac:	230b      	movs	r3, #11
 80127ae:	8183      	strh	r3, [r0, #12]
 80127b0:	2201      	movs	r2, #1
 80127b2:	2300      	movs	r3, #0
 80127b4:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80127b8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80127ba:	480f      	ldr	r0, [pc, #60]	; (80127f8 <rand+0x78>)
 80127bc:	690a      	ldr	r2, [r1, #16]
 80127be:	694b      	ldr	r3, [r1, #20]
 80127c0:	4c0e      	ldr	r4, [pc, #56]	; (80127fc <rand+0x7c>)
 80127c2:	4350      	muls	r0, r2
 80127c4:	fb04 0003 	mla	r0, r4, r3, r0
 80127c8:	fba2 3404 	umull	r3, r4, r2, r4
 80127cc:	1c5a      	adds	r2, r3, #1
 80127ce:	4404      	add	r4, r0
 80127d0:	f144 0000 	adc.w	r0, r4, #0
 80127d4:	e9c1 2004 	strd	r2, r0, [r1, #16]
 80127d8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80127dc:	bd10      	pop	{r4, pc}
 80127de:	bf00      	nop
 80127e0:	20000020 	.word	0x20000020
 80127e4:	0801641c 	.word	0x0801641c
 80127e8:	08016433 	.word	0x08016433
 80127ec:	abcd330e 	.word	0xabcd330e
 80127f0:	e66d1234 	.word	0xe66d1234
 80127f4:	0005deec 	.word	0x0005deec
 80127f8:	5851f42d 	.word	0x5851f42d
 80127fc:	4c957f2d 	.word	0x4c957f2d

08012800 <cleanup_glue>:
 8012800:	b538      	push	{r3, r4, r5, lr}
 8012802:	460c      	mov	r4, r1
 8012804:	6809      	ldr	r1, [r1, #0]
 8012806:	4605      	mov	r5, r0
 8012808:	b109      	cbz	r1, 801280e <cleanup_glue+0xe>
 801280a:	f7ff fff9 	bl	8012800 <cleanup_glue>
 801280e:	4621      	mov	r1, r4
 8012810:	4628      	mov	r0, r5
 8012812:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012816:	f000 b9eb 	b.w	8012bf0 <_free_r>
	...

0801281c <_reclaim_reent>:
 801281c:	4b2c      	ldr	r3, [pc, #176]	; (80128d0 <_reclaim_reent+0xb4>)
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	4283      	cmp	r3, r0
 8012822:	b570      	push	{r4, r5, r6, lr}
 8012824:	4604      	mov	r4, r0
 8012826:	d051      	beq.n	80128cc <_reclaim_reent+0xb0>
 8012828:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801282a:	b143      	cbz	r3, 801283e <_reclaim_reent+0x22>
 801282c:	68db      	ldr	r3, [r3, #12]
 801282e:	2b00      	cmp	r3, #0
 8012830:	d14a      	bne.n	80128c8 <_reclaim_reent+0xac>
 8012832:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012834:	6819      	ldr	r1, [r3, #0]
 8012836:	b111      	cbz	r1, 801283e <_reclaim_reent+0x22>
 8012838:	4620      	mov	r0, r4
 801283a:	f000 f9d9 	bl	8012bf0 <_free_r>
 801283e:	6961      	ldr	r1, [r4, #20]
 8012840:	b111      	cbz	r1, 8012848 <_reclaim_reent+0x2c>
 8012842:	4620      	mov	r0, r4
 8012844:	f000 f9d4 	bl	8012bf0 <_free_r>
 8012848:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801284a:	b111      	cbz	r1, 8012852 <_reclaim_reent+0x36>
 801284c:	4620      	mov	r0, r4
 801284e:	f000 f9cf 	bl	8012bf0 <_free_r>
 8012852:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8012854:	b111      	cbz	r1, 801285c <_reclaim_reent+0x40>
 8012856:	4620      	mov	r0, r4
 8012858:	f000 f9ca 	bl	8012bf0 <_free_r>
 801285c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801285e:	b111      	cbz	r1, 8012866 <_reclaim_reent+0x4a>
 8012860:	4620      	mov	r0, r4
 8012862:	f000 f9c5 	bl	8012bf0 <_free_r>
 8012866:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8012868:	b111      	cbz	r1, 8012870 <_reclaim_reent+0x54>
 801286a:	4620      	mov	r0, r4
 801286c:	f000 f9c0 	bl	8012bf0 <_free_r>
 8012870:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8012872:	b111      	cbz	r1, 801287a <_reclaim_reent+0x5e>
 8012874:	4620      	mov	r0, r4
 8012876:	f000 f9bb 	bl	8012bf0 <_free_r>
 801287a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801287c:	b111      	cbz	r1, 8012884 <_reclaim_reent+0x68>
 801287e:	4620      	mov	r0, r4
 8012880:	f000 f9b6 	bl	8012bf0 <_free_r>
 8012884:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012886:	b111      	cbz	r1, 801288e <_reclaim_reent+0x72>
 8012888:	4620      	mov	r0, r4
 801288a:	f000 f9b1 	bl	8012bf0 <_free_r>
 801288e:	69a3      	ldr	r3, [r4, #24]
 8012890:	b1e3      	cbz	r3, 80128cc <_reclaim_reent+0xb0>
 8012892:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8012894:	4620      	mov	r0, r4
 8012896:	4798      	blx	r3
 8012898:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801289a:	b1b9      	cbz	r1, 80128cc <_reclaim_reent+0xb0>
 801289c:	4620      	mov	r0, r4
 801289e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80128a2:	f7ff bfad 	b.w	8012800 <cleanup_glue>
 80128a6:	5949      	ldr	r1, [r1, r5]
 80128a8:	b941      	cbnz	r1, 80128bc <_reclaim_reent+0xa0>
 80128aa:	3504      	adds	r5, #4
 80128ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80128ae:	2d80      	cmp	r5, #128	; 0x80
 80128b0:	68d9      	ldr	r1, [r3, #12]
 80128b2:	d1f8      	bne.n	80128a6 <_reclaim_reent+0x8a>
 80128b4:	4620      	mov	r0, r4
 80128b6:	f000 f99b 	bl	8012bf0 <_free_r>
 80128ba:	e7ba      	b.n	8012832 <_reclaim_reent+0x16>
 80128bc:	680e      	ldr	r6, [r1, #0]
 80128be:	4620      	mov	r0, r4
 80128c0:	f000 f996 	bl	8012bf0 <_free_r>
 80128c4:	4631      	mov	r1, r6
 80128c6:	e7ef      	b.n	80128a8 <_reclaim_reent+0x8c>
 80128c8:	2500      	movs	r5, #0
 80128ca:	e7ef      	b.n	80128ac <_reclaim_reent+0x90>
 80128cc:	bd70      	pop	{r4, r5, r6, pc}
 80128ce:	bf00      	nop
 80128d0:	20000020 	.word	0x20000020

080128d4 <_sbrk_r>:
 80128d4:	b538      	push	{r3, r4, r5, lr}
 80128d6:	4d06      	ldr	r5, [pc, #24]	; (80128f0 <_sbrk_r+0x1c>)
 80128d8:	2300      	movs	r3, #0
 80128da:	4604      	mov	r4, r0
 80128dc:	4608      	mov	r0, r1
 80128de:	602b      	str	r3, [r5, #0]
 80128e0:	f7ef f870 	bl	80019c4 <_sbrk>
 80128e4:	1c43      	adds	r3, r0, #1
 80128e6:	d102      	bne.n	80128ee <_sbrk_r+0x1a>
 80128e8:	682b      	ldr	r3, [r5, #0]
 80128ea:	b103      	cbz	r3, 80128ee <_sbrk_r+0x1a>
 80128ec:	6023      	str	r3, [r4, #0]
 80128ee:	bd38      	pop	{r3, r4, r5, pc}
 80128f0:	200183ac 	.word	0x200183ac

080128f4 <__sread>:
 80128f4:	b510      	push	{r4, lr}
 80128f6:	460c      	mov	r4, r1
 80128f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128fc:	f000 fcb6 	bl	801326c <_read_r>
 8012900:	2800      	cmp	r0, #0
 8012902:	bfab      	itete	ge
 8012904:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012906:	89a3      	ldrhlt	r3, [r4, #12]
 8012908:	181b      	addge	r3, r3, r0
 801290a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801290e:	bfac      	ite	ge
 8012910:	6563      	strge	r3, [r4, #84]	; 0x54
 8012912:	81a3      	strhlt	r3, [r4, #12]
 8012914:	bd10      	pop	{r4, pc}

08012916 <__swrite>:
 8012916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801291a:	461f      	mov	r7, r3
 801291c:	898b      	ldrh	r3, [r1, #12]
 801291e:	05db      	lsls	r3, r3, #23
 8012920:	4605      	mov	r5, r0
 8012922:	460c      	mov	r4, r1
 8012924:	4616      	mov	r6, r2
 8012926:	d505      	bpl.n	8012934 <__swrite+0x1e>
 8012928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801292c:	2302      	movs	r3, #2
 801292e:	2200      	movs	r2, #0
 8012930:	f000 f938 	bl	8012ba4 <_lseek_r>
 8012934:	89a3      	ldrh	r3, [r4, #12]
 8012936:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801293a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801293e:	81a3      	strh	r3, [r4, #12]
 8012940:	4632      	mov	r2, r6
 8012942:	463b      	mov	r3, r7
 8012944:	4628      	mov	r0, r5
 8012946:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801294a:	f000 b817 	b.w	801297c <_write_r>

0801294e <__sseek>:
 801294e:	b510      	push	{r4, lr}
 8012950:	460c      	mov	r4, r1
 8012952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012956:	f000 f925 	bl	8012ba4 <_lseek_r>
 801295a:	1c43      	adds	r3, r0, #1
 801295c:	89a3      	ldrh	r3, [r4, #12]
 801295e:	bf15      	itete	ne
 8012960:	6560      	strne	r0, [r4, #84]	; 0x54
 8012962:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012966:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801296a:	81a3      	strheq	r3, [r4, #12]
 801296c:	bf18      	it	ne
 801296e:	81a3      	strhne	r3, [r4, #12]
 8012970:	bd10      	pop	{r4, pc}

08012972 <__sclose>:
 8012972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012976:	f000 b831 	b.w	80129dc <_close_r>
	...

0801297c <_write_r>:
 801297c:	b538      	push	{r3, r4, r5, lr}
 801297e:	4d07      	ldr	r5, [pc, #28]	; (801299c <_write_r+0x20>)
 8012980:	4604      	mov	r4, r0
 8012982:	4608      	mov	r0, r1
 8012984:	4611      	mov	r1, r2
 8012986:	2200      	movs	r2, #0
 8012988:	602a      	str	r2, [r5, #0]
 801298a:	461a      	mov	r2, r3
 801298c:	f7ef f801 	bl	8001992 <_write>
 8012990:	1c43      	adds	r3, r0, #1
 8012992:	d102      	bne.n	801299a <_write_r+0x1e>
 8012994:	682b      	ldr	r3, [r5, #0]
 8012996:	b103      	cbz	r3, 801299a <_write_r+0x1e>
 8012998:	6023      	str	r3, [r4, #0]
 801299a:	bd38      	pop	{r3, r4, r5, pc}
 801299c:	200183ac 	.word	0x200183ac

080129a0 <__assert_func>:
 80129a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80129a2:	4614      	mov	r4, r2
 80129a4:	461a      	mov	r2, r3
 80129a6:	4b09      	ldr	r3, [pc, #36]	; (80129cc <__assert_func+0x2c>)
 80129a8:	681b      	ldr	r3, [r3, #0]
 80129aa:	4605      	mov	r5, r0
 80129ac:	68d8      	ldr	r0, [r3, #12]
 80129ae:	b14c      	cbz	r4, 80129c4 <__assert_func+0x24>
 80129b0:	4b07      	ldr	r3, [pc, #28]	; (80129d0 <__assert_func+0x30>)
 80129b2:	9100      	str	r1, [sp, #0]
 80129b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80129b8:	4906      	ldr	r1, [pc, #24]	; (80129d4 <__assert_func+0x34>)
 80129ba:	462b      	mov	r3, r5
 80129bc:	f000 f8e0 	bl	8012b80 <fiprintf>
 80129c0:	f000 fd26 	bl	8013410 <abort>
 80129c4:	4b04      	ldr	r3, [pc, #16]	; (80129d8 <__assert_func+0x38>)
 80129c6:	461c      	mov	r4, r3
 80129c8:	e7f3      	b.n	80129b2 <__assert_func+0x12>
 80129ca:	bf00      	nop
 80129cc:	20000020 	.word	0x20000020
 80129d0:	08016492 	.word	0x08016492
 80129d4:	0801649f 	.word	0x0801649f
 80129d8:	080164cd 	.word	0x080164cd

080129dc <_close_r>:
 80129dc:	b538      	push	{r3, r4, r5, lr}
 80129de:	4d06      	ldr	r5, [pc, #24]	; (80129f8 <_close_r+0x1c>)
 80129e0:	2300      	movs	r3, #0
 80129e2:	4604      	mov	r4, r0
 80129e4:	4608      	mov	r0, r1
 80129e6:	602b      	str	r3, [r5, #0]
 80129e8:	f7ee ffe0 	bl	80019ac <_close>
 80129ec:	1c43      	adds	r3, r0, #1
 80129ee:	d102      	bne.n	80129f6 <_close_r+0x1a>
 80129f0:	682b      	ldr	r3, [r5, #0]
 80129f2:	b103      	cbz	r3, 80129f6 <_close_r+0x1a>
 80129f4:	6023      	str	r3, [r4, #0]
 80129f6:	bd38      	pop	{r3, r4, r5, pc}
 80129f8:	200183ac 	.word	0x200183ac

080129fc <__sflush_r>:
 80129fc:	898a      	ldrh	r2, [r1, #12]
 80129fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012a02:	4605      	mov	r5, r0
 8012a04:	0710      	lsls	r0, r2, #28
 8012a06:	460c      	mov	r4, r1
 8012a08:	d458      	bmi.n	8012abc <__sflush_r+0xc0>
 8012a0a:	684b      	ldr	r3, [r1, #4]
 8012a0c:	2b00      	cmp	r3, #0
 8012a0e:	dc05      	bgt.n	8012a1c <__sflush_r+0x20>
 8012a10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	dc02      	bgt.n	8012a1c <__sflush_r+0x20>
 8012a16:	2000      	movs	r0, #0
 8012a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012a1e:	2e00      	cmp	r6, #0
 8012a20:	d0f9      	beq.n	8012a16 <__sflush_r+0x1a>
 8012a22:	2300      	movs	r3, #0
 8012a24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012a28:	682f      	ldr	r7, [r5, #0]
 8012a2a:	602b      	str	r3, [r5, #0]
 8012a2c:	d032      	beq.n	8012a94 <__sflush_r+0x98>
 8012a2e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012a30:	89a3      	ldrh	r3, [r4, #12]
 8012a32:	075a      	lsls	r2, r3, #29
 8012a34:	d505      	bpl.n	8012a42 <__sflush_r+0x46>
 8012a36:	6863      	ldr	r3, [r4, #4]
 8012a38:	1ac0      	subs	r0, r0, r3
 8012a3a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012a3c:	b10b      	cbz	r3, 8012a42 <__sflush_r+0x46>
 8012a3e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012a40:	1ac0      	subs	r0, r0, r3
 8012a42:	2300      	movs	r3, #0
 8012a44:	4602      	mov	r2, r0
 8012a46:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012a48:	6a21      	ldr	r1, [r4, #32]
 8012a4a:	4628      	mov	r0, r5
 8012a4c:	47b0      	blx	r6
 8012a4e:	1c43      	adds	r3, r0, #1
 8012a50:	89a3      	ldrh	r3, [r4, #12]
 8012a52:	d106      	bne.n	8012a62 <__sflush_r+0x66>
 8012a54:	6829      	ldr	r1, [r5, #0]
 8012a56:	291d      	cmp	r1, #29
 8012a58:	d82c      	bhi.n	8012ab4 <__sflush_r+0xb8>
 8012a5a:	4a2a      	ldr	r2, [pc, #168]	; (8012b04 <__sflush_r+0x108>)
 8012a5c:	40ca      	lsrs	r2, r1
 8012a5e:	07d6      	lsls	r6, r2, #31
 8012a60:	d528      	bpl.n	8012ab4 <__sflush_r+0xb8>
 8012a62:	2200      	movs	r2, #0
 8012a64:	6062      	str	r2, [r4, #4]
 8012a66:	04d9      	lsls	r1, r3, #19
 8012a68:	6922      	ldr	r2, [r4, #16]
 8012a6a:	6022      	str	r2, [r4, #0]
 8012a6c:	d504      	bpl.n	8012a78 <__sflush_r+0x7c>
 8012a6e:	1c42      	adds	r2, r0, #1
 8012a70:	d101      	bne.n	8012a76 <__sflush_r+0x7a>
 8012a72:	682b      	ldr	r3, [r5, #0]
 8012a74:	b903      	cbnz	r3, 8012a78 <__sflush_r+0x7c>
 8012a76:	6560      	str	r0, [r4, #84]	; 0x54
 8012a78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012a7a:	602f      	str	r7, [r5, #0]
 8012a7c:	2900      	cmp	r1, #0
 8012a7e:	d0ca      	beq.n	8012a16 <__sflush_r+0x1a>
 8012a80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012a84:	4299      	cmp	r1, r3
 8012a86:	d002      	beq.n	8012a8e <__sflush_r+0x92>
 8012a88:	4628      	mov	r0, r5
 8012a8a:	f000 f8b1 	bl	8012bf0 <_free_r>
 8012a8e:	2000      	movs	r0, #0
 8012a90:	6360      	str	r0, [r4, #52]	; 0x34
 8012a92:	e7c1      	b.n	8012a18 <__sflush_r+0x1c>
 8012a94:	6a21      	ldr	r1, [r4, #32]
 8012a96:	2301      	movs	r3, #1
 8012a98:	4628      	mov	r0, r5
 8012a9a:	47b0      	blx	r6
 8012a9c:	1c41      	adds	r1, r0, #1
 8012a9e:	d1c7      	bne.n	8012a30 <__sflush_r+0x34>
 8012aa0:	682b      	ldr	r3, [r5, #0]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d0c4      	beq.n	8012a30 <__sflush_r+0x34>
 8012aa6:	2b1d      	cmp	r3, #29
 8012aa8:	d001      	beq.n	8012aae <__sflush_r+0xb2>
 8012aaa:	2b16      	cmp	r3, #22
 8012aac:	d101      	bne.n	8012ab2 <__sflush_r+0xb6>
 8012aae:	602f      	str	r7, [r5, #0]
 8012ab0:	e7b1      	b.n	8012a16 <__sflush_r+0x1a>
 8012ab2:	89a3      	ldrh	r3, [r4, #12]
 8012ab4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012ab8:	81a3      	strh	r3, [r4, #12]
 8012aba:	e7ad      	b.n	8012a18 <__sflush_r+0x1c>
 8012abc:	690f      	ldr	r7, [r1, #16]
 8012abe:	2f00      	cmp	r7, #0
 8012ac0:	d0a9      	beq.n	8012a16 <__sflush_r+0x1a>
 8012ac2:	0793      	lsls	r3, r2, #30
 8012ac4:	680e      	ldr	r6, [r1, #0]
 8012ac6:	bf08      	it	eq
 8012ac8:	694b      	ldreq	r3, [r1, #20]
 8012aca:	600f      	str	r7, [r1, #0]
 8012acc:	bf18      	it	ne
 8012ace:	2300      	movne	r3, #0
 8012ad0:	eba6 0807 	sub.w	r8, r6, r7
 8012ad4:	608b      	str	r3, [r1, #8]
 8012ad6:	f1b8 0f00 	cmp.w	r8, #0
 8012ada:	dd9c      	ble.n	8012a16 <__sflush_r+0x1a>
 8012adc:	6a21      	ldr	r1, [r4, #32]
 8012ade:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012ae0:	4643      	mov	r3, r8
 8012ae2:	463a      	mov	r2, r7
 8012ae4:	4628      	mov	r0, r5
 8012ae6:	47b0      	blx	r6
 8012ae8:	2800      	cmp	r0, #0
 8012aea:	dc06      	bgt.n	8012afa <__sflush_r+0xfe>
 8012aec:	89a3      	ldrh	r3, [r4, #12]
 8012aee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012af2:	81a3      	strh	r3, [r4, #12]
 8012af4:	f04f 30ff 	mov.w	r0, #4294967295
 8012af8:	e78e      	b.n	8012a18 <__sflush_r+0x1c>
 8012afa:	4407      	add	r7, r0
 8012afc:	eba8 0800 	sub.w	r8, r8, r0
 8012b00:	e7e9      	b.n	8012ad6 <__sflush_r+0xda>
 8012b02:	bf00      	nop
 8012b04:	20400001 	.word	0x20400001

08012b08 <_fflush_r>:
 8012b08:	b538      	push	{r3, r4, r5, lr}
 8012b0a:	690b      	ldr	r3, [r1, #16]
 8012b0c:	4605      	mov	r5, r0
 8012b0e:	460c      	mov	r4, r1
 8012b10:	b913      	cbnz	r3, 8012b18 <_fflush_r+0x10>
 8012b12:	2500      	movs	r5, #0
 8012b14:	4628      	mov	r0, r5
 8012b16:	bd38      	pop	{r3, r4, r5, pc}
 8012b18:	b118      	cbz	r0, 8012b22 <_fflush_r+0x1a>
 8012b1a:	6983      	ldr	r3, [r0, #24]
 8012b1c:	b90b      	cbnz	r3, 8012b22 <_fflush_r+0x1a>
 8012b1e:	f7ff fcd3 	bl	80124c8 <__sinit>
 8012b22:	4b14      	ldr	r3, [pc, #80]	; (8012b74 <_fflush_r+0x6c>)
 8012b24:	429c      	cmp	r4, r3
 8012b26:	d11b      	bne.n	8012b60 <_fflush_r+0x58>
 8012b28:	686c      	ldr	r4, [r5, #4]
 8012b2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d0ef      	beq.n	8012b12 <_fflush_r+0xa>
 8012b32:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012b34:	07d0      	lsls	r0, r2, #31
 8012b36:	d404      	bmi.n	8012b42 <_fflush_r+0x3a>
 8012b38:	0599      	lsls	r1, r3, #22
 8012b3a:	d402      	bmi.n	8012b42 <_fflush_r+0x3a>
 8012b3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012b3e:	f7ff fd86 	bl	801264e <__retarget_lock_acquire_recursive>
 8012b42:	4628      	mov	r0, r5
 8012b44:	4621      	mov	r1, r4
 8012b46:	f7ff ff59 	bl	80129fc <__sflush_r>
 8012b4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012b4c:	07da      	lsls	r2, r3, #31
 8012b4e:	4605      	mov	r5, r0
 8012b50:	d4e0      	bmi.n	8012b14 <_fflush_r+0xc>
 8012b52:	89a3      	ldrh	r3, [r4, #12]
 8012b54:	059b      	lsls	r3, r3, #22
 8012b56:	d4dd      	bmi.n	8012b14 <_fflush_r+0xc>
 8012b58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012b5a:	f7ff fd79 	bl	8012650 <__retarget_lock_release_recursive>
 8012b5e:	e7d9      	b.n	8012b14 <_fflush_r+0xc>
 8012b60:	4b05      	ldr	r3, [pc, #20]	; (8012b78 <_fflush_r+0x70>)
 8012b62:	429c      	cmp	r4, r3
 8012b64:	d101      	bne.n	8012b6a <_fflush_r+0x62>
 8012b66:	68ac      	ldr	r4, [r5, #8]
 8012b68:	e7df      	b.n	8012b2a <_fflush_r+0x22>
 8012b6a:	4b04      	ldr	r3, [pc, #16]	; (8012b7c <_fflush_r+0x74>)
 8012b6c:	429c      	cmp	r4, r3
 8012b6e:	bf08      	it	eq
 8012b70:	68ec      	ldreq	r4, [r5, #12]
 8012b72:	e7da      	b.n	8012b2a <_fflush_r+0x22>
 8012b74:	080163d8 	.word	0x080163d8
 8012b78:	080163f8 	.word	0x080163f8
 8012b7c:	080163b8 	.word	0x080163b8

08012b80 <fiprintf>:
 8012b80:	b40e      	push	{r1, r2, r3}
 8012b82:	b503      	push	{r0, r1, lr}
 8012b84:	4601      	mov	r1, r0
 8012b86:	ab03      	add	r3, sp, #12
 8012b88:	4805      	ldr	r0, [pc, #20]	; (8012ba0 <fiprintf+0x20>)
 8012b8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b8e:	6800      	ldr	r0, [r0, #0]
 8012b90:	9301      	str	r3, [sp, #4]
 8012b92:	f000 f8a7 	bl	8012ce4 <_vfiprintf_r>
 8012b96:	b002      	add	sp, #8
 8012b98:	f85d eb04 	ldr.w	lr, [sp], #4
 8012b9c:	b003      	add	sp, #12
 8012b9e:	4770      	bx	lr
 8012ba0:	20000020 	.word	0x20000020

08012ba4 <_lseek_r>:
 8012ba4:	b538      	push	{r3, r4, r5, lr}
 8012ba6:	4d07      	ldr	r5, [pc, #28]	; (8012bc4 <_lseek_r+0x20>)
 8012ba8:	4604      	mov	r4, r0
 8012baa:	4608      	mov	r0, r1
 8012bac:	4611      	mov	r1, r2
 8012bae:	2200      	movs	r2, #0
 8012bb0:	602a      	str	r2, [r5, #0]
 8012bb2:	461a      	mov	r2, r3
 8012bb4:	f7ee ff04 	bl	80019c0 <_lseek>
 8012bb8:	1c43      	adds	r3, r0, #1
 8012bba:	d102      	bne.n	8012bc2 <_lseek_r+0x1e>
 8012bbc:	682b      	ldr	r3, [r5, #0]
 8012bbe:	b103      	cbz	r3, 8012bc2 <_lseek_r+0x1e>
 8012bc0:	6023      	str	r3, [r4, #0]
 8012bc2:	bd38      	pop	{r3, r4, r5, pc}
 8012bc4:	200183ac 	.word	0x200183ac

08012bc8 <malloc>:
 8012bc8:	4b02      	ldr	r3, [pc, #8]	; (8012bd4 <malloc+0xc>)
 8012bca:	4601      	mov	r1, r0
 8012bcc:	6818      	ldr	r0, [r3, #0]
 8012bce:	f7ff bd65 	b.w	801269c <_malloc_r>
 8012bd2:	bf00      	nop
 8012bd4:	20000020 	.word	0x20000020

08012bd8 <__malloc_lock>:
 8012bd8:	4801      	ldr	r0, [pc, #4]	; (8012be0 <__malloc_lock+0x8>)
 8012bda:	f7ff bd38 	b.w	801264e <__retarget_lock_acquire_recursive>
 8012bde:	bf00      	nop
 8012be0:	200183b8 	.word	0x200183b8

08012be4 <__malloc_unlock>:
 8012be4:	4801      	ldr	r0, [pc, #4]	; (8012bec <__malloc_unlock+0x8>)
 8012be6:	f7ff bd33 	b.w	8012650 <__retarget_lock_release_recursive>
 8012bea:	bf00      	nop
 8012bec:	200183b8 	.word	0x200183b8

08012bf0 <_free_r>:
 8012bf0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012bf2:	2900      	cmp	r1, #0
 8012bf4:	d048      	beq.n	8012c88 <_free_r+0x98>
 8012bf6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012bfa:	9001      	str	r0, [sp, #4]
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	f1a1 0404 	sub.w	r4, r1, #4
 8012c02:	bfb8      	it	lt
 8012c04:	18e4      	addlt	r4, r4, r3
 8012c06:	f7ff ffe7 	bl	8012bd8 <__malloc_lock>
 8012c0a:	4a20      	ldr	r2, [pc, #128]	; (8012c8c <_free_r+0x9c>)
 8012c0c:	9801      	ldr	r0, [sp, #4]
 8012c0e:	6813      	ldr	r3, [r2, #0]
 8012c10:	4615      	mov	r5, r2
 8012c12:	b933      	cbnz	r3, 8012c22 <_free_r+0x32>
 8012c14:	6063      	str	r3, [r4, #4]
 8012c16:	6014      	str	r4, [r2, #0]
 8012c18:	b003      	add	sp, #12
 8012c1a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012c1e:	f7ff bfe1 	b.w	8012be4 <__malloc_unlock>
 8012c22:	42a3      	cmp	r3, r4
 8012c24:	d90b      	bls.n	8012c3e <_free_r+0x4e>
 8012c26:	6821      	ldr	r1, [r4, #0]
 8012c28:	1862      	adds	r2, r4, r1
 8012c2a:	4293      	cmp	r3, r2
 8012c2c:	bf04      	itt	eq
 8012c2e:	681a      	ldreq	r2, [r3, #0]
 8012c30:	685b      	ldreq	r3, [r3, #4]
 8012c32:	6063      	str	r3, [r4, #4]
 8012c34:	bf04      	itt	eq
 8012c36:	1852      	addeq	r2, r2, r1
 8012c38:	6022      	streq	r2, [r4, #0]
 8012c3a:	602c      	str	r4, [r5, #0]
 8012c3c:	e7ec      	b.n	8012c18 <_free_r+0x28>
 8012c3e:	461a      	mov	r2, r3
 8012c40:	685b      	ldr	r3, [r3, #4]
 8012c42:	b10b      	cbz	r3, 8012c48 <_free_r+0x58>
 8012c44:	42a3      	cmp	r3, r4
 8012c46:	d9fa      	bls.n	8012c3e <_free_r+0x4e>
 8012c48:	6811      	ldr	r1, [r2, #0]
 8012c4a:	1855      	adds	r5, r2, r1
 8012c4c:	42a5      	cmp	r5, r4
 8012c4e:	d10b      	bne.n	8012c68 <_free_r+0x78>
 8012c50:	6824      	ldr	r4, [r4, #0]
 8012c52:	4421      	add	r1, r4
 8012c54:	1854      	adds	r4, r2, r1
 8012c56:	42a3      	cmp	r3, r4
 8012c58:	6011      	str	r1, [r2, #0]
 8012c5a:	d1dd      	bne.n	8012c18 <_free_r+0x28>
 8012c5c:	681c      	ldr	r4, [r3, #0]
 8012c5e:	685b      	ldr	r3, [r3, #4]
 8012c60:	6053      	str	r3, [r2, #4]
 8012c62:	4421      	add	r1, r4
 8012c64:	6011      	str	r1, [r2, #0]
 8012c66:	e7d7      	b.n	8012c18 <_free_r+0x28>
 8012c68:	d902      	bls.n	8012c70 <_free_r+0x80>
 8012c6a:	230c      	movs	r3, #12
 8012c6c:	6003      	str	r3, [r0, #0]
 8012c6e:	e7d3      	b.n	8012c18 <_free_r+0x28>
 8012c70:	6825      	ldr	r5, [r4, #0]
 8012c72:	1961      	adds	r1, r4, r5
 8012c74:	428b      	cmp	r3, r1
 8012c76:	bf04      	itt	eq
 8012c78:	6819      	ldreq	r1, [r3, #0]
 8012c7a:	685b      	ldreq	r3, [r3, #4]
 8012c7c:	6063      	str	r3, [r4, #4]
 8012c7e:	bf04      	itt	eq
 8012c80:	1949      	addeq	r1, r1, r5
 8012c82:	6021      	streq	r1, [r4, #0]
 8012c84:	6054      	str	r4, [r2, #4]
 8012c86:	e7c7      	b.n	8012c18 <_free_r+0x28>
 8012c88:	b003      	add	sp, #12
 8012c8a:	bd30      	pop	{r4, r5, pc}
 8012c8c:	2000e208 	.word	0x2000e208

08012c90 <__sfputc_r>:
 8012c90:	6893      	ldr	r3, [r2, #8]
 8012c92:	3b01      	subs	r3, #1
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	b410      	push	{r4}
 8012c98:	6093      	str	r3, [r2, #8]
 8012c9a:	da08      	bge.n	8012cae <__sfputc_r+0x1e>
 8012c9c:	6994      	ldr	r4, [r2, #24]
 8012c9e:	42a3      	cmp	r3, r4
 8012ca0:	db01      	blt.n	8012ca6 <__sfputc_r+0x16>
 8012ca2:	290a      	cmp	r1, #10
 8012ca4:	d103      	bne.n	8012cae <__sfputc_r+0x1e>
 8012ca6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012caa:	f000 baf1 	b.w	8013290 <__swbuf_r>
 8012cae:	6813      	ldr	r3, [r2, #0]
 8012cb0:	1c58      	adds	r0, r3, #1
 8012cb2:	6010      	str	r0, [r2, #0]
 8012cb4:	7019      	strb	r1, [r3, #0]
 8012cb6:	4608      	mov	r0, r1
 8012cb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012cbc:	4770      	bx	lr

08012cbe <__sfputs_r>:
 8012cbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012cc0:	4606      	mov	r6, r0
 8012cc2:	460f      	mov	r7, r1
 8012cc4:	4614      	mov	r4, r2
 8012cc6:	18d5      	adds	r5, r2, r3
 8012cc8:	42ac      	cmp	r4, r5
 8012cca:	d101      	bne.n	8012cd0 <__sfputs_r+0x12>
 8012ccc:	2000      	movs	r0, #0
 8012cce:	e007      	b.n	8012ce0 <__sfputs_r+0x22>
 8012cd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012cd4:	463a      	mov	r2, r7
 8012cd6:	4630      	mov	r0, r6
 8012cd8:	f7ff ffda 	bl	8012c90 <__sfputc_r>
 8012cdc:	1c43      	adds	r3, r0, #1
 8012cde:	d1f3      	bne.n	8012cc8 <__sfputs_r+0xa>
 8012ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012ce4 <_vfiprintf_r>:
 8012ce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ce8:	460d      	mov	r5, r1
 8012cea:	b09d      	sub	sp, #116	; 0x74
 8012cec:	4614      	mov	r4, r2
 8012cee:	4698      	mov	r8, r3
 8012cf0:	4606      	mov	r6, r0
 8012cf2:	b118      	cbz	r0, 8012cfc <_vfiprintf_r+0x18>
 8012cf4:	6983      	ldr	r3, [r0, #24]
 8012cf6:	b90b      	cbnz	r3, 8012cfc <_vfiprintf_r+0x18>
 8012cf8:	f7ff fbe6 	bl	80124c8 <__sinit>
 8012cfc:	4b89      	ldr	r3, [pc, #548]	; (8012f24 <_vfiprintf_r+0x240>)
 8012cfe:	429d      	cmp	r5, r3
 8012d00:	d11b      	bne.n	8012d3a <_vfiprintf_r+0x56>
 8012d02:	6875      	ldr	r5, [r6, #4]
 8012d04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012d06:	07d9      	lsls	r1, r3, #31
 8012d08:	d405      	bmi.n	8012d16 <_vfiprintf_r+0x32>
 8012d0a:	89ab      	ldrh	r3, [r5, #12]
 8012d0c:	059a      	lsls	r2, r3, #22
 8012d0e:	d402      	bmi.n	8012d16 <_vfiprintf_r+0x32>
 8012d10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012d12:	f7ff fc9c 	bl	801264e <__retarget_lock_acquire_recursive>
 8012d16:	89ab      	ldrh	r3, [r5, #12]
 8012d18:	071b      	lsls	r3, r3, #28
 8012d1a:	d501      	bpl.n	8012d20 <_vfiprintf_r+0x3c>
 8012d1c:	692b      	ldr	r3, [r5, #16]
 8012d1e:	b9eb      	cbnz	r3, 8012d5c <_vfiprintf_r+0x78>
 8012d20:	4629      	mov	r1, r5
 8012d22:	4630      	mov	r0, r6
 8012d24:	f000 fb06 	bl	8013334 <__swsetup_r>
 8012d28:	b1c0      	cbz	r0, 8012d5c <_vfiprintf_r+0x78>
 8012d2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012d2c:	07dc      	lsls	r4, r3, #31
 8012d2e:	d50e      	bpl.n	8012d4e <_vfiprintf_r+0x6a>
 8012d30:	f04f 30ff 	mov.w	r0, #4294967295
 8012d34:	b01d      	add	sp, #116	; 0x74
 8012d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d3a:	4b7b      	ldr	r3, [pc, #492]	; (8012f28 <_vfiprintf_r+0x244>)
 8012d3c:	429d      	cmp	r5, r3
 8012d3e:	d101      	bne.n	8012d44 <_vfiprintf_r+0x60>
 8012d40:	68b5      	ldr	r5, [r6, #8]
 8012d42:	e7df      	b.n	8012d04 <_vfiprintf_r+0x20>
 8012d44:	4b79      	ldr	r3, [pc, #484]	; (8012f2c <_vfiprintf_r+0x248>)
 8012d46:	429d      	cmp	r5, r3
 8012d48:	bf08      	it	eq
 8012d4a:	68f5      	ldreq	r5, [r6, #12]
 8012d4c:	e7da      	b.n	8012d04 <_vfiprintf_r+0x20>
 8012d4e:	89ab      	ldrh	r3, [r5, #12]
 8012d50:	0598      	lsls	r0, r3, #22
 8012d52:	d4ed      	bmi.n	8012d30 <_vfiprintf_r+0x4c>
 8012d54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012d56:	f7ff fc7b 	bl	8012650 <__retarget_lock_release_recursive>
 8012d5a:	e7e9      	b.n	8012d30 <_vfiprintf_r+0x4c>
 8012d5c:	2300      	movs	r3, #0
 8012d5e:	9309      	str	r3, [sp, #36]	; 0x24
 8012d60:	2320      	movs	r3, #32
 8012d62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012d66:	f8cd 800c 	str.w	r8, [sp, #12]
 8012d6a:	2330      	movs	r3, #48	; 0x30
 8012d6c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012f30 <_vfiprintf_r+0x24c>
 8012d70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012d74:	f04f 0901 	mov.w	r9, #1
 8012d78:	4623      	mov	r3, r4
 8012d7a:	469a      	mov	sl, r3
 8012d7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012d80:	b10a      	cbz	r2, 8012d86 <_vfiprintf_r+0xa2>
 8012d82:	2a25      	cmp	r2, #37	; 0x25
 8012d84:	d1f9      	bne.n	8012d7a <_vfiprintf_r+0x96>
 8012d86:	ebba 0b04 	subs.w	fp, sl, r4
 8012d8a:	d00b      	beq.n	8012da4 <_vfiprintf_r+0xc0>
 8012d8c:	465b      	mov	r3, fp
 8012d8e:	4622      	mov	r2, r4
 8012d90:	4629      	mov	r1, r5
 8012d92:	4630      	mov	r0, r6
 8012d94:	f7ff ff93 	bl	8012cbe <__sfputs_r>
 8012d98:	3001      	adds	r0, #1
 8012d9a:	f000 80aa 	beq.w	8012ef2 <_vfiprintf_r+0x20e>
 8012d9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012da0:	445a      	add	r2, fp
 8012da2:	9209      	str	r2, [sp, #36]	; 0x24
 8012da4:	f89a 3000 	ldrb.w	r3, [sl]
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	f000 80a2 	beq.w	8012ef2 <_vfiprintf_r+0x20e>
 8012dae:	2300      	movs	r3, #0
 8012db0:	f04f 32ff 	mov.w	r2, #4294967295
 8012db4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012db8:	f10a 0a01 	add.w	sl, sl, #1
 8012dbc:	9304      	str	r3, [sp, #16]
 8012dbe:	9307      	str	r3, [sp, #28]
 8012dc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012dc4:	931a      	str	r3, [sp, #104]	; 0x68
 8012dc6:	4654      	mov	r4, sl
 8012dc8:	2205      	movs	r2, #5
 8012dca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012dce:	4858      	ldr	r0, [pc, #352]	; (8012f30 <_vfiprintf_r+0x24c>)
 8012dd0:	f7ed fa1e 	bl	8000210 <memchr>
 8012dd4:	9a04      	ldr	r2, [sp, #16]
 8012dd6:	b9d8      	cbnz	r0, 8012e10 <_vfiprintf_r+0x12c>
 8012dd8:	06d1      	lsls	r1, r2, #27
 8012dda:	bf44      	itt	mi
 8012ddc:	2320      	movmi	r3, #32
 8012dde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012de2:	0713      	lsls	r3, r2, #28
 8012de4:	bf44      	itt	mi
 8012de6:	232b      	movmi	r3, #43	; 0x2b
 8012de8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012dec:	f89a 3000 	ldrb.w	r3, [sl]
 8012df0:	2b2a      	cmp	r3, #42	; 0x2a
 8012df2:	d015      	beq.n	8012e20 <_vfiprintf_r+0x13c>
 8012df4:	9a07      	ldr	r2, [sp, #28]
 8012df6:	4654      	mov	r4, sl
 8012df8:	2000      	movs	r0, #0
 8012dfa:	f04f 0c0a 	mov.w	ip, #10
 8012dfe:	4621      	mov	r1, r4
 8012e00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012e04:	3b30      	subs	r3, #48	; 0x30
 8012e06:	2b09      	cmp	r3, #9
 8012e08:	d94e      	bls.n	8012ea8 <_vfiprintf_r+0x1c4>
 8012e0a:	b1b0      	cbz	r0, 8012e3a <_vfiprintf_r+0x156>
 8012e0c:	9207      	str	r2, [sp, #28]
 8012e0e:	e014      	b.n	8012e3a <_vfiprintf_r+0x156>
 8012e10:	eba0 0308 	sub.w	r3, r0, r8
 8012e14:	fa09 f303 	lsl.w	r3, r9, r3
 8012e18:	4313      	orrs	r3, r2
 8012e1a:	9304      	str	r3, [sp, #16]
 8012e1c:	46a2      	mov	sl, r4
 8012e1e:	e7d2      	b.n	8012dc6 <_vfiprintf_r+0xe2>
 8012e20:	9b03      	ldr	r3, [sp, #12]
 8012e22:	1d19      	adds	r1, r3, #4
 8012e24:	681b      	ldr	r3, [r3, #0]
 8012e26:	9103      	str	r1, [sp, #12]
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	bfbb      	ittet	lt
 8012e2c:	425b      	neglt	r3, r3
 8012e2e:	f042 0202 	orrlt.w	r2, r2, #2
 8012e32:	9307      	strge	r3, [sp, #28]
 8012e34:	9307      	strlt	r3, [sp, #28]
 8012e36:	bfb8      	it	lt
 8012e38:	9204      	strlt	r2, [sp, #16]
 8012e3a:	7823      	ldrb	r3, [r4, #0]
 8012e3c:	2b2e      	cmp	r3, #46	; 0x2e
 8012e3e:	d10c      	bne.n	8012e5a <_vfiprintf_r+0x176>
 8012e40:	7863      	ldrb	r3, [r4, #1]
 8012e42:	2b2a      	cmp	r3, #42	; 0x2a
 8012e44:	d135      	bne.n	8012eb2 <_vfiprintf_r+0x1ce>
 8012e46:	9b03      	ldr	r3, [sp, #12]
 8012e48:	1d1a      	adds	r2, r3, #4
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	9203      	str	r2, [sp, #12]
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	bfb8      	it	lt
 8012e52:	f04f 33ff 	movlt.w	r3, #4294967295
 8012e56:	3402      	adds	r4, #2
 8012e58:	9305      	str	r3, [sp, #20]
 8012e5a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012f40 <_vfiprintf_r+0x25c>
 8012e5e:	7821      	ldrb	r1, [r4, #0]
 8012e60:	2203      	movs	r2, #3
 8012e62:	4650      	mov	r0, sl
 8012e64:	f7ed f9d4 	bl	8000210 <memchr>
 8012e68:	b140      	cbz	r0, 8012e7c <_vfiprintf_r+0x198>
 8012e6a:	2340      	movs	r3, #64	; 0x40
 8012e6c:	eba0 000a 	sub.w	r0, r0, sl
 8012e70:	fa03 f000 	lsl.w	r0, r3, r0
 8012e74:	9b04      	ldr	r3, [sp, #16]
 8012e76:	4303      	orrs	r3, r0
 8012e78:	3401      	adds	r4, #1
 8012e7a:	9304      	str	r3, [sp, #16]
 8012e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012e80:	482c      	ldr	r0, [pc, #176]	; (8012f34 <_vfiprintf_r+0x250>)
 8012e82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012e86:	2206      	movs	r2, #6
 8012e88:	f7ed f9c2 	bl	8000210 <memchr>
 8012e8c:	2800      	cmp	r0, #0
 8012e8e:	d03f      	beq.n	8012f10 <_vfiprintf_r+0x22c>
 8012e90:	4b29      	ldr	r3, [pc, #164]	; (8012f38 <_vfiprintf_r+0x254>)
 8012e92:	bb1b      	cbnz	r3, 8012edc <_vfiprintf_r+0x1f8>
 8012e94:	9b03      	ldr	r3, [sp, #12]
 8012e96:	3307      	adds	r3, #7
 8012e98:	f023 0307 	bic.w	r3, r3, #7
 8012e9c:	3308      	adds	r3, #8
 8012e9e:	9303      	str	r3, [sp, #12]
 8012ea0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ea2:	443b      	add	r3, r7
 8012ea4:	9309      	str	r3, [sp, #36]	; 0x24
 8012ea6:	e767      	b.n	8012d78 <_vfiprintf_r+0x94>
 8012ea8:	fb0c 3202 	mla	r2, ip, r2, r3
 8012eac:	460c      	mov	r4, r1
 8012eae:	2001      	movs	r0, #1
 8012eb0:	e7a5      	b.n	8012dfe <_vfiprintf_r+0x11a>
 8012eb2:	2300      	movs	r3, #0
 8012eb4:	3401      	adds	r4, #1
 8012eb6:	9305      	str	r3, [sp, #20]
 8012eb8:	4619      	mov	r1, r3
 8012eba:	f04f 0c0a 	mov.w	ip, #10
 8012ebe:	4620      	mov	r0, r4
 8012ec0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012ec4:	3a30      	subs	r2, #48	; 0x30
 8012ec6:	2a09      	cmp	r2, #9
 8012ec8:	d903      	bls.n	8012ed2 <_vfiprintf_r+0x1ee>
 8012eca:	2b00      	cmp	r3, #0
 8012ecc:	d0c5      	beq.n	8012e5a <_vfiprintf_r+0x176>
 8012ece:	9105      	str	r1, [sp, #20]
 8012ed0:	e7c3      	b.n	8012e5a <_vfiprintf_r+0x176>
 8012ed2:	fb0c 2101 	mla	r1, ip, r1, r2
 8012ed6:	4604      	mov	r4, r0
 8012ed8:	2301      	movs	r3, #1
 8012eda:	e7f0      	b.n	8012ebe <_vfiprintf_r+0x1da>
 8012edc:	ab03      	add	r3, sp, #12
 8012ede:	9300      	str	r3, [sp, #0]
 8012ee0:	462a      	mov	r2, r5
 8012ee2:	4b16      	ldr	r3, [pc, #88]	; (8012f3c <_vfiprintf_r+0x258>)
 8012ee4:	a904      	add	r1, sp, #16
 8012ee6:	4630      	mov	r0, r6
 8012ee8:	f3af 8000 	nop.w
 8012eec:	4607      	mov	r7, r0
 8012eee:	1c78      	adds	r0, r7, #1
 8012ef0:	d1d6      	bne.n	8012ea0 <_vfiprintf_r+0x1bc>
 8012ef2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012ef4:	07d9      	lsls	r1, r3, #31
 8012ef6:	d405      	bmi.n	8012f04 <_vfiprintf_r+0x220>
 8012ef8:	89ab      	ldrh	r3, [r5, #12]
 8012efa:	059a      	lsls	r2, r3, #22
 8012efc:	d402      	bmi.n	8012f04 <_vfiprintf_r+0x220>
 8012efe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012f00:	f7ff fba6 	bl	8012650 <__retarget_lock_release_recursive>
 8012f04:	89ab      	ldrh	r3, [r5, #12]
 8012f06:	065b      	lsls	r3, r3, #25
 8012f08:	f53f af12 	bmi.w	8012d30 <_vfiprintf_r+0x4c>
 8012f0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012f0e:	e711      	b.n	8012d34 <_vfiprintf_r+0x50>
 8012f10:	ab03      	add	r3, sp, #12
 8012f12:	9300      	str	r3, [sp, #0]
 8012f14:	462a      	mov	r2, r5
 8012f16:	4b09      	ldr	r3, [pc, #36]	; (8012f3c <_vfiprintf_r+0x258>)
 8012f18:	a904      	add	r1, sp, #16
 8012f1a:	4630      	mov	r0, r6
 8012f1c:	f000 f880 	bl	8013020 <_printf_i>
 8012f20:	e7e4      	b.n	8012eec <_vfiprintf_r+0x208>
 8012f22:	bf00      	nop
 8012f24:	080163d8 	.word	0x080163d8
 8012f28:	080163f8 	.word	0x080163f8
 8012f2c:	080163b8 	.word	0x080163b8
 8012f30:	080164ce 	.word	0x080164ce
 8012f34:	080164d8 	.word	0x080164d8
 8012f38:	00000000 	.word	0x00000000
 8012f3c:	08012cbf 	.word	0x08012cbf
 8012f40:	080164d4 	.word	0x080164d4

08012f44 <_printf_common>:
 8012f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012f48:	4616      	mov	r6, r2
 8012f4a:	4699      	mov	r9, r3
 8012f4c:	688a      	ldr	r2, [r1, #8]
 8012f4e:	690b      	ldr	r3, [r1, #16]
 8012f50:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012f54:	4293      	cmp	r3, r2
 8012f56:	bfb8      	it	lt
 8012f58:	4613      	movlt	r3, r2
 8012f5a:	6033      	str	r3, [r6, #0]
 8012f5c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012f60:	4607      	mov	r7, r0
 8012f62:	460c      	mov	r4, r1
 8012f64:	b10a      	cbz	r2, 8012f6a <_printf_common+0x26>
 8012f66:	3301      	adds	r3, #1
 8012f68:	6033      	str	r3, [r6, #0]
 8012f6a:	6823      	ldr	r3, [r4, #0]
 8012f6c:	0699      	lsls	r1, r3, #26
 8012f6e:	bf42      	ittt	mi
 8012f70:	6833      	ldrmi	r3, [r6, #0]
 8012f72:	3302      	addmi	r3, #2
 8012f74:	6033      	strmi	r3, [r6, #0]
 8012f76:	6825      	ldr	r5, [r4, #0]
 8012f78:	f015 0506 	ands.w	r5, r5, #6
 8012f7c:	d106      	bne.n	8012f8c <_printf_common+0x48>
 8012f7e:	f104 0a19 	add.w	sl, r4, #25
 8012f82:	68e3      	ldr	r3, [r4, #12]
 8012f84:	6832      	ldr	r2, [r6, #0]
 8012f86:	1a9b      	subs	r3, r3, r2
 8012f88:	42ab      	cmp	r3, r5
 8012f8a:	dc26      	bgt.n	8012fda <_printf_common+0x96>
 8012f8c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012f90:	1e13      	subs	r3, r2, #0
 8012f92:	6822      	ldr	r2, [r4, #0]
 8012f94:	bf18      	it	ne
 8012f96:	2301      	movne	r3, #1
 8012f98:	0692      	lsls	r2, r2, #26
 8012f9a:	d42b      	bmi.n	8012ff4 <_printf_common+0xb0>
 8012f9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012fa0:	4649      	mov	r1, r9
 8012fa2:	4638      	mov	r0, r7
 8012fa4:	47c0      	blx	r8
 8012fa6:	3001      	adds	r0, #1
 8012fa8:	d01e      	beq.n	8012fe8 <_printf_common+0xa4>
 8012faa:	6823      	ldr	r3, [r4, #0]
 8012fac:	68e5      	ldr	r5, [r4, #12]
 8012fae:	6832      	ldr	r2, [r6, #0]
 8012fb0:	f003 0306 	and.w	r3, r3, #6
 8012fb4:	2b04      	cmp	r3, #4
 8012fb6:	bf08      	it	eq
 8012fb8:	1aad      	subeq	r5, r5, r2
 8012fba:	68a3      	ldr	r3, [r4, #8]
 8012fbc:	6922      	ldr	r2, [r4, #16]
 8012fbe:	bf0c      	ite	eq
 8012fc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012fc4:	2500      	movne	r5, #0
 8012fc6:	4293      	cmp	r3, r2
 8012fc8:	bfc4      	itt	gt
 8012fca:	1a9b      	subgt	r3, r3, r2
 8012fcc:	18ed      	addgt	r5, r5, r3
 8012fce:	2600      	movs	r6, #0
 8012fd0:	341a      	adds	r4, #26
 8012fd2:	42b5      	cmp	r5, r6
 8012fd4:	d11a      	bne.n	801300c <_printf_common+0xc8>
 8012fd6:	2000      	movs	r0, #0
 8012fd8:	e008      	b.n	8012fec <_printf_common+0xa8>
 8012fda:	2301      	movs	r3, #1
 8012fdc:	4652      	mov	r2, sl
 8012fde:	4649      	mov	r1, r9
 8012fe0:	4638      	mov	r0, r7
 8012fe2:	47c0      	blx	r8
 8012fe4:	3001      	adds	r0, #1
 8012fe6:	d103      	bne.n	8012ff0 <_printf_common+0xac>
 8012fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8012fec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ff0:	3501      	adds	r5, #1
 8012ff2:	e7c6      	b.n	8012f82 <_printf_common+0x3e>
 8012ff4:	18e1      	adds	r1, r4, r3
 8012ff6:	1c5a      	adds	r2, r3, #1
 8012ff8:	2030      	movs	r0, #48	; 0x30
 8012ffa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8012ffe:	4422      	add	r2, r4
 8013000:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8013004:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8013008:	3302      	adds	r3, #2
 801300a:	e7c7      	b.n	8012f9c <_printf_common+0x58>
 801300c:	2301      	movs	r3, #1
 801300e:	4622      	mov	r2, r4
 8013010:	4649      	mov	r1, r9
 8013012:	4638      	mov	r0, r7
 8013014:	47c0      	blx	r8
 8013016:	3001      	adds	r0, #1
 8013018:	d0e6      	beq.n	8012fe8 <_printf_common+0xa4>
 801301a:	3601      	adds	r6, #1
 801301c:	e7d9      	b.n	8012fd2 <_printf_common+0x8e>
	...

08013020 <_printf_i>:
 8013020:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013024:	460c      	mov	r4, r1
 8013026:	4691      	mov	r9, r2
 8013028:	7e27      	ldrb	r7, [r4, #24]
 801302a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801302c:	2f78      	cmp	r7, #120	; 0x78
 801302e:	4680      	mov	r8, r0
 8013030:	469a      	mov	sl, r3
 8013032:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013036:	d807      	bhi.n	8013048 <_printf_i+0x28>
 8013038:	2f62      	cmp	r7, #98	; 0x62
 801303a:	d80a      	bhi.n	8013052 <_printf_i+0x32>
 801303c:	2f00      	cmp	r7, #0
 801303e:	f000 80d8 	beq.w	80131f2 <_printf_i+0x1d2>
 8013042:	2f58      	cmp	r7, #88	; 0x58
 8013044:	f000 80a3 	beq.w	801318e <_printf_i+0x16e>
 8013048:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801304c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8013050:	e03a      	b.n	80130c8 <_printf_i+0xa8>
 8013052:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8013056:	2b15      	cmp	r3, #21
 8013058:	d8f6      	bhi.n	8013048 <_printf_i+0x28>
 801305a:	a001      	add	r0, pc, #4	; (adr r0, 8013060 <_printf_i+0x40>)
 801305c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8013060:	080130b9 	.word	0x080130b9
 8013064:	080130cd 	.word	0x080130cd
 8013068:	08013049 	.word	0x08013049
 801306c:	08013049 	.word	0x08013049
 8013070:	08013049 	.word	0x08013049
 8013074:	08013049 	.word	0x08013049
 8013078:	080130cd 	.word	0x080130cd
 801307c:	08013049 	.word	0x08013049
 8013080:	08013049 	.word	0x08013049
 8013084:	08013049 	.word	0x08013049
 8013088:	08013049 	.word	0x08013049
 801308c:	080131d9 	.word	0x080131d9
 8013090:	080130fd 	.word	0x080130fd
 8013094:	080131bb 	.word	0x080131bb
 8013098:	08013049 	.word	0x08013049
 801309c:	08013049 	.word	0x08013049
 80130a0:	080131fb 	.word	0x080131fb
 80130a4:	08013049 	.word	0x08013049
 80130a8:	080130fd 	.word	0x080130fd
 80130ac:	08013049 	.word	0x08013049
 80130b0:	08013049 	.word	0x08013049
 80130b4:	080131c3 	.word	0x080131c3
 80130b8:	680b      	ldr	r3, [r1, #0]
 80130ba:	1d1a      	adds	r2, r3, #4
 80130bc:	681b      	ldr	r3, [r3, #0]
 80130be:	600a      	str	r2, [r1, #0]
 80130c0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80130c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80130c8:	2301      	movs	r3, #1
 80130ca:	e0a3      	b.n	8013214 <_printf_i+0x1f4>
 80130cc:	6825      	ldr	r5, [r4, #0]
 80130ce:	6808      	ldr	r0, [r1, #0]
 80130d0:	062e      	lsls	r6, r5, #24
 80130d2:	f100 0304 	add.w	r3, r0, #4
 80130d6:	d50a      	bpl.n	80130ee <_printf_i+0xce>
 80130d8:	6805      	ldr	r5, [r0, #0]
 80130da:	600b      	str	r3, [r1, #0]
 80130dc:	2d00      	cmp	r5, #0
 80130de:	da03      	bge.n	80130e8 <_printf_i+0xc8>
 80130e0:	232d      	movs	r3, #45	; 0x2d
 80130e2:	426d      	negs	r5, r5
 80130e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80130e8:	485e      	ldr	r0, [pc, #376]	; (8013264 <_printf_i+0x244>)
 80130ea:	230a      	movs	r3, #10
 80130ec:	e019      	b.n	8013122 <_printf_i+0x102>
 80130ee:	f015 0f40 	tst.w	r5, #64	; 0x40
 80130f2:	6805      	ldr	r5, [r0, #0]
 80130f4:	600b      	str	r3, [r1, #0]
 80130f6:	bf18      	it	ne
 80130f8:	b22d      	sxthne	r5, r5
 80130fa:	e7ef      	b.n	80130dc <_printf_i+0xbc>
 80130fc:	680b      	ldr	r3, [r1, #0]
 80130fe:	6825      	ldr	r5, [r4, #0]
 8013100:	1d18      	adds	r0, r3, #4
 8013102:	6008      	str	r0, [r1, #0]
 8013104:	0628      	lsls	r0, r5, #24
 8013106:	d501      	bpl.n	801310c <_printf_i+0xec>
 8013108:	681d      	ldr	r5, [r3, #0]
 801310a:	e002      	b.n	8013112 <_printf_i+0xf2>
 801310c:	0669      	lsls	r1, r5, #25
 801310e:	d5fb      	bpl.n	8013108 <_printf_i+0xe8>
 8013110:	881d      	ldrh	r5, [r3, #0]
 8013112:	4854      	ldr	r0, [pc, #336]	; (8013264 <_printf_i+0x244>)
 8013114:	2f6f      	cmp	r7, #111	; 0x6f
 8013116:	bf0c      	ite	eq
 8013118:	2308      	moveq	r3, #8
 801311a:	230a      	movne	r3, #10
 801311c:	2100      	movs	r1, #0
 801311e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013122:	6866      	ldr	r6, [r4, #4]
 8013124:	60a6      	str	r6, [r4, #8]
 8013126:	2e00      	cmp	r6, #0
 8013128:	bfa2      	ittt	ge
 801312a:	6821      	ldrge	r1, [r4, #0]
 801312c:	f021 0104 	bicge.w	r1, r1, #4
 8013130:	6021      	strge	r1, [r4, #0]
 8013132:	b90d      	cbnz	r5, 8013138 <_printf_i+0x118>
 8013134:	2e00      	cmp	r6, #0
 8013136:	d04d      	beq.n	80131d4 <_printf_i+0x1b4>
 8013138:	4616      	mov	r6, r2
 801313a:	fbb5 f1f3 	udiv	r1, r5, r3
 801313e:	fb03 5711 	mls	r7, r3, r1, r5
 8013142:	5dc7      	ldrb	r7, [r0, r7]
 8013144:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013148:	462f      	mov	r7, r5
 801314a:	42bb      	cmp	r3, r7
 801314c:	460d      	mov	r5, r1
 801314e:	d9f4      	bls.n	801313a <_printf_i+0x11a>
 8013150:	2b08      	cmp	r3, #8
 8013152:	d10b      	bne.n	801316c <_printf_i+0x14c>
 8013154:	6823      	ldr	r3, [r4, #0]
 8013156:	07df      	lsls	r7, r3, #31
 8013158:	d508      	bpl.n	801316c <_printf_i+0x14c>
 801315a:	6923      	ldr	r3, [r4, #16]
 801315c:	6861      	ldr	r1, [r4, #4]
 801315e:	4299      	cmp	r1, r3
 8013160:	bfde      	ittt	le
 8013162:	2330      	movle	r3, #48	; 0x30
 8013164:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013168:	f106 36ff 	addle.w	r6, r6, #4294967295
 801316c:	1b92      	subs	r2, r2, r6
 801316e:	6122      	str	r2, [r4, #16]
 8013170:	f8cd a000 	str.w	sl, [sp]
 8013174:	464b      	mov	r3, r9
 8013176:	aa03      	add	r2, sp, #12
 8013178:	4621      	mov	r1, r4
 801317a:	4640      	mov	r0, r8
 801317c:	f7ff fee2 	bl	8012f44 <_printf_common>
 8013180:	3001      	adds	r0, #1
 8013182:	d14c      	bne.n	801321e <_printf_i+0x1fe>
 8013184:	f04f 30ff 	mov.w	r0, #4294967295
 8013188:	b004      	add	sp, #16
 801318a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801318e:	4835      	ldr	r0, [pc, #212]	; (8013264 <_printf_i+0x244>)
 8013190:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8013194:	6823      	ldr	r3, [r4, #0]
 8013196:	680e      	ldr	r6, [r1, #0]
 8013198:	061f      	lsls	r7, r3, #24
 801319a:	f856 5b04 	ldr.w	r5, [r6], #4
 801319e:	600e      	str	r6, [r1, #0]
 80131a0:	d514      	bpl.n	80131cc <_printf_i+0x1ac>
 80131a2:	07d9      	lsls	r1, r3, #31
 80131a4:	bf44      	itt	mi
 80131a6:	f043 0320 	orrmi.w	r3, r3, #32
 80131aa:	6023      	strmi	r3, [r4, #0]
 80131ac:	b91d      	cbnz	r5, 80131b6 <_printf_i+0x196>
 80131ae:	6823      	ldr	r3, [r4, #0]
 80131b0:	f023 0320 	bic.w	r3, r3, #32
 80131b4:	6023      	str	r3, [r4, #0]
 80131b6:	2310      	movs	r3, #16
 80131b8:	e7b0      	b.n	801311c <_printf_i+0xfc>
 80131ba:	6823      	ldr	r3, [r4, #0]
 80131bc:	f043 0320 	orr.w	r3, r3, #32
 80131c0:	6023      	str	r3, [r4, #0]
 80131c2:	2378      	movs	r3, #120	; 0x78
 80131c4:	4828      	ldr	r0, [pc, #160]	; (8013268 <_printf_i+0x248>)
 80131c6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80131ca:	e7e3      	b.n	8013194 <_printf_i+0x174>
 80131cc:	065e      	lsls	r6, r3, #25
 80131ce:	bf48      	it	mi
 80131d0:	b2ad      	uxthmi	r5, r5
 80131d2:	e7e6      	b.n	80131a2 <_printf_i+0x182>
 80131d4:	4616      	mov	r6, r2
 80131d6:	e7bb      	b.n	8013150 <_printf_i+0x130>
 80131d8:	680b      	ldr	r3, [r1, #0]
 80131da:	6826      	ldr	r6, [r4, #0]
 80131dc:	6960      	ldr	r0, [r4, #20]
 80131de:	1d1d      	adds	r5, r3, #4
 80131e0:	600d      	str	r5, [r1, #0]
 80131e2:	0635      	lsls	r5, r6, #24
 80131e4:	681b      	ldr	r3, [r3, #0]
 80131e6:	d501      	bpl.n	80131ec <_printf_i+0x1cc>
 80131e8:	6018      	str	r0, [r3, #0]
 80131ea:	e002      	b.n	80131f2 <_printf_i+0x1d2>
 80131ec:	0671      	lsls	r1, r6, #25
 80131ee:	d5fb      	bpl.n	80131e8 <_printf_i+0x1c8>
 80131f0:	8018      	strh	r0, [r3, #0]
 80131f2:	2300      	movs	r3, #0
 80131f4:	6123      	str	r3, [r4, #16]
 80131f6:	4616      	mov	r6, r2
 80131f8:	e7ba      	b.n	8013170 <_printf_i+0x150>
 80131fa:	680b      	ldr	r3, [r1, #0]
 80131fc:	1d1a      	adds	r2, r3, #4
 80131fe:	600a      	str	r2, [r1, #0]
 8013200:	681e      	ldr	r6, [r3, #0]
 8013202:	6862      	ldr	r2, [r4, #4]
 8013204:	2100      	movs	r1, #0
 8013206:	4630      	mov	r0, r6
 8013208:	f7ed f802 	bl	8000210 <memchr>
 801320c:	b108      	cbz	r0, 8013212 <_printf_i+0x1f2>
 801320e:	1b80      	subs	r0, r0, r6
 8013210:	6060      	str	r0, [r4, #4]
 8013212:	6863      	ldr	r3, [r4, #4]
 8013214:	6123      	str	r3, [r4, #16]
 8013216:	2300      	movs	r3, #0
 8013218:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801321c:	e7a8      	b.n	8013170 <_printf_i+0x150>
 801321e:	6923      	ldr	r3, [r4, #16]
 8013220:	4632      	mov	r2, r6
 8013222:	4649      	mov	r1, r9
 8013224:	4640      	mov	r0, r8
 8013226:	47d0      	blx	sl
 8013228:	3001      	adds	r0, #1
 801322a:	d0ab      	beq.n	8013184 <_printf_i+0x164>
 801322c:	6823      	ldr	r3, [r4, #0]
 801322e:	079b      	lsls	r3, r3, #30
 8013230:	d413      	bmi.n	801325a <_printf_i+0x23a>
 8013232:	68e0      	ldr	r0, [r4, #12]
 8013234:	9b03      	ldr	r3, [sp, #12]
 8013236:	4298      	cmp	r0, r3
 8013238:	bfb8      	it	lt
 801323a:	4618      	movlt	r0, r3
 801323c:	e7a4      	b.n	8013188 <_printf_i+0x168>
 801323e:	2301      	movs	r3, #1
 8013240:	4632      	mov	r2, r6
 8013242:	4649      	mov	r1, r9
 8013244:	4640      	mov	r0, r8
 8013246:	47d0      	blx	sl
 8013248:	3001      	adds	r0, #1
 801324a:	d09b      	beq.n	8013184 <_printf_i+0x164>
 801324c:	3501      	adds	r5, #1
 801324e:	68e3      	ldr	r3, [r4, #12]
 8013250:	9903      	ldr	r1, [sp, #12]
 8013252:	1a5b      	subs	r3, r3, r1
 8013254:	42ab      	cmp	r3, r5
 8013256:	dcf2      	bgt.n	801323e <_printf_i+0x21e>
 8013258:	e7eb      	b.n	8013232 <_printf_i+0x212>
 801325a:	2500      	movs	r5, #0
 801325c:	f104 0619 	add.w	r6, r4, #25
 8013260:	e7f5      	b.n	801324e <_printf_i+0x22e>
 8013262:	bf00      	nop
 8013264:	080164df 	.word	0x080164df
 8013268:	080164f0 	.word	0x080164f0

0801326c <_read_r>:
 801326c:	b538      	push	{r3, r4, r5, lr}
 801326e:	4d07      	ldr	r5, [pc, #28]	; (801328c <_read_r+0x20>)
 8013270:	4604      	mov	r4, r0
 8013272:	4608      	mov	r0, r1
 8013274:	4611      	mov	r1, r2
 8013276:	2200      	movs	r2, #0
 8013278:	602a      	str	r2, [r5, #0]
 801327a:	461a      	mov	r2, r3
 801327c:	f7ee fb7c 	bl	8001978 <_read>
 8013280:	1c43      	adds	r3, r0, #1
 8013282:	d102      	bne.n	801328a <_read_r+0x1e>
 8013284:	682b      	ldr	r3, [r5, #0]
 8013286:	b103      	cbz	r3, 801328a <_read_r+0x1e>
 8013288:	6023      	str	r3, [r4, #0]
 801328a:	bd38      	pop	{r3, r4, r5, pc}
 801328c:	200183ac 	.word	0x200183ac

08013290 <__swbuf_r>:
 8013290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013292:	460e      	mov	r6, r1
 8013294:	4614      	mov	r4, r2
 8013296:	4605      	mov	r5, r0
 8013298:	b118      	cbz	r0, 80132a2 <__swbuf_r+0x12>
 801329a:	6983      	ldr	r3, [r0, #24]
 801329c:	b90b      	cbnz	r3, 80132a2 <__swbuf_r+0x12>
 801329e:	f7ff f913 	bl	80124c8 <__sinit>
 80132a2:	4b21      	ldr	r3, [pc, #132]	; (8013328 <__swbuf_r+0x98>)
 80132a4:	429c      	cmp	r4, r3
 80132a6:	d12b      	bne.n	8013300 <__swbuf_r+0x70>
 80132a8:	686c      	ldr	r4, [r5, #4]
 80132aa:	69a3      	ldr	r3, [r4, #24]
 80132ac:	60a3      	str	r3, [r4, #8]
 80132ae:	89a3      	ldrh	r3, [r4, #12]
 80132b0:	071a      	lsls	r2, r3, #28
 80132b2:	d52f      	bpl.n	8013314 <__swbuf_r+0x84>
 80132b4:	6923      	ldr	r3, [r4, #16]
 80132b6:	b36b      	cbz	r3, 8013314 <__swbuf_r+0x84>
 80132b8:	6923      	ldr	r3, [r4, #16]
 80132ba:	6820      	ldr	r0, [r4, #0]
 80132bc:	1ac0      	subs	r0, r0, r3
 80132be:	6963      	ldr	r3, [r4, #20]
 80132c0:	b2f6      	uxtb	r6, r6
 80132c2:	4283      	cmp	r3, r0
 80132c4:	4637      	mov	r7, r6
 80132c6:	dc04      	bgt.n	80132d2 <__swbuf_r+0x42>
 80132c8:	4621      	mov	r1, r4
 80132ca:	4628      	mov	r0, r5
 80132cc:	f7ff fc1c 	bl	8012b08 <_fflush_r>
 80132d0:	bb30      	cbnz	r0, 8013320 <__swbuf_r+0x90>
 80132d2:	68a3      	ldr	r3, [r4, #8]
 80132d4:	3b01      	subs	r3, #1
 80132d6:	60a3      	str	r3, [r4, #8]
 80132d8:	6823      	ldr	r3, [r4, #0]
 80132da:	1c5a      	adds	r2, r3, #1
 80132dc:	6022      	str	r2, [r4, #0]
 80132de:	701e      	strb	r6, [r3, #0]
 80132e0:	6963      	ldr	r3, [r4, #20]
 80132e2:	3001      	adds	r0, #1
 80132e4:	4283      	cmp	r3, r0
 80132e6:	d004      	beq.n	80132f2 <__swbuf_r+0x62>
 80132e8:	89a3      	ldrh	r3, [r4, #12]
 80132ea:	07db      	lsls	r3, r3, #31
 80132ec:	d506      	bpl.n	80132fc <__swbuf_r+0x6c>
 80132ee:	2e0a      	cmp	r6, #10
 80132f0:	d104      	bne.n	80132fc <__swbuf_r+0x6c>
 80132f2:	4621      	mov	r1, r4
 80132f4:	4628      	mov	r0, r5
 80132f6:	f7ff fc07 	bl	8012b08 <_fflush_r>
 80132fa:	b988      	cbnz	r0, 8013320 <__swbuf_r+0x90>
 80132fc:	4638      	mov	r0, r7
 80132fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013300:	4b0a      	ldr	r3, [pc, #40]	; (801332c <__swbuf_r+0x9c>)
 8013302:	429c      	cmp	r4, r3
 8013304:	d101      	bne.n	801330a <__swbuf_r+0x7a>
 8013306:	68ac      	ldr	r4, [r5, #8]
 8013308:	e7cf      	b.n	80132aa <__swbuf_r+0x1a>
 801330a:	4b09      	ldr	r3, [pc, #36]	; (8013330 <__swbuf_r+0xa0>)
 801330c:	429c      	cmp	r4, r3
 801330e:	bf08      	it	eq
 8013310:	68ec      	ldreq	r4, [r5, #12]
 8013312:	e7ca      	b.n	80132aa <__swbuf_r+0x1a>
 8013314:	4621      	mov	r1, r4
 8013316:	4628      	mov	r0, r5
 8013318:	f000 f80c 	bl	8013334 <__swsetup_r>
 801331c:	2800      	cmp	r0, #0
 801331e:	d0cb      	beq.n	80132b8 <__swbuf_r+0x28>
 8013320:	f04f 37ff 	mov.w	r7, #4294967295
 8013324:	e7ea      	b.n	80132fc <__swbuf_r+0x6c>
 8013326:	bf00      	nop
 8013328:	080163d8 	.word	0x080163d8
 801332c:	080163f8 	.word	0x080163f8
 8013330:	080163b8 	.word	0x080163b8

08013334 <__swsetup_r>:
 8013334:	4b32      	ldr	r3, [pc, #200]	; (8013400 <__swsetup_r+0xcc>)
 8013336:	b570      	push	{r4, r5, r6, lr}
 8013338:	681d      	ldr	r5, [r3, #0]
 801333a:	4606      	mov	r6, r0
 801333c:	460c      	mov	r4, r1
 801333e:	b125      	cbz	r5, 801334a <__swsetup_r+0x16>
 8013340:	69ab      	ldr	r3, [r5, #24]
 8013342:	b913      	cbnz	r3, 801334a <__swsetup_r+0x16>
 8013344:	4628      	mov	r0, r5
 8013346:	f7ff f8bf 	bl	80124c8 <__sinit>
 801334a:	4b2e      	ldr	r3, [pc, #184]	; (8013404 <__swsetup_r+0xd0>)
 801334c:	429c      	cmp	r4, r3
 801334e:	d10f      	bne.n	8013370 <__swsetup_r+0x3c>
 8013350:	686c      	ldr	r4, [r5, #4]
 8013352:	89a3      	ldrh	r3, [r4, #12]
 8013354:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013358:	0719      	lsls	r1, r3, #28
 801335a:	d42c      	bmi.n	80133b6 <__swsetup_r+0x82>
 801335c:	06dd      	lsls	r5, r3, #27
 801335e:	d411      	bmi.n	8013384 <__swsetup_r+0x50>
 8013360:	2309      	movs	r3, #9
 8013362:	6033      	str	r3, [r6, #0]
 8013364:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013368:	81a3      	strh	r3, [r4, #12]
 801336a:	f04f 30ff 	mov.w	r0, #4294967295
 801336e:	e03e      	b.n	80133ee <__swsetup_r+0xba>
 8013370:	4b25      	ldr	r3, [pc, #148]	; (8013408 <__swsetup_r+0xd4>)
 8013372:	429c      	cmp	r4, r3
 8013374:	d101      	bne.n	801337a <__swsetup_r+0x46>
 8013376:	68ac      	ldr	r4, [r5, #8]
 8013378:	e7eb      	b.n	8013352 <__swsetup_r+0x1e>
 801337a:	4b24      	ldr	r3, [pc, #144]	; (801340c <__swsetup_r+0xd8>)
 801337c:	429c      	cmp	r4, r3
 801337e:	bf08      	it	eq
 8013380:	68ec      	ldreq	r4, [r5, #12]
 8013382:	e7e6      	b.n	8013352 <__swsetup_r+0x1e>
 8013384:	0758      	lsls	r0, r3, #29
 8013386:	d512      	bpl.n	80133ae <__swsetup_r+0x7a>
 8013388:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801338a:	b141      	cbz	r1, 801339e <__swsetup_r+0x6a>
 801338c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013390:	4299      	cmp	r1, r3
 8013392:	d002      	beq.n	801339a <__swsetup_r+0x66>
 8013394:	4630      	mov	r0, r6
 8013396:	f7ff fc2b 	bl	8012bf0 <_free_r>
 801339a:	2300      	movs	r3, #0
 801339c:	6363      	str	r3, [r4, #52]	; 0x34
 801339e:	89a3      	ldrh	r3, [r4, #12]
 80133a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80133a4:	81a3      	strh	r3, [r4, #12]
 80133a6:	2300      	movs	r3, #0
 80133a8:	6063      	str	r3, [r4, #4]
 80133aa:	6923      	ldr	r3, [r4, #16]
 80133ac:	6023      	str	r3, [r4, #0]
 80133ae:	89a3      	ldrh	r3, [r4, #12]
 80133b0:	f043 0308 	orr.w	r3, r3, #8
 80133b4:	81a3      	strh	r3, [r4, #12]
 80133b6:	6923      	ldr	r3, [r4, #16]
 80133b8:	b94b      	cbnz	r3, 80133ce <__swsetup_r+0x9a>
 80133ba:	89a3      	ldrh	r3, [r4, #12]
 80133bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80133c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80133c4:	d003      	beq.n	80133ce <__swsetup_r+0x9a>
 80133c6:	4621      	mov	r1, r4
 80133c8:	4630      	mov	r0, r6
 80133ca:	f000 f84d 	bl	8013468 <__smakebuf_r>
 80133ce:	89a0      	ldrh	r0, [r4, #12]
 80133d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80133d4:	f010 0301 	ands.w	r3, r0, #1
 80133d8:	d00a      	beq.n	80133f0 <__swsetup_r+0xbc>
 80133da:	2300      	movs	r3, #0
 80133dc:	60a3      	str	r3, [r4, #8]
 80133de:	6963      	ldr	r3, [r4, #20]
 80133e0:	425b      	negs	r3, r3
 80133e2:	61a3      	str	r3, [r4, #24]
 80133e4:	6923      	ldr	r3, [r4, #16]
 80133e6:	b943      	cbnz	r3, 80133fa <__swsetup_r+0xc6>
 80133e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80133ec:	d1ba      	bne.n	8013364 <__swsetup_r+0x30>
 80133ee:	bd70      	pop	{r4, r5, r6, pc}
 80133f0:	0781      	lsls	r1, r0, #30
 80133f2:	bf58      	it	pl
 80133f4:	6963      	ldrpl	r3, [r4, #20]
 80133f6:	60a3      	str	r3, [r4, #8]
 80133f8:	e7f4      	b.n	80133e4 <__swsetup_r+0xb0>
 80133fa:	2000      	movs	r0, #0
 80133fc:	e7f7      	b.n	80133ee <__swsetup_r+0xba>
 80133fe:	bf00      	nop
 8013400:	20000020 	.word	0x20000020
 8013404:	080163d8 	.word	0x080163d8
 8013408:	080163f8 	.word	0x080163f8
 801340c:	080163b8 	.word	0x080163b8

08013410 <abort>:
 8013410:	b508      	push	{r3, lr}
 8013412:	2006      	movs	r0, #6
 8013414:	f000 f890 	bl	8013538 <raise>
 8013418:	2001      	movs	r0, #1
 801341a:	f7ee faa7 	bl	800196c <_exit>

0801341e <__swhatbuf_r>:
 801341e:	b570      	push	{r4, r5, r6, lr}
 8013420:	460e      	mov	r6, r1
 8013422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013426:	2900      	cmp	r1, #0
 8013428:	b096      	sub	sp, #88	; 0x58
 801342a:	4614      	mov	r4, r2
 801342c:	461d      	mov	r5, r3
 801342e:	da07      	bge.n	8013440 <__swhatbuf_r+0x22>
 8013430:	2300      	movs	r3, #0
 8013432:	602b      	str	r3, [r5, #0]
 8013434:	89b3      	ldrh	r3, [r6, #12]
 8013436:	061a      	lsls	r2, r3, #24
 8013438:	d410      	bmi.n	801345c <__swhatbuf_r+0x3e>
 801343a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801343e:	e00e      	b.n	801345e <__swhatbuf_r+0x40>
 8013440:	466a      	mov	r2, sp
 8013442:	f000 f895 	bl	8013570 <_fstat_r>
 8013446:	2800      	cmp	r0, #0
 8013448:	dbf2      	blt.n	8013430 <__swhatbuf_r+0x12>
 801344a:	9a01      	ldr	r2, [sp, #4]
 801344c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013450:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013454:	425a      	negs	r2, r3
 8013456:	415a      	adcs	r2, r3
 8013458:	602a      	str	r2, [r5, #0]
 801345a:	e7ee      	b.n	801343a <__swhatbuf_r+0x1c>
 801345c:	2340      	movs	r3, #64	; 0x40
 801345e:	2000      	movs	r0, #0
 8013460:	6023      	str	r3, [r4, #0]
 8013462:	b016      	add	sp, #88	; 0x58
 8013464:	bd70      	pop	{r4, r5, r6, pc}
	...

08013468 <__smakebuf_r>:
 8013468:	898b      	ldrh	r3, [r1, #12]
 801346a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801346c:	079d      	lsls	r5, r3, #30
 801346e:	4606      	mov	r6, r0
 8013470:	460c      	mov	r4, r1
 8013472:	d507      	bpl.n	8013484 <__smakebuf_r+0x1c>
 8013474:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013478:	6023      	str	r3, [r4, #0]
 801347a:	6123      	str	r3, [r4, #16]
 801347c:	2301      	movs	r3, #1
 801347e:	6163      	str	r3, [r4, #20]
 8013480:	b002      	add	sp, #8
 8013482:	bd70      	pop	{r4, r5, r6, pc}
 8013484:	ab01      	add	r3, sp, #4
 8013486:	466a      	mov	r2, sp
 8013488:	f7ff ffc9 	bl	801341e <__swhatbuf_r>
 801348c:	9900      	ldr	r1, [sp, #0]
 801348e:	4605      	mov	r5, r0
 8013490:	4630      	mov	r0, r6
 8013492:	f7ff f903 	bl	801269c <_malloc_r>
 8013496:	b948      	cbnz	r0, 80134ac <__smakebuf_r+0x44>
 8013498:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801349c:	059a      	lsls	r2, r3, #22
 801349e:	d4ef      	bmi.n	8013480 <__smakebuf_r+0x18>
 80134a0:	f023 0303 	bic.w	r3, r3, #3
 80134a4:	f043 0302 	orr.w	r3, r3, #2
 80134a8:	81a3      	strh	r3, [r4, #12]
 80134aa:	e7e3      	b.n	8013474 <__smakebuf_r+0xc>
 80134ac:	4b0d      	ldr	r3, [pc, #52]	; (80134e4 <__smakebuf_r+0x7c>)
 80134ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80134b0:	89a3      	ldrh	r3, [r4, #12]
 80134b2:	6020      	str	r0, [r4, #0]
 80134b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80134b8:	81a3      	strh	r3, [r4, #12]
 80134ba:	9b00      	ldr	r3, [sp, #0]
 80134bc:	6163      	str	r3, [r4, #20]
 80134be:	9b01      	ldr	r3, [sp, #4]
 80134c0:	6120      	str	r0, [r4, #16]
 80134c2:	b15b      	cbz	r3, 80134dc <__smakebuf_r+0x74>
 80134c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80134c8:	4630      	mov	r0, r6
 80134ca:	f000 f863 	bl	8013594 <_isatty_r>
 80134ce:	b128      	cbz	r0, 80134dc <__smakebuf_r+0x74>
 80134d0:	89a3      	ldrh	r3, [r4, #12]
 80134d2:	f023 0303 	bic.w	r3, r3, #3
 80134d6:	f043 0301 	orr.w	r3, r3, #1
 80134da:	81a3      	strh	r3, [r4, #12]
 80134dc:	89a0      	ldrh	r0, [r4, #12]
 80134de:	4305      	orrs	r5, r0
 80134e0:	81a5      	strh	r5, [r4, #12]
 80134e2:	e7cd      	b.n	8013480 <__smakebuf_r+0x18>
 80134e4:	08012461 	.word	0x08012461

080134e8 <_raise_r>:
 80134e8:	291f      	cmp	r1, #31
 80134ea:	b538      	push	{r3, r4, r5, lr}
 80134ec:	4604      	mov	r4, r0
 80134ee:	460d      	mov	r5, r1
 80134f0:	d904      	bls.n	80134fc <_raise_r+0x14>
 80134f2:	2316      	movs	r3, #22
 80134f4:	6003      	str	r3, [r0, #0]
 80134f6:	f04f 30ff 	mov.w	r0, #4294967295
 80134fa:	bd38      	pop	{r3, r4, r5, pc}
 80134fc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80134fe:	b112      	cbz	r2, 8013506 <_raise_r+0x1e>
 8013500:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013504:	b94b      	cbnz	r3, 801351a <_raise_r+0x32>
 8013506:	4620      	mov	r0, r4
 8013508:	f000 f830 	bl	801356c <_getpid_r>
 801350c:	462a      	mov	r2, r5
 801350e:	4601      	mov	r1, r0
 8013510:	4620      	mov	r0, r4
 8013512:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013516:	f000 b817 	b.w	8013548 <_kill_r>
 801351a:	2b01      	cmp	r3, #1
 801351c:	d00a      	beq.n	8013534 <_raise_r+0x4c>
 801351e:	1c59      	adds	r1, r3, #1
 8013520:	d103      	bne.n	801352a <_raise_r+0x42>
 8013522:	2316      	movs	r3, #22
 8013524:	6003      	str	r3, [r0, #0]
 8013526:	2001      	movs	r0, #1
 8013528:	e7e7      	b.n	80134fa <_raise_r+0x12>
 801352a:	2400      	movs	r4, #0
 801352c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013530:	4628      	mov	r0, r5
 8013532:	4798      	blx	r3
 8013534:	2000      	movs	r0, #0
 8013536:	e7e0      	b.n	80134fa <_raise_r+0x12>

08013538 <raise>:
 8013538:	4b02      	ldr	r3, [pc, #8]	; (8013544 <raise+0xc>)
 801353a:	4601      	mov	r1, r0
 801353c:	6818      	ldr	r0, [r3, #0]
 801353e:	f7ff bfd3 	b.w	80134e8 <_raise_r>
 8013542:	bf00      	nop
 8013544:	20000020 	.word	0x20000020

08013548 <_kill_r>:
 8013548:	b538      	push	{r3, r4, r5, lr}
 801354a:	4d07      	ldr	r5, [pc, #28]	; (8013568 <_kill_r+0x20>)
 801354c:	2300      	movs	r3, #0
 801354e:	4604      	mov	r4, r0
 8013550:	4608      	mov	r0, r1
 8013552:	4611      	mov	r1, r2
 8013554:	602b      	str	r3, [r5, #0]
 8013556:	f7ee fa01 	bl	800195c <_kill>
 801355a:	1c43      	adds	r3, r0, #1
 801355c:	d102      	bne.n	8013564 <_kill_r+0x1c>
 801355e:	682b      	ldr	r3, [r5, #0]
 8013560:	b103      	cbz	r3, 8013564 <_kill_r+0x1c>
 8013562:	6023      	str	r3, [r4, #0]
 8013564:	bd38      	pop	{r3, r4, r5, pc}
 8013566:	bf00      	nop
 8013568:	200183ac 	.word	0x200183ac

0801356c <_getpid_r>:
 801356c:	f7ee b9f4 	b.w	8001958 <_getpid>

08013570 <_fstat_r>:
 8013570:	b538      	push	{r3, r4, r5, lr}
 8013572:	4d07      	ldr	r5, [pc, #28]	; (8013590 <_fstat_r+0x20>)
 8013574:	2300      	movs	r3, #0
 8013576:	4604      	mov	r4, r0
 8013578:	4608      	mov	r0, r1
 801357a:	4611      	mov	r1, r2
 801357c:	602b      	str	r3, [r5, #0]
 801357e:	f7ee fa18 	bl	80019b2 <_fstat>
 8013582:	1c43      	adds	r3, r0, #1
 8013584:	d102      	bne.n	801358c <_fstat_r+0x1c>
 8013586:	682b      	ldr	r3, [r5, #0]
 8013588:	b103      	cbz	r3, 801358c <_fstat_r+0x1c>
 801358a:	6023      	str	r3, [r4, #0]
 801358c:	bd38      	pop	{r3, r4, r5, pc}
 801358e:	bf00      	nop
 8013590:	200183ac 	.word	0x200183ac

08013594 <_isatty_r>:
 8013594:	b538      	push	{r3, r4, r5, lr}
 8013596:	4d06      	ldr	r5, [pc, #24]	; (80135b0 <_isatty_r+0x1c>)
 8013598:	2300      	movs	r3, #0
 801359a:	4604      	mov	r4, r0
 801359c:	4608      	mov	r0, r1
 801359e:	602b      	str	r3, [r5, #0]
 80135a0:	f7ee fa0c 	bl	80019bc <_isatty>
 80135a4:	1c43      	adds	r3, r0, #1
 80135a6:	d102      	bne.n	80135ae <_isatty_r+0x1a>
 80135a8:	682b      	ldr	r3, [r5, #0]
 80135aa:	b103      	cbz	r3, 80135ae <_isatty_r+0x1a>
 80135ac:	6023      	str	r3, [r4, #0]
 80135ae:	bd38      	pop	{r3, r4, r5, pc}
 80135b0:	200183ac 	.word	0x200183ac

080135b4 <_init>:
 80135b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80135b6:	bf00      	nop
 80135b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80135ba:	bc08      	pop	{r3}
 80135bc:	469e      	mov	lr, r3
 80135be:	4770      	bx	lr

080135c0 <_fini>:
 80135c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80135c2:	bf00      	nop
 80135c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80135c6:	bc08      	pop	{r3}
 80135c8:	469e      	mov	lr, r3
 80135ca:	4770      	bx	lr
