# Reading pref.tcl
# do FrequncyScaling_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Imran\ S/OneDrive/Desktop/Frequency\ Scaling {C:/Users/Imran S/OneDrive/Desktop/Frequency Scaling/FrequencyScaling.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:13:51 on Sep 26,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Imran S/OneDrive/Desktop/Frequency Scaling" C:/Users/Imran S/OneDrive/Desktop/Frequency Scaling/FrequencyScaling.v 
# -- Compiling module FrequencyScaling
# 
# Top level modules:
# 	FrequencyScaling
# End time: 21:13:51 on Sep 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
