ARM GAS  /tmp/cc1M433E.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_cfft_radix2_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_cfft_radix2_q15,"ax",%progbits
  17              		.align	1
  18              		.global	arm_cfft_radix2_q15
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	arm_cfft_radix2_q15:
  26              	.LFB145:
  27              		.file 1 "./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c"
   1:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Title:        arm_cfft_radix2_q15.c
   4:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Description:  Radix-2 Decimation in Frequency CFFT & CIFFT Fixed point processing function
   5:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
   6:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
   9:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /*
  12:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  14:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  16:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  20:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  *
  22:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  28:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  29:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #include "arm_math.h"
  30:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  31:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_q15(
ARM GAS  /tmp/cc1M433E.s 			page 2


  32:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
  33:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
  34:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const q15_t * pCoef,
  35:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t twidCoefModifier);
  36:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  37:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_inverse_q15(
  38:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
  39:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
  40:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const q15_t * pCoef,
  41:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t twidCoefModifier);
  42:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  43:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_bitreversal_q15(
  44:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
  45:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
  46:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t bitRevFactor,
  47:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const uint16_t * pBitRevTab);
  48:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  49:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  50:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @ingroup groupTransforms
  51:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  52:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  53:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  54:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @addtogroup ComplexFFT
  55:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @{
  56:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  57:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  58:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  59:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @brief         Processing function for the fixed-point CFFT/CIFFT.
  60:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @deprecated    Do not use this function. It has been superseded by \ref arm_cfft_q15 and will be 
  61:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @param[in]     S    points to an instance of the fixed-point CFFT/CIFFT structure
  62:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @param[in,out] pSrc points to the complex data buffer of size <code>2*fftLen</code>. Processing o
  63:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @return        none
  64:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  65:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  66:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_cfft_radix2_q15(
  67:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const arm_cfft_radix2_instance_q15 * S,
  68:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc)
  69:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** {
  28              		.loc 1 69 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 82B0     		sub	sp, sp, #8
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
  44 0008 3960     		str	r1, [r7]
  70:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  71:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   if (S->ifftFlag == 1U)
ARM GAS  /tmp/cc1M433E.s 			page 3


  45              		.loc 1 71 8
  46 000a 7B68     		ldr	r3, [r7, #4]
  47 000c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
  48              		.loc 1 71 6
  49 000e 012B     		cmp	r3, #1
  50 0010 0AD1     		bne	.L2
  72:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
  73:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     arm_radix2_butterfly_inverse_q15 (pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  51              		.loc 1 73 46
  52 0012 7B68     		ldr	r3, [r7, #4]
  53 0014 1B88     		ldrh	r3, [r3]
  54              		.loc 1 73 5
  55 0016 1946     		mov	r1, r3
  56 0018 7B68     		ldr	r3, [r7, #4]
  57 001a 5A68     		ldr	r2, [r3, #4]
  58 001c 7B68     		ldr	r3, [r7, #4]
  59 001e 9B89     		ldrh	r3, [r3, #12]
  60 0020 3868     		ldr	r0, [r7]
  61 0022 FFF7FEFF 		bl	arm_radix2_butterfly_inverse_q15
  62 0026 09E0     		b	.L3
  63              	.L2:
  74:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
  75:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   else
  76:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
  77:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     arm_radix2_butterfly_q15 (pSrc, S->fftLen, S->pTwiddle, S->twidCoefModifier);
  64              		.loc 1 77 38
  65 0028 7B68     		ldr	r3, [r7, #4]
  66 002a 1B88     		ldrh	r3, [r3]
  67              		.loc 1 77 5
  68 002c 1946     		mov	r1, r3
  69 002e 7B68     		ldr	r3, [r7, #4]
  70 0030 5A68     		ldr	r2, [r3, #4]
  71 0032 7B68     		ldr	r3, [r7, #4]
  72 0034 9B89     		ldrh	r3, [r3, #12]
  73 0036 3868     		ldr	r0, [r7]
  74 0038 FFF7FEFF 		bl	arm_radix2_butterfly_q15
  75              	.L3:
  78:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   }
  79:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  80:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   arm_bitreversal_q15(pSrc, S->fftLen, S->bitRevFactor, S->pBitRevTable);
  76              		.loc 1 80 30
  77 003c 7B68     		ldr	r3, [r7, #4]
  78 003e 1B88     		ldrh	r3, [r3]
  79              		.loc 1 80 3
  80 0040 1946     		mov	r1, r3
  81 0042 7B68     		ldr	r3, [r7, #4]
  82 0044 DA89     		ldrh	r2, [r3, #14]
  83 0046 7B68     		ldr	r3, [r7, #4]
  84 0048 9B68     		ldr	r3, [r3, #8]
  85 004a 3868     		ldr	r0, [r7]
  86 004c FFF7FEFF 		bl	arm_bitreversal_q15
  81:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
  87              		.loc 1 81 1
  88 0050 00BF     		nop
  89 0052 0837     		adds	r7, r7, #8
  90              	.LCFI3:
  91              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc1M433E.s 			page 4


  92 0054 BD46     		mov	sp, r7
  93              	.LCFI4:
  94              		.cfi_def_cfa_register 13
  95              		@ sp needed
  96 0056 80BD     		pop	{r7, pc}
  97              		.cfi_endproc
  98              	.LFE145:
 100              		.section	.text.arm_radix2_butterfly_q15,"ax",%progbits
 101              		.align	1
 102              		.global	arm_radix2_butterfly_q15
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 106              		.fpu fpv5-d16
 108              	arm_radix2_butterfly_q15:
 109              	.LFB146:
  82:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  83:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** /**
  84:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   @} end of ComplexFFT group
  85:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****  */
  86:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  87:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_q15(
  88:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
  89:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
  90:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const q15_t * pCoef,
  91:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t twidCoefModifier)
  92:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** {
 110              		.loc 1 92 1
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 584
 113              		@ frame_needed = 1, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115 0000 90B4     		push	{r4, r7}
 116              	.LCFI5:
 117              		.cfi_def_cfa_offset 8
 118              		.cfi_offset 4, -8
 119              		.cfi_offset 7, -4
 120 0002 ADF5127D 		sub	sp, sp, #584
 121              	.LCFI6:
 122              		.cfi_def_cfa_offset 592
 123 0006 00AF     		add	r7, sp, #0
 124              	.LCFI7:
 125              		.cfi_def_cfa_register 7
 126 0008 07F10C04 		add	r4, r7, #12
 127 000c 2060     		str	r0, [r4]
 128 000e 07F10800 		add	r0, r7, #8
 129 0012 0160     		str	r1, [r0]
 130 0014 391D     		adds	r1, r7, #4
 131 0016 0A60     		str	r2, [r1]
 132 0018 1A46     		mov	r2, r3
 133 001a BB1C     		adds	r3, r7, #2
 134 001c 1A80     		strh	r2, [r3]	@ movhi
  93:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
  94:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
  95:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t i, j, k, l;
  96:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t n1, n2, ia;
  97:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t in;
ARM GAS  /tmp/cc1M433E.s 			page 5


  98:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t T, S, R;
  99:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q31_t coeff, out1, out2;
 100:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 101:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   //N = fftLen;
 102:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 135              		.loc 1 102 6
 136 001e 07F10803 		add	r3, r7, #8
 137 0022 1B68     		ldr	r3, [r3]
 138 0024 C7F83832 		str	r3, [r7, #568]
 103:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 104:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 139              		.loc 1 104 6
 140 0028 D7F83832 		ldr	r3, [r7, #568]
 141 002c C7F83032 		str	r3, [r7, #560]
 105:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 142              		.loc 1 105 6
 143 0030 D7F83832 		ldr	r3, [r7, #568]
 144 0034 5B08     		lsrs	r3, r3, #1
 145 0036 C7F83832 		str	r3, [r7, #568]
 106:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 146              		.loc 1 106 6
 147 003a 0023     		movs	r3, #0
 148 003c C7F83432 		str	r3, [r7, #564]
 107:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 108:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // loop for groups
 109:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < n2; i++)
 149              		.loc 1 109 10
 150 0040 0023     		movs	r3, #0
 151 0042 C7F84432 		str	r3, [r7, #580]
 152              		.loc 1 109 3
 153 0046 F1E1     		b	.L5
 154              	.L20:
 110:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 111:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 155              		.loc 1 111 40 discriminator 3
 156 0048 D7F83432 		ldr	r3, [r7, #564]
 157 004c 9B00     		lsls	r3, r3, #2
 158              		.loc 1 111 13 discriminator 3
 159 004e 3A1D     		adds	r2, r7, #4
 160 0050 1268     		ldr	r2, [r2]
 161 0052 1344     		add	r3, r3, r2
 162 0054 C7F87831 		str	r3, [r7, #376]
 163 0058 D7F87831 		ldr	r3, [r7, #376]
 164 005c 1B68     		ldr	r3, [r3]	@ unaligned
 165 005e 1A46     		mov	r2, r3
 166              	.LBB182:
 167              	.LBB183:
 168              		.file 2 "./Libraries/CMSIS/DSP/Include/arm_math.h"
   1:./Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:./Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
ARM GAS  /tmp/cc1M433E.s 			page 6


  10:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:./Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
  50:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
ARM GAS  /tmp/cc1M433E.s 			page 7


  67:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 107:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
ARM GAS  /tmp/cc1M433E.s 			page 8


 124:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:./Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 164:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
ARM GAS  /tmp/cc1M433E.s 			page 9


 181:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
 221:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
ARM GAS  /tmp/cc1M433E.s 			page 10


 238:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:./Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:./Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 278:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/cc1M433E.s 			page 11


 295:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:./Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 335:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:./Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:./Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /tmp/cc1M433E.s 			page 12


 352:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:./Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:./Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:./Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 392:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
ARM GAS  /tmp/cc1M433E.s 			page 13


 409:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:./Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:./Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:./Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:./Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:./Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:./Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:./Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:./Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:./Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:./Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:./Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 449:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 169              		.loc 2 459 3 discriminator 3
 170 0060 07F13403 		add	r3, r7, #52
 171 0064 1A60     		str	r2, [r3]
 460:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 172              		.loc 2 461 10 discriminator 3
ARM GAS  /tmp/cc1M433E.s 			page 14


 173 0066 07F13403 		add	r3, r7, #52
 174 006a 1B68     		ldr	r3, [r3]
 175              	.LBE183:
 176              	.LBE182:
 177              		.loc 1 111 13 discriminator 3
 178 006c C7F82C32 		str	r3, [r7, #556]
 112:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 113:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 179              		.loc 1 113 13 discriminator 3
 180 0070 BB1C     		adds	r3, r7, #2
 181 0072 1B88     		ldrh	r3, [r3]
 182              		.loc 1 113 8 discriminator 3
 183 0074 D7F83422 		ldr	r2, [r7, #564]
 184 0078 1344     		add	r3, r3, r2
 185 007a C7F83432 		str	r3, [r7, #564]
 114:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 115:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 186              		.loc 1 115 7 discriminator 3
 187 007e D7F84422 		ldr	r2, [r7, #580]
 188 0082 D7F83832 		ldr	r3, [r7, #568]
 189 0086 1344     		add	r3, r3, r2
 190 0088 C7F82832 		str	r3, [r7, #552]
 116:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 117:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 191              		.loc 1 117 9 discriminator 3
 192 008c D7F84432 		ldr	r3, [r7, #580]
 193 0090 9B00     		lsls	r3, r3, #2
 194 0092 07F10C02 		add	r2, r7, #12
 195 0096 1268     		ldr	r2, [r2]
 196 0098 1344     		add	r3, r3, r2
 197 009a C7F87C31 		str	r3, [r7, #380]
 198 009e D7F87C31 		ldr	r3, [r7, #380]
 199 00a2 1B68     		ldr	r3, [r3]	@ unaligned
 200 00a4 1A46     		mov	r2, r3
 201              	.LBB184:
 202              	.LBB185:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 203              		.loc 2 459 3 discriminator 3
 204 00a6 07F13003 		add	r3, r7, #48
 205 00aa 1A60     		str	r2, [r3]
 206              		.loc 2 461 10 discriminator 3
 207 00ac 07F13003 		add	r3, r7, #48
 208 00b0 1B68     		ldr	r3, [r3]
 209              	.LBE185:
 210              	.LBE184:
 211              		.loc 1 117 9 discriminator 3
 212 00b2 C7F82432 		str	r3, [r7, #548]
 118:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 213              		.loc 1 118 11 discriminator 3
 214 00b6 D7F82432 		ldr	r3, [r7, #548]
 215 00ba 1BB2     		sxth	r3, r3
 216              		.loc 1 118 8 discriminator 3
 217 00bc 5B10     		asrs	r3, r3, #1
 218 00be A7F81232 		strh	r3, [r7, #530]	@ movhi
 119:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 219              		.loc 1 119 13 discriminator 3
 220 00c2 D7F82432 		ldr	r3, [r7, #548]
ARM GAS  /tmp/cc1M433E.s 			page 15


 221 00c6 5B10     		asrs	r3, r3, #1
 222 00c8 1A46     		mov	r2, r3
 223              		.loc 1 119 19 discriminator 3
 224 00ca E24B     		ldr	r3, .L51
 225 00cc 1340     		ands	r3, r3, r2
 226              		.loc 1 119 39 discriminator 3
 227 00ce B7F91222 		ldrsh	r2, [r7, #530]
 228 00d2 92B2     		uxth	r2, r2
 229              		.loc 1 119 33 discriminator 3
 230 00d4 1343     		orrs	r3, r3, r2
 231              		.loc 1 119 7 discriminator 3
 232 00d6 C7F82432 		str	r3, [r7, #548]
 120:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 121:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 233              		.loc 1 121 9 discriminator 3
 234 00da D7F82832 		ldr	r3, [r7, #552]
 235 00de 9B00     		lsls	r3, r3, #2
 236 00e0 07F10C02 		add	r2, r7, #12
 237 00e4 1268     		ldr	r2, [r2]
 238 00e6 1344     		add	r3, r3, r2
 239 00e8 C7F88031 		str	r3, [r7, #384]
 240 00ec D7F88031 		ldr	r3, [r7, #384]
 241 00f0 1B68     		ldr	r3, [r3]	@ unaligned
 242 00f2 1A46     		mov	r2, r3
 243              	.LBB186:
 244              	.LBB187:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 245              		.loc 2 459 3 discriminator 3
 246 00f4 07F12C03 		add	r3, r7, #44
 247 00f8 1A60     		str	r2, [r3]
 248              		.loc 2 461 10 discriminator 3
 249 00fa 07F12C03 		add	r3, r7, #44
 250 00fe 1B68     		ldr	r3, [r3]
 251              	.LBE187:
 252              	.LBE186:
 253              		.loc 1 121 9 discriminator 3
 254 0100 C7F82032 		str	r3, [r7, #544]
 122:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 255              		.loc 1 122 11 discriminator 3
 256 0104 D7F82032 		ldr	r3, [r7, #544]
 257 0108 1BB2     		sxth	r3, r3
 258              		.loc 1 122 8 discriminator 3
 259 010a 5B10     		asrs	r3, r3, #1
 260 010c A7F81232 		strh	r3, [r7, #530]	@ movhi
 123:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 261              		.loc 1 123 13 discriminator 3
 262 0110 D7F82032 		ldr	r3, [r7, #544]
 263 0114 5B10     		asrs	r3, r3, #1
 264 0116 1A46     		mov	r2, r3
 265              		.loc 1 123 19 discriminator 3
 266 0118 CE4B     		ldr	r3, .L51
 267 011a 1340     		ands	r3, r3, r2
 268              		.loc 1 123 39 discriminator 3
 269 011c B7F91222 		ldrsh	r2, [r7, #530]
 270 0120 92B2     		uxth	r2, r2
 271              		.loc 1 123 33 discriminator 3
 272 0122 1343     		orrs	r3, r3, r2
ARM GAS  /tmp/cc1M433E.s 			page 16


 273              		.loc 1 123 7 discriminator 3
 274 0124 C7F82032 		str	r3, [r7, #544]
 124:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 125:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 275              		.loc 1 125 9 discriminator 3
 276 0128 D7F82422 		ldr	r2, [r7, #548]
 277 012c D7F82032 		ldr	r3, [r7, #544]
 278 0130 C7F88C21 		str	r2, [r7, #396]
 279 0134 C7F88831 		str	r3, [r7, #392]
 280              	.LBB188:
 281              	.LBB189:
 282              		.file 3 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc1M433E.s 			page 17


  46:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  /tmp/cc1M433E.s 			page 18


 103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
ARM GAS  /tmp/cc1M433E.s 			page 19


 160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
ARM GAS  /tmp/cc1M433E.s 			page 20


 217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc1M433E.s 			page 21


 274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc1M433E.s 			page 22


 331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
ARM GAS  /tmp/cc1M433E.s 			page 23


 388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc1M433E.s 			page 24


 445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc1M433E.s 			page 25


 502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
ARM GAS  /tmp/cc1M433E.s 			page 26


 559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc1M433E.s 			page 27


 616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  /tmp/cc1M433E.s 			page 28


 673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
ARM GAS  /tmp/cc1M433E.s 			page 29


 730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
ARM GAS  /tmp/cc1M433E.s 			page 30


 787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/cc1M433E.s 			page 31


 844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
ARM GAS  /tmp/cc1M433E.s 			page 32


 901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
ARM GAS  /tmp/cc1M433E.s 			page 33


 958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc1M433E.s 			page 34


1015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
1040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc1M433E.s 			page 35


1072:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1097:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc1M433E.s 			page 36


1129:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1154:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
ARM GAS  /tmp/cc1M433E.s 			page 37


1186:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1211:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
ARM GAS  /tmp/cc1M433E.s 			page 38


1243:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1268:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc1M433E.s 			page 39


1300:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1325:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
ARM GAS  /tmp/cc1M433E.s 			page 40


1357:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1382:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
ARM GAS  /tmp/cc1M433E.s 			page 41


1414:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1439:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc1M433E.s 			page 42


1471:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1496:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc1M433E.s 			page 43


1528:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1553:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  /tmp/cc1M433E.s 			page 44


1585:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1610:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/cc1M433E.s 			page 45


1642:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1667:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/cc1M433E.s 			page 46


1699:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1724:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /tmp/cc1M433E.s 			page 47


1756:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 283              		.loc 3 1779 3 discriminator 3
 284 0138 D7F88C31 		ldr	r3, [r7, #396]
 285 013c D7F88821 		ldr	r2, [r7, #392]
 286              		.syntax unified
 287              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 288 0140 D3FA12F3 		qsub16 r3, r3, r2
 289              	@ 0 "" 2
 290              		.thumb
 291              		.syntax unified
 292 0144 C7F88431 		str	r3, [r7, #388]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 293              		.loc 3 1780 9 discriminator 3
 294 0148 D7F88431 		ldr	r3, [r7, #388]
 295              	.LBE189:
 296              	.LBE188:
 297              		.loc 1 125 7 discriminator 3
 298 014c C7F81C32 		str	r3, [r7, #540]
 126:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 127:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 299              		.loc 1 127 5 discriminator 3
 300 0150 D7F84432 		ldr	r3, [r7, #580]
 301 0154 9B00     		lsls	r3, r3, #2
 302 0156 07F10C02 		add	r2, r7, #12
 303 015a 1268     		ldr	r2, [r2]
 304 015c 1344     		add	r3, r3, r2
 305              		.loc 1 127 34 discriminator 3
 306 015e D7F82412 		ldr	r1, [r7, #548]
 307 0162 D7F82022 		ldr	r2, [r7, #544]
 308 0166 C7F89811 		str	r1, [r7, #408]
 309 016a C7F89421 		str	r2, [r7, #404]
 310              	.LBB190:
 311              	.LBB191:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/cc1M433E.s 			page 48


 312              		.loc 3 1739 3 discriminator 3
 313 016e D7F89821 		ldr	r2, [r7, #408]
 314 0172 D7F89411 		ldr	r1, [r7, #404]
 315              		.syntax unified
 316              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 317 0176 92FA21F2 		shadd16 r2, r2, r1
 318              	@ 0 "" 2
 319              		.thumb
 320              		.syntax unified
 321 017a C7F89021 		str	r2, [r7, #400]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 322              		.loc 3 1740 9 discriminator 3
 323 017e D7F89021 		ldr	r2, [r7, #400]
 324 0182 C7F8A031 		str	r3, [r7, #416]
 325 0186 C7F89C21 		str	r2, [r7, #412]
 326              	.LBE191:
 327              	.LBE190:
 328              	.LBB192:
 329              	.LBB193:
 462:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 473:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 475:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 476:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 478:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 479:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 480:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 481:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
 482:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 483:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 484:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 485:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_da (
 486:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 487:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 488:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 489:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 490:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 491:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 492:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 493:./Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 494:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 495:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 496:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 497:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
 498:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 499:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
ARM GAS  /tmp/cc1M433E.s 			page 49


 500:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 501:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 502:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2_ia (
 503:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 504:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t    value)
 505:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 506:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 507:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 508:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (*pQ15, &val, 4);
 509:./Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 510:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 511:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 512:./Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 513:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer.
 514:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 515:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 516:./Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 517:./Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 518:./Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2 (
 519:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15,
 520:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t   value)
 521:./Libraries/CMSIS/DSP/Include/arm_math.h **** {
 522:./Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 330              		.loc 2 522 9 discriminator 3
 331 018a 07F12803 		add	r3, r7, #40
 332 018e D7F89C21 		ldr	r2, [r7, #412]
 333 0192 1A60     		str	r2, [r3]
 334 0194 07F12803 		add	r3, r7, #40
 335 0198 1A68     		ldr	r2, [r3]
 523:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 524:./Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (pQ15, &val, 4);
 336              		.loc 2 524 3 discriminator 3
 337 019a D7F8A031 		ldr	r3, [r7, #416]
 338 019e 1A60     		str	r2, [r3]	@ unaligned
 525:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 339              		.loc 2 525 1 discriminator 3
 340 01a0 00BF     		nop
 341              	.LBE193:
 342              	.LBE192:
 128:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 129:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 130:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUAD(coeff, R) >> 16;
 343              		.loc 1 130 12 discriminator 3
 344 01a2 D7F82C22 		ldr	r2, [r7, #556]
 345 01a6 D7F81C32 		ldr	r3, [r7, #540]
 346 01aa C7F8AC21 		str	r2, [r7, #428]
 347 01ae C7F8A831 		str	r3, [r7, #424]
 348              	.LBB194:
 349              	.LBB195:
1781:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/cc1M433E.s 			page 50


1789:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1838:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc1M433E.s 			page 51


1846:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1895:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc1M433E.s 			page 52


1903:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1952:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/cc1M433E.s 			page 53


1960:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 350              		.loc 3 1977 3 discriminator 3
 351 01b2 D7F8AC31 		ldr	r3, [r7, #428]
 352 01b6 D7F8A821 		ldr	r2, [r7, #424]
 353              		.syntax unified
 354              	@ 1977 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 355 01ba 23FB02F3 		smuad r3, r3, r2
 356              	@ 0 "" 2
 357              		.thumb
 358              		.syntax unified
 359 01be C7F8A431 		str	r3, [r7, #420]
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 360              		.loc 3 1978 9 discriminator 3
 361 01c2 D7F8A431 		ldr	r3, [r7, #420]
 362              	.LBE195:
 363              	.LBE194:
 364              		.loc 1 130 30 discriminator 3
 365 01c6 1B0C     		lsrs	r3, r3, #16
 366              		.loc 1 130 10 discriminator 3
 367 01c8 C7F81832 		str	r3, [r7, #536]
 131:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSDX(coeff, R);
 368              		.loc 1 131 12 discriminator 3
 369 01cc D7F82C22 		ldr	r2, [r7, #556]
 370 01d0 D7F81C32 		ldr	r3, [r7, #540]
 371 01d4 C7F8B821 		str	r2, [r7, #440]
 372 01d8 C7F8B431 		str	r3, [r7, #436]
 373              	.LBB196:
 374              	.LBB197:
1979:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1990:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc1M433E.s 			page 54


1991:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1992:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1994:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1995:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1998:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2000:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2002:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2003:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2004:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2005:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
2006:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2007:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
2008:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2009:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2010:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2011:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
2012:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2013:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2014:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
2015:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2016:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2017:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2018:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2019:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
2020:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2021:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2022:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
2023:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2024:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
2025:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2026:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2027:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2028:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
2029:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2030:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2031:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
2032:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2033:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2034:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2035:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2036:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
2037:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2038:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2039:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
2040:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2041:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2042:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2045:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2046:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2047:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
ARM GAS  /tmp/cc1M433E.s 			page 55


2048:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2049:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2050:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 375              		.loc 3 2051 3 discriminator 3
 376 01dc D7F8B831 		ldr	r3, [r7, #440]
 377 01e0 D7F8B421 		ldr	r2, [r7, #436]
 378              		.syntax unified
 379              	@ 2051 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 380 01e4 43FB12F3 		smusdx r3, r3, r2
 381              	@ 0 "" 2
 382              		.thumb
 383              		.syntax unified
 384 01e8 C7F8B031 		str	r3, [r7, #432]
2052:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 385              		.loc 3 2052 9 discriminator 3
 386 01ec D7F8B031 		ldr	r3, [r7, #432]
 387              	.LBE197:
 388              	.LBE196:
 389              		.loc 1 131 10 discriminator 3
 390 01f0 C7F81432 		str	r3, [r7, #532]
 132:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 133:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSDX(R, coeff) >> 16U;
 134:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUAD(coeff, R);
 135:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 136:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 137:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 391              		.loc 1 137 5 discriminator 3
 392 01f4 D7F82832 		ldr	r3, [r7, #552]
 393 01f8 9B00     		lsls	r3, r3, #2
 394 01fa 07F10C02 		add	r2, r7, #12
 395 01fe 1268     		ldr	r2, [r2]
 396 0200 1A44     		add	r2, r2, r3
 397              		.loc 1 137 35 discriminator 3
 398 0202 D7F81412 		ldr	r1, [r7, #532]
 399 0206 934B     		ldr	r3, .L51
 400 0208 0B40     		ands	r3, r3, r1
 401              		.loc 1 137 73 discriminator 3
 402 020a D7F81812 		ldr	r1, [r7, #536]
 403 020e 89B2     		uxth	r1, r1
 404              		.loc 1 137 5 discriminator 3
 405 0210 0B43     		orrs	r3, r3, r1
 406 0212 C7F8C021 		str	r2, [r7, #448]
 407 0216 C7F8BC31 		str	r3, [r7, #444]
 408              	.LBB198:
 409              	.LBB199:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 410              		.loc 2 522 9 discriminator 3
 411 021a 07F12403 		add	r3, r7, #36
 412 021e D7F8BC21 		ldr	r2, [r7, #444]
 413 0222 1A60     		str	r2, [r3]
 414 0224 07F12403 		add	r3, r7, #36
 415 0228 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 416              		.loc 2 524 3 discriminator 3
 417 022a D7F8C031 		ldr	r3, [r7, #448]
 418 022e 1A60     		str	r2, [r3]	@ unaligned
ARM GAS  /tmp/cc1M433E.s 			page 56


 419              		.loc 2 525 1 discriminator 3
 420 0230 00BF     		nop
 421              	.LBE199:
 422              	.LBE198:
 138:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 139:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 423              		.loc 1 139 40 discriminator 3
 424 0232 D7F83432 		ldr	r3, [r7, #564]
 425 0236 9B00     		lsls	r3, r3, #2
 426              		.loc 1 139 13 discriminator 3
 427 0238 3A1D     		adds	r2, r7, #4
 428 023a 1268     		ldr	r2, [r2]
 429 023c 1344     		add	r3, r3, r2
 430 023e C7F8C431 		str	r3, [r7, #452]
 431 0242 D7F8C431 		ldr	r3, [r7, #452]
 432 0246 1B68     		ldr	r3, [r3]	@ unaligned
 433 0248 1A46     		mov	r2, r3
 434              	.LBB200:
 435              	.LBB201:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 436              		.loc 2 459 3 discriminator 3
 437 024a 07F12003 		add	r3, r7, #32
 438 024e 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 439              		.loc 2 461 10 discriminator 3
 440 0250 07F12003 		add	r3, r7, #32
 441 0254 1B68     		ldr	r3, [r3]
 442              	.LBE201:
 443              	.LBE200:
 444              		.loc 1 139 13 discriminator 3
 445 0256 C7F82C32 		str	r3, [r7, #556]
 140:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 141:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 446              		.loc 1 141 13 discriminator 3
 447 025a BB1C     		adds	r3, r7, #2
 448 025c 1B88     		ldrh	r3, [r3]
 449              		.loc 1 141 8 discriminator 3
 450 025e D7F83422 		ldr	r2, [r7, #564]
 451 0262 1344     		add	r3, r3, r2
 452 0264 C7F83432 		str	r3, [r7, #564]
 142:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 143:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 144:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     i++;
 453              		.loc 1 144 6 discriminator 3
 454 0268 D7F84432 		ldr	r3, [r7, #580]
 455 026c 0133     		adds	r3, r3, #1
 456 026e C7F84432 		str	r3, [r7, #580]
 145:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l++;
 457              		.loc 1 145 6 discriminator 3
 458 0272 D7F82832 		ldr	r3, [r7, #552]
 459 0276 0133     		adds	r3, r3, #1
 460 0278 C7F82832 		str	r3, [r7, #552]
 146:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 147:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 461              		.loc 1 147 9 discriminator 3
 462 027c D7F84432 		ldr	r3, [r7, #580]
 463 0280 9B00     		lsls	r3, r3, #2
ARM GAS  /tmp/cc1M433E.s 			page 57


 464 0282 07F10C02 		add	r2, r7, #12
 465 0286 1268     		ldr	r2, [r2]
 466 0288 1344     		add	r3, r3, r2
 467 028a C7F8C831 		str	r3, [r7, #456]
 468 028e D7F8C831 		ldr	r3, [r7, #456]
 469 0292 1B68     		ldr	r3, [r3]	@ unaligned
 470 0294 1A46     		mov	r2, r3
 471              	.LBB202:
 472              	.LBB203:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 473              		.loc 2 459 3 discriminator 3
 474 0296 07F11C03 		add	r3, r7, #28
 475 029a 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 476              		.loc 2 461 10 discriminator 3
 477 029c 07F11C03 		add	r3, r7, #28
 478 02a0 1B68     		ldr	r3, [r3]
 479              	.LBE203:
 480              	.LBE202:
 481              		.loc 1 147 9 discriminator 3
 482 02a2 C7F82432 		str	r3, [r7, #548]
 148:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 483              		.loc 1 148 11 discriminator 3
 484 02a6 D7F82432 		ldr	r3, [r7, #548]
 485 02aa 1BB2     		sxth	r3, r3
 486              		.loc 1 148 8 discriminator 3
 487 02ac 5B10     		asrs	r3, r3, #1
 488 02ae A7F81232 		strh	r3, [r7, #530]	@ movhi
 149:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 489              		.loc 1 149 13 discriminator 3
 490 02b2 D7F82432 		ldr	r3, [r7, #548]
 491 02b6 5B10     		asrs	r3, r3, #1
 492 02b8 1A46     		mov	r2, r3
 493              		.loc 1 149 19 discriminator 3
 494 02ba 664B     		ldr	r3, .L51
 495 02bc 1340     		ands	r3, r3, r2
 496              		.loc 1 149 39 discriminator 3
 497 02be B7F91222 		ldrsh	r2, [r7, #530]
 498 02c2 92B2     		uxth	r2, r2
 499              		.loc 1 149 33 discriminator 3
 500 02c4 1343     		orrs	r3, r3, r2
 501              		.loc 1 149 7 discriminator 3
 502 02c6 C7F82432 		str	r3, [r7, #548]
 150:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 151:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 503              		.loc 1 151 9 discriminator 3
 504 02ca D7F82832 		ldr	r3, [r7, #552]
 505 02ce 9B00     		lsls	r3, r3, #2
 506 02d0 07F10C02 		add	r2, r7, #12
 507 02d4 1268     		ldr	r2, [r2]
 508 02d6 1344     		add	r3, r3, r2
 509 02d8 C7F8CC31 		str	r3, [r7, #460]
 510 02dc D7F8CC31 		ldr	r3, [r7, #460]
 511 02e0 1B68     		ldr	r3, [r3]	@ unaligned
 512 02e2 1A46     		mov	r2, r3
 513              	.LBB204:
 514              	.LBB205:
ARM GAS  /tmp/cc1M433E.s 			page 58


 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 515              		.loc 2 459 3 discriminator 3
 516 02e4 07F11803 		add	r3, r7, #24
 517 02e8 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 518              		.loc 2 461 10 discriminator 3
 519 02ea 07F11803 		add	r3, r7, #24
 520 02ee 1B68     		ldr	r3, [r3]
 521              	.LBE205:
 522              	.LBE204:
 523              		.loc 1 151 9 discriminator 3
 524 02f0 C7F82032 		str	r3, [r7, #544]
 152:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 525              		.loc 1 152 11 discriminator 3
 526 02f4 D7F82032 		ldr	r3, [r7, #544]
 527 02f8 1BB2     		sxth	r3, r3
 528              		.loc 1 152 8 discriminator 3
 529 02fa 5B10     		asrs	r3, r3, #1
 530 02fc A7F81232 		strh	r3, [r7, #530]	@ movhi
 153:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 531              		.loc 1 153 13 discriminator 3
 532 0300 D7F82032 		ldr	r3, [r7, #544]
 533 0304 5B10     		asrs	r3, r3, #1
 534 0306 1A46     		mov	r2, r3
 535              		.loc 1 153 19 discriminator 3
 536 0308 524B     		ldr	r3, .L51
 537 030a 1340     		ands	r3, r3, r2
 538              		.loc 1 153 39 discriminator 3
 539 030c B7F91222 		ldrsh	r2, [r7, #530]
 540 0310 92B2     		uxth	r2, r2
 541              		.loc 1 153 33 discriminator 3
 542 0312 1343     		orrs	r3, r3, r2
 543              		.loc 1 153 7 discriminator 3
 544 0314 C7F82032 		str	r3, [r7, #544]
 154:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 155:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 545              		.loc 1 155 9 discriminator 3
 546 0318 D7F82422 		ldr	r2, [r7, #548]
 547 031c D7F82032 		ldr	r3, [r7, #544]
 548 0320 C7F8D821 		str	r2, [r7, #472]
 549 0324 C7F8D431 		str	r3, [r7, #468]
 550              	.LBB206:
 551              	.LBB207:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 552              		.loc 3 1779 3 discriminator 3
 553 0328 D7F8D831 		ldr	r3, [r7, #472]
 554 032c D7F8D421 		ldr	r2, [r7, #468]
 555              		.syntax unified
 556              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 557 0330 D3FA12F3 		qsub16 r3, r3, r2
 558              	@ 0 "" 2
 559              		.thumb
 560              		.syntax unified
 561 0334 C7F8D031 		str	r3, [r7, #464]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562              		.loc 3 1780 9 discriminator 3
 563 0338 D7F8D031 		ldr	r3, [r7, #464]
ARM GAS  /tmp/cc1M433E.s 			page 59


 564              	.LBE207:
 565              	.LBE206:
 566              		.loc 1 155 7 discriminator 3
 567 033c C7F81C32 		str	r3, [r7, #540]
 156:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 157:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 568              		.loc 1 157 5 discriminator 3
 569 0340 D7F84432 		ldr	r3, [r7, #580]
 570 0344 9B00     		lsls	r3, r3, #2
 571 0346 07F10C02 		add	r2, r7, #12
 572 034a 1268     		ldr	r2, [r2]
 573 034c 1344     		add	r3, r3, r2
 574              		.loc 1 157 34 discriminator 3
 575 034e D7F82412 		ldr	r1, [r7, #548]
 576 0352 D7F82022 		ldr	r2, [r7, #544]
 577 0356 C7F8E411 		str	r1, [r7, #484]
 578 035a C7F8E021 		str	r2, [r7, #480]
 579              	.LBB208:
 580              	.LBB209:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 581              		.loc 3 1739 3 discriminator 3
 582 035e D7F8E421 		ldr	r2, [r7, #484]
 583 0362 D7F8E011 		ldr	r1, [r7, #480]
 584              		.syntax unified
 585              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 586 0366 92FA21F2 		shadd16 r2, r2, r1
 587              	@ 0 "" 2
 588              		.thumb
 589              		.syntax unified
 590 036a C7F8DC21 		str	r2, [r7, #476]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 591              		.loc 3 1740 9 discriminator 3
 592 036e D7F8DC21 		ldr	r2, [r7, #476]
 593 0372 C7F8EC31 		str	r3, [r7, #492]
 594 0376 C7F8E821 		str	r2, [r7, #488]
 595              	.LBE209:
 596              	.LBE208:
 597              	.LBB210:
 598              	.LBB211:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 599              		.loc 2 522 9 discriminator 3
 600 037a 07F11403 		add	r3, r7, #20
 601 037e D7F8E821 		ldr	r2, [r7, #488]
 602 0382 1A60     		str	r2, [r3]
 603 0384 07F11403 		add	r3, r7, #20
 604 0388 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 605              		.loc 2 524 3 discriminator 3
 606 038a D7F8EC31 		ldr	r3, [r7, #492]
 607 038e 1A60     		str	r2, [r3]	@ unaligned
 608              		.loc 2 525 1 discriminator 3
 609 0390 00BF     		nop
 610              	.LBE211:
 611              	.LBE210:
 158:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 159:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 160:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUAD(coeff, R) >> 16;
ARM GAS  /tmp/cc1M433E.s 			page 60


 612              		.loc 1 160 12 discriminator 3
 613 0392 D7F82C22 		ldr	r2, [r7, #556]
 614 0396 D7F81C32 		ldr	r3, [r7, #540]
 615 039a C7F8F821 		str	r2, [r7, #504]
 616 039e C7F8F431 		str	r3, [r7, #500]
 617              	.LBB212:
 618              	.LBB213:
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 619              		.loc 3 1977 3 discriminator 3
 620 03a2 D7F8F831 		ldr	r3, [r7, #504]
 621 03a6 D7F8F421 		ldr	r2, [r7, #500]
 622              		.syntax unified
 623              	@ 1977 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 624 03aa 23FB02F3 		smuad r3, r3, r2
 625              	@ 0 "" 2
 626              		.thumb
 627              		.syntax unified
 628 03ae C7F8F031 		str	r3, [r7, #496]
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 629              		.loc 3 1978 9 discriminator 3
 630 03b2 D7F8F031 		ldr	r3, [r7, #496]
 631              	.LBE213:
 632              	.LBE212:
 633              		.loc 1 160 30 discriminator 3
 634 03b6 1B0C     		lsrs	r3, r3, #16
 635              		.loc 1 160 10 discriminator 3
 636 03b8 C7F81832 		str	r3, [r7, #536]
 161:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSDX(coeff, R);
 637              		.loc 1 161 12 discriminator 3
 638 03bc D7F82C22 		ldr	r2, [r7, #556]
 639 03c0 D7F81C32 		ldr	r3, [r7, #540]
 640 03c4 C7F80422 		str	r2, [r7, #516]
 641 03c8 C7F80032 		str	r3, [r7, #512]
 642              	.LBB214:
 643              	.LBB215:
2051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 644              		.loc 3 2051 3 discriminator 3
 645 03cc D7F80432 		ldr	r3, [r7, #516]
 646 03d0 D7F80022 		ldr	r2, [r7, #512]
 647              		.syntax unified
 648              	@ 2051 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 649 03d4 43FB12F3 		smusdx r3, r3, r2
 650              	@ 0 "" 2
 651              		.thumb
 652              		.syntax unified
 653 03d8 C7F8FC31 		str	r3, [r7, #508]
 654              		.loc 3 2052 9 discriminator 3
 655 03dc D7F8FC31 		ldr	r3, [r7, #508]
 656              	.LBE215:
 657              	.LBE214:
 658              		.loc 1 161 10 discriminator 3
 659 03e0 C7F81432 		str	r3, [r7, #532]
 162:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 163:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 164:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSDX(R, coeff) >> 16U;
 165:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUAD(coeff, R);
 166:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
ARM GAS  /tmp/cc1M433E.s 			page 61


 167:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 168:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 660              		.loc 1 168 5 discriminator 3
 661 03e4 D7F82832 		ldr	r3, [r7, #552]
 662 03e8 9B00     		lsls	r3, r3, #2
 663 03ea 07F10C02 		add	r2, r7, #12
 664 03ee 1268     		ldr	r2, [r2]
 665 03f0 1A44     		add	r2, r2, r3
 666              		.loc 1 168 35 discriminator 3
 667 03f2 D7F81412 		ldr	r1, [r7, #532]
 668 03f6 174B     		ldr	r3, .L51
 669 03f8 0B40     		ands	r3, r3, r1
 670              		.loc 1 168 73 discriminator 3
 671 03fa D7F81812 		ldr	r1, [r7, #536]
 672 03fe 89B2     		uxth	r1, r1
 673              		.loc 1 168 5 discriminator 3
 674 0400 0B43     		orrs	r3, r3, r1
 675 0402 C7F80C22 		str	r2, [r7, #524]
 676 0406 C7F80832 		str	r3, [r7, #520]
 677              	.LBB216:
 678              	.LBB217:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 679              		.loc 2 522 9 discriminator 3
 680 040a 07F11003 		add	r3, r7, #16
 681 040e D7F80822 		ldr	r2, [r7, #520]
 682 0412 1A60     		str	r2, [r3]
 683 0414 07F11003 		add	r3, r7, #16
 684 0418 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 685              		.loc 2 524 3 discriminator 3
 686 041a D7F80C32 		ldr	r3, [r7, #524]
 687 041e 1A60     		str	r2, [r3]	@ unaligned
 688              		.loc 2 525 1 discriminator 3
 689 0420 00BF     		nop
 690              	.LBE217:
 691              	.LBE216:
 109:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 692              		.loc 1 109 24 discriminator 3
 693 0422 D7F84432 		ldr	r3, [r7, #580]
 694 0426 0133     		adds	r3, r3, #1
 695 0428 C7F84432 		str	r3, [r7, #580]
 696              	.L5:
 109:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 697              		.loc 1 109 3 discriminator 1
 698 042c D7F84422 		ldr	r2, [r7, #580]
 699 0430 D7F83832 		ldr	r3, [r7, #568]
 700 0434 9A42     		cmp	r2, r3
 701 0436 FFF407AE 		bcc	.L20
 169:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 170:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 171:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 172:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 702              		.loc 1 172 20
 703 043a BB1C     		adds	r3, r7, #2
 704 043c BA1C     		adds	r2, r7, #2
 705 043e 1288     		ldrh	r2, [r2]	@ movhi
 706 0440 5200     		lsls	r2, r2, #1
ARM GAS  /tmp/cc1M433E.s 			page 62


 707 0442 1A80     		strh	r2, [r3]	@ movhi
 173:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 174:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for stage */
 175:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 708              		.loc 1 175 10
 709 0444 07F10803 		add	r3, r7, #8
 710 0448 1B68     		ldr	r3, [r3]
 711 044a 5B08     		lsrs	r3, r3, #1
 712 044c C7F83C32 		str	r3, [r7, #572]
 713              		.loc 1 175 3
 714 0450 FFE1     		b	.L21
 715              	.L52:
 716 0452 00BF     		.align	2
 717              	.L51:
 718 0454 0000FFFF 		.word	-65536
 719              	.L39:
 176:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 177:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 720              		.loc 1 177 8
 721 0458 D7F83832 		ldr	r3, [r7, #568]
 722 045c C7F83032 		str	r3, [r7, #560]
 178:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 723              		.loc 1 178 8
 724 0460 D7F83832 		ldr	r3, [r7, #568]
 725 0464 5B08     		lsrs	r3, r3, #1
 726 0466 C7F83832 		str	r3, [r7, #568]
 179:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 727              		.loc 1 179 8
 728 046a 0023     		movs	r3, #0
 729 046c C7F83432 		str	r3, [r7, #564]
 180:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 181:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for groups */
 182:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 730              		.loc 1 182 12
 731 0470 0023     		movs	r3, #0
 732 0472 C7F84032 		str	r3, [r7, #576]
 733              		.loc 1 182 5
 734 0476 DBE1     		b	.L22
 735              	.L38:
 183:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 184:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 736              		.loc 1 184 42
 737 0478 D7F83432 		ldr	r3, [r7, #564]
 738 047c 9B00     		lsls	r3, r3, #2
 739              		.loc 1 184 15
 740 047e 3A1D     		adds	r2, r7, #4
 741 0480 1268     		ldr	r2, [r2]
 742 0482 1344     		add	r3, r3, r2
 743 0484 C7F87431 		str	r3, [r7, #372]
 744 0488 D7F87431 		ldr	r3, [r7, #372]
 745 048c 1B68     		ldr	r3, [r3]	@ unaligned
 746 048e 1A46     		mov	r2, r3
 747              	.LBB218:
 748              	.LBB219:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 749              		.loc 2 459 3
 750 0490 07F13803 		add	r3, r7, #56
ARM GAS  /tmp/cc1M433E.s 			page 63


 751 0494 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 752              		.loc 2 461 10
 753 0496 07F13803 		add	r3, r7, #56
 754 049a 1B68     		ldr	r3, [r3]
 755              	.LBE219:
 756              	.LBE218:
 757              		.loc 1 184 15
 758 049c C7F82C32 		str	r3, [r7, #556]
 185:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 186:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 759              		.loc 1 186 15
 760 04a0 BB1C     		adds	r3, r7, #2
 761 04a2 1B88     		ldrh	r3, [r3]
 762              		.loc 1 186 10
 763 04a4 D7F83422 		ldr	r2, [r7, #564]
 764 04a8 1344     		add	r3, r3, r2
 765 04aa C7F83432 		str	r3, [r7, #564]
 187:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 188:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       /* loop for butterfly */
 189:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 766              		.loc 1 189 14
 767 04ae D7F84032 		ldr	r3, [r7, #576]
 768 04b2 C7F84432 		str	r3, [r7, #580]
 769              		.loc 1 189 7
 770 04b6 AEE1     		b	.L24
 771              	.L37:
 190:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 191:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 772              		.loc 1 191 11 discriminator 3
 773 04b8 D7F84422 		ldr	r2, [r7, #580]
 774 04bc D7F83832 		ldr	r3, [r7, #568]
 775 04c0 1344     		add	r3, r3, r2
 776 04c2 C7F82832 		str	r3, [r7, #552]
 192:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 193:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = read_q15x2 (pSrc + (2 * i));
 777              		.loc 1 193 13 discriminator 3
 778 04c6 D7F84432 		ldr	r3, [r7, #580]
 779 04ca 9B00     		lsls	r3, r3, #2
 780 04cc 07F10C02 		add	r2, r7, #12
 781 04d0 1268     		ldr	r2, [r2]
 782 04d2 1A44     		add	r2, r2, r3
 783 04d4 07F1E403 		add	r3, r7, #228
 784 04d8 1A60     		str	r2, [r3]
 785 04da 07F1E403 		add	r3, r7, #228
 786 04de 1B68     		ldr	r3, [r3]
 787 04e0 1B68     		ldr	r3, [r3]	@ unaligned
 788 04e2 1A46     		mov	r2, r3
 789              	.LBB220:
 790              	.LBB221:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 791              		.loc 2 459 3 discriminator 3
 792 04e4 07F15803 		add	r3, r7, #88
 793 04e8 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 794              		.loc 2 461 10 discriminator 3
 795 04ea 07F15803 		add	r3, r7, #88
ARM GAS  /tmp/cc1M433E.s 			page 64


 796 04ee 1B68     		ldr	r3, [r3]
 797              	.LBE221:
 798              	.LBE220:
 799              		.loc 1 193 13 discriminator 3
 800 04f0 C7F82432 		str	r3, [r7, #548]
 194:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 195:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = read_q15x2 (pSrc + (2 * l));
 801              		.loc 1 195 13 discriminator 3
 802 04f4 D7F82832 		ldr	r3, [r7, #552]
 803 04f8 9B00     		lsls	r3, r3, #2
 804 04fa 07F10C02 		add	r2, r7, #12
 805 04fe 1268     		ldr	r2, [r2]
 806 0500 1A44     		add	r2, r2, r3
 807 0502 07F1E803 		add	r3, r7, #232
 808 0506 1A60     		str	r2, [r3]
 809 0508 07F1E803 		add	r3, r7, #232
 810 050c 1B68     		ldr	r3, [r3]
 811 050e 1B68     		ldr	r3, [r3]	@ unaligned
 812 0510 1A46     		mov	r2, r3
 813              	.LBB222:
 814              	.LBB223:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 815              		.loc 2 459 3 discriminator 3
 816 0512 07F15403 		add	r3, r7, #84
 817 0516 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 818              		.loc 2 461 10 discriminator 3
 819 0518 07F15403 		add	r3, r7, #84
 820 051c 1B68     		ldr	r3, [r3]
 821              	.LBE223:
 822              	.LBE222:
 823              		.loc 1 195 13 discriminator 3
 824 051e C7F82032 		str	r3, [r7, #544]
 196:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 197:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 825              		.loc 1 197 13 discriminator 3
 826 0522 D7F82412 		ldr	r1, [r7, #548]
 827 0526 D7F82022 		ldr	r2, [r7, #544]
 828 052a 07F1F403 		add	r3, r7, #244
 829 052e 1960     		str	r1, [r3]
 830 0530 07F1F003 		add	r3, r7, #240
 831 0534 1A60     		str	r2, [r3]
 832              	.LBB224:
 833              	.LBB225:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 834              		.loc 3 1779 3 discriminator 3
 835 0536 07F1F403 		add	r3, r7, #244
 836 053a 1B68     		ldr	r3, [r3]
 837 053c 07F1F002 		add	r2, r7, #240
 838 0540 1268     		ldr	r2, [r2]
 839              		.syntax unified
 840              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 841 0542 D3FA12F2 		qsub16 r2, r3, r2
 842              	@ 0 "" 2
 843              		.thumb
 844              		.syntax unified
 845 0546 07F1EC03 		add	r3, r7, #236
ARM GAS  /tmp/cc1M433E.s 			page 65


 846 054a 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 847              		.loc 3 1780 9 discriminator 3
 848 054c 07F1EC03 		add	r3, r7, #236
 849 0550 1B68     		ldr	r3, [r3]
 850              	.LBE225:
 851              	.LBE224:
 852              		.loc 1 197 11 discriminator 3
 853 0552 C7F81C32 		str	r3, [r7, #540]
 198:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 199:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 854              		.loc 1 199 9 discriminator 3
 855 0556 D7F84432 		ldr	r3, [r7, #580]
 856 055a 9B00     		lsls	r3, r3, #2
 857 055c 07F10C02 		add	r2, r7, #12
 858 0560 1268     		ldr	r2, [r2]
 859 0562 1A44     		add	r2, r2, r3
 860              		.loc 1 199 38 discriminator 3
 861 0564 D7F82402 		ldr	r0, [r7, #548]
 862 0568 D7F82012 		ldr	r1, [r7, #544]
 863 056c 07F58073 		add	r3, r7, #256
 864 0570 1860     		str	r0, [r3]
 865 0572 07F1FC03 		add	r3, r7, #252
 866 0576 1960     		str	r1, [r3]
 867              	.LBB226:
 868              	.LBB227:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 869              		.loc 3 1739 3 discriminator 3
 870 0578 07F58073 		add	r3, r7, #256
 871 057c 1B68     		ldr	r3, [r3]
 872 057e 07F1FC01 		add	r1, r7, #252
 873 0582 0968     		ldr	r1, [r1]
 874              		.syntax unified
 875              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 876 0584 93FA21F1 		shadd16 r1, r3, r1
 877              	@ 0 "" 2
 878              		.thumb
 879              		.syntax unified
 880 0588 07F1F803 		add	r3, r7, #248
 881 058c 1960     		str	r1, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 882              		.loc 3 1740 9 discriminator 3
 883 058e 07F1F803 		add	r3, r7, #248
 884 0592 1B68     		ldr	r3, [r3]
 885              	.LBE227:
 886              	.LBE226:
 887              		.loc 1 199 9 discriminator 3
 888 0594 1946     		mov	r1, r3
 889 0596 07F58473 		add	r3, r7, #264
 890 059a 1A60     		str	r2, [r3]
 891 059c 07F58273 		add	r3, r7, #260
 892 05a0 1960     		str	r1, [r3]
 893              	.LBB228:
 894              	.LBB229:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 895              		.loc 2 522 9 discriminator 3
 896 05a2 07F15003 		add	r3, r7, #80
ARM GAS  /tmp/cc1M433E.s 			page 66


 897 05a6 07F58272 		add	r2, r7, #260
 898 05aa 1268     		ldr	r2, [r2]
 899 05ac 1A60     		str	r2, [r3]
 900 05ae 07F15003 		add	r3, r7, #80
 901 05b2 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 902              		.loc 2 524 3 discriminator 3
 903 05b4 07F58473 		add	r3, r7, #264
 904 05b8 1B68     		ldr	r3, [r3]
 905 05ba 1A60     		str	r2, [r3]	@ unaligned
 906              		.loc 2 525 1 discriminator 3
 907 05bc 00BF     		nop
 908              	.LBE229:
 909              	.LBE228:
 200:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 201:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 202:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUAD(coeff, R) >> 16;
 910              		.loc 1 202 16 discriminator 3
 911 05be D7F82C12 		ldr	r1, [r7, #556]
 912 05c2 D7F81C22 		ldr	r2, [r7, #540]
 913 05c6 07F58A73 		add	r3, r7, #276
 914 05ca 1960     		str	r1, [r3]
 915 05cc 07F58873 		add	r3, r7, #272
 916 05d0 1A60     		str	r2, [r3]
 917              	.LBB230:
 918              	.LBB231:
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 919              		.loc 3 1977 3 discriminator 3
 920 05d2 07F58A73 		add	r3, r7, #276
 921 05d6 1B68     		ldr	r3, [r3]
 922 05d8 07F58872 		add	r2, r7, #272
 923 05dc 1268     		ldr	r2, [r2]
 924              		.syntax unified
 925              	@ 1977 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 926 05de 23FB02F2 		smuad r2, r3, r2
 927              	@ 0 "" 2
 928              		.thumb
 929              		.syntax unified
 930 05e2 07F58673 		add	r3, r7, #268
 931 05e6 1A60     		str	r2, [r3]
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 932              		.loc 3 1978 9 discriminator 3
 933 05e8 07F58673 		add	r3, r7, #268
 934 05ec 1B68     		ldr	r3, [r3]
 935              	.LBE231:
 936              	.LBE230:
 937              		.loc 1 202 34 discriminator 3
 938 05ee 1B0C     		lsrs	r3, r3, #16
 939              		.loc 1 202 14 discriminator 3
 940 05f0 C7F81832 		str	r3, [r7, #536]
 203:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSDX(coeff, R);
 941              		.loc 1 203 16 discriminator 3
 942 05f4 D7F82C12 		ldr	r1, [r7, #556]
 943 05f8 D7F81C22 		ldr	r2, [r7, #540]
 944 05fc 07F59073 		add	r3, r7, #288
 945 0600 1960     		str	r1, [r3]
 946 0602 07F58E73 		add	r3, r7, #284
ARM GAS  /tmp/cc1M433E.s 			page 67


 947 0606 1A60     		str	r2, [r3]
 948              	.LBB232:
 949              	.LBB233:
2051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 950              		.loc 3 2051 3 discriminator 3
 951 0608 07F59073 		add	r3, r7, #288
 952 060c 1B68     		ldr	r3, [r3]
 953 060e 07F58E72 		add	r2, r7, #284
 954 0612 1268     		ldr	r2, [r2]
 955              		.syntax unified
 956              	@ 2051 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 957 0614 43FB12F2 		smusdx r2, r3, r2
 958              	@ 0 "" 2
 959              		.thumb
 960              		.syntax unified
 961 0618 07F58C73 		add	r3, r7, #280
 962 061c 1A60     		str	r2, [r3]
 963              		.loc 3 2052 9 discriminator 3
 964 061e 07F58C73 		add	r3, r7, #280
 965 0622 1B68     		ldr	r3, [r3]
 966              	.LBE233:
 967              	.LBE232:
 968              		.loc 1 203 14 discriminator 3
 969 0624 C7F81432 		str	r3, [r7, #532]
 204:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 205:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSDX(R, coeff) >> 16U;
 206:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUAD(coeff, R);
 207:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 208:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 209:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 970              		.loc 1 209 9 discriminator 3
 971 0628 D7F82832 		ldr	r3, [r7, #552]
 972 062c 9B00     		lsls	r3, r3, #2
 973 062e 07F10C02 		add	r2, r7, #12
 974 0632 1268     		ldr	r2, [r2]
 975 0634 D118     		adds	r1, r2, r3
 976              		.loc 1 209 39 discriminator 3
 977 0636 D7F81422 		ldr	r2, [r7, #532]
 978 063a 9F4B     		ldr	r3, .L53
 979 063c 1340     		ands	r3, r3, r2
 980              		.loc 1 209 77 discriminator 3
 981 063e D7F81822 		ldr	r2, [r7, #536]
 982 0642 92B2     		uxth	r2, r2
 983              		.loc 1 209 9 discriminator 3
 984 0644 1A43     		orrs	r2, r2, r3
 985 0646 07F59473 		add	r3, r7, #296
 986 064a 1960     		str	r1, [r3]
 987 064c 07F59273 		add	r3, r7, #292
 988 0650 1A60     		str	r2, [r3]
 989              	.LBB234:
 990              	.LBB235:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 991              		.loc 2 522 9 discriminator 3
 992 0652 07F14C03 		add	r3, r7, #76
 993 0656 07F59272 		add	r2, r7, #292
 994 065a 1268     		ldr	r2, [r2]
 995 065c 1A60     		str	r2, [r3]
ARM GAS  /tmp/cc1M433E.s 			page 68


 996 065e 07F14C03 		add	r3, r7, #76
 997 0662 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 998              		.loc 2 524 3 discriminator 3
 999 0664 07F59473 		add	r3, r7, #296
 1000 0668 1B68     		ldr	r3, [r3]
 1001 066a 1A60     		str	r2, [r3]	@ unaligned
 1002              		.loc 2 525 1 discriminator 3
 1003 066c 00BF     		nop
 1004              	.LBE235:
 1005              	.LBE234:
 210:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 211:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         i += n1;
 1006              		.loc 1 211 11 discriminator 3
 1007 066e D7F84422 		ldr	r2, [r7, #580]
 1008 0672 D7F83032 		ldr	r3, [r7, #560]
 1009 0676 1344     		add	r3, r3, r2
 1010 0678 C7F84432 		str	r3, [r7, #580]
 212:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 213:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 1011              		.loc 1 213 11 discriminator 3
 1012 067c D7F84422 		ldr	r2, [r7, #580]
 1013 0680 D7F83832 		ldr	r3, [r7, #568]
 1014 0684 1344     		add	r3, r3, r2
 1015 0686 C7F82832 		str	r3, [r7, #552]
 214:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 215:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = read_q15x2 (pSrc + (2 * i));
 1016              		.loc 1 215 13 discriminator 3
 1017 068a D7F84432 		ldr	r3, [r7, #580]
 1018 068e 9B00     		lsls	r3, r3, #2
 1019 0690 07F10C02 		add	r2, r7, #12
 1020 0694 1268     		ldr	r2, [r2]
 1021 0696 1A44     		add	r2, r2, r3
 1022 0698 07F59673 		add	r3, r7, #300
 1023 069c 1A60     		str	r2, [r3]
 1024 069e 07F59673 		add	r3, r7, #300
 1025 06a2 1B68     		ldr	r3, [r3]
 1026 06a4 1B68     		ldr	r3, [r3]	@ unaligned
 1027 06a6 1A46     		mov	r2, r3
 1028              	.LBB236:
 1029              	.LBB237:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1030              		.loc 2 459 3 discriminator 3
 1031 06a8 07F14803 		add	r3, r7, #72
 1032 06ac 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1033              		.loc 2 461 10 discriminator 3
 1034 06ae 07F14803 		add	r3, r7, #72
 1035 06b2 1B68     		ldr	r3, [r3]
 1036              	.LBE237:
 1037              	.LBE236:
 1038              		.loc 1 215 13 discriminator 3
 1039 06b4 C7F82432 		str	r3, [r7, #548]
 216:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 217:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = read_q15x2 (pSrc + (2 * l));
 1040              		.loc 1 217 13 discriminator 3
 1041 06b8 D7F82832 		ldr	r3, [r7, #552]
ARM GAS  /tmp/cc1M433E.s 			page 69


 1042 06bc 9B00     		lsls	r3, r3, #2
 1043 06be 07F10C02 		add	r2, r7, #12
 1044 06c2 1268     		ldr	r2, [r2]
 1045 06c4 1A44     		add	r2, r2, r3
 1046 06c6 07F59873 		add	r3, r7, #304
 1047 06ca 1A60     		str	r2, [r3]
 1048 06cc 07F59873 		add	r3, r7, #304
 1049 06d0 1B68     		ldr	r3, [r3]
 1050 06d2 1B68     		ldr	r3, [r3]	@ unaligned
 1051 06d4 1A46     		mov	r2, r3
 1052              	.LBB238:
 1053              	.LBB239:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1054              		.loc 2 459 3 discriminator 3
 1055 06d6 07F14403 		add	r3, r7, #68
 1056 06da 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1057              		.loc 2 461 10 discriminator 3
 1058 06dc 07F14403 		add	r3, r7, #68
 1059 06e0 1B68     		ldr	r3, [r3]
 1060              	.LBE239:
 1061              	.LBE238:
 1062              		.loc 1 217 13 discriminator 3
 1063 06e2 C7F82032 		str	r3, [r7, #544]
 218:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 219:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 1064              		.loc 1 219 13 discriminator 3
 1065 06e6 D7F82412 		ldr	r1, [r7, #548]
 1066 06ea D7F82022 		ldr	r2, [r7, #544]
 1067 06ee 07F59E73 		add	r3, r7, #316
 1068 06f2 1960     		str	r1, [r3]
 1069 06f4 07F59C73 		add	r3, r7, #312
 1070 06f8 1A60     		str	r2, [r3]
 1071              	.LBB240:
 1072              	.LBB241:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1073              		.loc 3 1779 3 discriminator 3
 1074 06fa 07F59E73 		add	r3, r7, #316
 1075 06fe 1B68     		ldr	r3, [r3]
 1076 0700 07F59C72 		add	r2, r7, #312
 1077 0704 1268     		ldr	r2, [r2]
 1078              		.syntax unified
 1079              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1080 0706 D3FA12F2 		qsub16 r2, r3, r2
 1081              	@ 0 "" 2
 1082              		.thumb
 1083              		.syntax unified
 1084 070a 07F59A73 		add	r3, r7, #308
 1085 070e 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1086              		.loc 3 1780 9 discriminator 3
 1087 0710 07F59A73 		add	r3, r7, #308
 1088 0714 1B68     		ldr	r3, [r3]
 1089              	.LBE241:
 1090              	.LBE240:
 1091              		.loc 1 219 11 discriminator 3
 1092 0716 C7F81C32 		str	r3, [r7, #540]
ARM GAS  /tmp/cc1M433E.s 			page 70


 220:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 221:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 1093              		.loc 1 221 9 discriminator 3
 1094 071a D7F84432 		ldr	r3, [r7, #580]
 1095 071e 9B00     		lsls	r3, r3, #2
 1096 0720 07F10C02 		add	r2, r7, #12
 1097 0724 1268     		ldr	r2, [r2]
 1098 0726 1344     		add	r3, r3, r2
 1099              		.loc 1 221 38 discriminator 3
 1100 0728 D7F82402 		ldr	r0, [r7, #548]
 1101 072c D7F82012 		ldr	r1, [r7, #544]
 1102 0730 07F5A472 		add	r2, r7, #328
 1103 0734 1060     		str	r0, [r2]
 1104 0736 07F5A272 		add	r2, r7, #324
 1105 073a 1160     		str	r1, [r2]
 1106              	.LBB242:
 1107              	.LBB243:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1108              		.loc 3 1739 3 discriminator 3
 1109 073c 07F5A472 		add	r2, r7, #328
 1110 0740 1268     		ldr	r2, [r2]
 1111 0742 07F5A271 		add	r1, r7, #324
 1112 0746 0968     		ldr	r1, [r1]
 1113              		.syntax unified
 1114              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1115 0748 92FA21F1 		shadd16 r1, r2, r1
 1116              	@ 0 "" 2
 1117              		.thumb
 1118              		.syntax unified
 1119 074c 07F5A072 		add	r2, r7, #320
 1120 0750 1160     		str	r1, [r2]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1121              		.loc 3 1740 9 discriminator 3
 1122 0752 07F5A072 		add	r2, r7, #320
 1123 0756 1268     		ldr	r2, [r2]
 1124 0758 C7F85031 		str	r3, [r7, #336]
 1125 075c C7F84C21 		str	r2, [r7, #332]
 1126              	.LBE243:
 1127              	.LBE242:
 1128              	.LBB244:
 1129              	.LBB245:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1130              		.loc 2 522 9 discriminator 3
 1131 0760 07F14003 		add	r3, r7, #64
 1132 0764 D7F84C21 		ldr	r2, [r7, #332]
 1133 0768 1A60     		str	r2, [r3]
 1134 076a 07F14003 		add	r3, r7, #64
 1135 076e 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1136              		.loc 2 524 3 discriminator 3
 1137 0770 D7F85031 		ldr	r3, [r7, #336]
 1138 0774 1A60     		str	r2, [r3]	@ unaligned
 1139              		.loc 2 525 1 discriminator 3
 1140 0776 00BF     		nop
 1141              	.LBE245:
 1142              	.LBE244:
 222:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /tmp/cc1M433E.s 			page 71


 223:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 224:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUAD(coeff, R) >> 16;
 1143              		.loc 1 224 16 discriminator 3
 1144 0778 D7F82C22 		ldr	r2, [r7, #556]
 1145 077c D7F81C32 		ldr	r3, [r7, #540]
 1146 0780 C7F85C21 		str	r2, [r7, #348]
 1147 0784 C7F85831 		str	r3, [r7, #344]
 1148              	.LBB246:
 1149              	.LBB247:
1977:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1150              		.loc 3 1977 3 discriminator 3
 1151 0788 D7F85C31 		ldr	r3, [r7, #348]
 1152 078c D7F85821 		ldr	r2, [r7, #344]
 1153              		.syntax unified
 1154              	@ 1977 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1155 0790 23FB02F3 		smuad r3, r3, r2
 1156              	@ 0 "" 2
 1157              		.thumb
 1158              		.syntax unified
 1159 0794 C7F85431 		str	r3, [r7, #340]
1978:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1160              		.loc 3 1978 9 discriminator 3
 1161 0798 D7F85431 		ldr	r3, [r7, #340]
 1162              	.LBE247:
 1163              	.LBE246:
 1164              		.loc 1 224 34 discriminator 3
 1165 079c 1B0C     		lsrs	r3, r3, #16
 1166              		.loc 1 224 14 discriminator 3
 1167 079e C7F81832 		str	r3, [r7, #536]
 225:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSDX(coeff, R);
 1168              		.loc 1 225 16 discriminator 3
 1169 07a2 D7F82C22 		ldr	r2, [r7, #556]
 1170 07a6 D7F81C32 		ldr	r3, [r7, #540]
 1171 07aa C7F86821 		str	r2, [r7, #360]
 1172 07ae C7F86431 		str	r3, [r7, #356]
 1173              	.LBB248:
 1174              	.LBB249:
2051:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1175              		.loc 3 2051 3 discriminator 3
 1176 07b2 D7F86831 		ldr	r3, [r7, #360]
 1177 07b6 D7F86421 		ldr	r2, [r7, #356]
 1178              		.syntax unified
 1179              	@ 2051 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1180 07ba 43FB12F3 		smusdx r3, r3, r2
 1181              	@ 0 "" 2
 1182              		.thumb
 1183              		.syntax unified
 1184 07be C7F86031 		str	r3, [r7, #352]
 1185              		.loc 3 2052 9 discriminator 3
 1186 07c2 D7F86031 		ldr	r3, [r7, #352]
 1187              	.LBE249:
 1188              	.LBE248:
 1189              		.loc 1 225 14 discriminator 3
 1190 07c6 C7F81432 		str	r3, [r7, #532]
 226:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 227:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSDX(R, coeff) >> 16U;
 228:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUAD(coeff, R);
ARM GAS  /tmp/cc1M433E.s 			page 72


 229:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 230:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 231:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2U * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 1191              		.loc 1 231 9 discriminator 3
 1192 07ca D7F82832 		ldr	r3, [r7, #552]
 1193 07ce 9B00     		lsls	r3, r3, #2
 1194 07d0 07F10C02 		add	r2, r7, #12
 1195 07d4 1268     		ldr	r2, [r2]
 1196 07d6 1A44     		add	r2, r2, r3
 1197              		.loc 1 231 39 discriminator 3
 1198 07d8 D7F81412 		ldr	r1, [r7, #532]
 1199 07dc 364B     		ldr	r3, .L53
 1200 07de 0B40     		ands	r3, r3, r1
 1201              		.loc 1 231 77 discriminator 3
 1202 07e0 D7F81812 		ldr	r1, [r7, #536]
 1203 07e4 89B2     		uxth	r1, r1
 1204              		.loc 1 231 9 discriminator 3
 1205 07e6 0B43     		orrs	r3, r3, r1
 1206 07e8 C7F87021 		str	r2, [r7, #368]
 1207 07ec C7F86C31 		str	r3, [r7, #364]
 1208              	.LBB250:
 1209              	.LBB251:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1210              		.loc 2 522 9 discriminator 3
 1211 07f0 07F13C03 		add	r3, r7, #60
 1212 07f4 D7F86C21 		ldr	r2, [r7, #364]
 1213 07f8 1A60     		str	r2, [r3]
 1214 07fa 07F13C03 		add	r3, r7, #60
 1215 07fe 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1216              		.loc 2 524 3 discriminator 3
 1217 0800 D7F87031 		ldr	r3, [r7, #368]
 1218 0804 1A60     		str	r2, [r3]	@ unaligned
 1219              		.loc 2 525 1 discriminator 3
 1220 0806 00BF     		nop
 1221              	.LBE251:
 1222              	.LBE250:
 189:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1223              		.loc 1 189 33 discriminator 3
 1224 0808 D7F84422 		ldr	r2, [r7, #580]
 1225 080c D7F83032 		ldr	r3, [r7, #560]
 1226 0810 1344     		add	r3, r3, r2
 1227 0812 C7F84432 		str	r3, [r7, #580]
 1228              	.L24:
 189:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 1229              		.loc 1 189 7 discriminator 1
 1230 0816 07F10803 		add	r3, r7, #8
 1231 081a D7F84422 		ldr	r2, [r7, #580]
 1232 081e 1B68     		ldr	r3, [r3]
 1233 0820 9A42     		cmp	r2, r3
 1234 0822 FFF449AE 		bcc	.L37
 182:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1235              		.loc 1 182 26 discriminator 2
 1236 0826 D7F84032 		ldr	r3, [r7, #576]
 1237 082a 0133     		adds	r3, r3, #1
 1238 082c C7F84032 		str	r3, [r7, #576]
 1239              	.L22:
ARM GAS  /tmp/cc1M433E.s 			page 73


 182:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 1240              		.loc 1 182 5 discriminator 1
 1241 0830 D7F84022 		ldr	r2, [r7, #576]
 1242 0834 D7F83832 		ldr	r3, [r7, #568]
 1243 0838 9A42     		cmp	r2, r3
 1244 083a FFF41DAE 		bcc	.L38
 232:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 233:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       } /* butterfly loop end */
 234:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 235:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* groups loop end */
 236:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 237:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 1245              		.loc 1 237 22 discriminator 2
 1246 083e BB1C     		adds	r3, r7, #2
 1247 0840 BA1C     		adds	r2, r7, #2
 1248 0842 1288     		ldrh	r2, [r2]	@ movhi
 1249 0844 5200     		lsls	r2, r2, #1
 1250 0846 1A80     		strh	r2, [r3]	@ movhi
 175:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1251              		.loc 1 175 33 discriminator 2
 1252 0848 D7F83C32 		ldr	r3, [r7, #572]
 1253 084c 5B08     		lsrs	r3, r3, #1
 1254 084e C7F83C32 		str	r3, [r7, #572]
 1255              	.L21:
 175:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1256              		.loc 1 175 3 discriminator 1
 1257 0852 D7F83C32 		ldr	r3, [r7, #572]
 1258 0856 022B     		cmp	r3, #2
 1259 0858 3FF6FEAD 		bhi	.L39
 238:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* stages loop end */
 239:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 240:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 1260              		.loc 1 240 6
 1261 085c D7F83832 		ldr	r3, [r7, #568]
 1262 0860 C7F83032 		str	r3, [r7, #560]
 241:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 1263              		.loc 1 241 6
 1264 0864 D7F83832 		ldr	r3, [r7, #568]
 1265 0868 5B08     		lsrs	r3, r3, #1
 1266 086a C7F83832 		str	r3, [r7, #568]
 242:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 1267              		.loc 1 242 6
 1268 086e 0023     		movs	r3, #0
 1269 0870 C7F83432 		str	r3, [r7, #564]
 243:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 244:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 1270              		.loc 1 244 38
 1271 0874 D7F83432 		ldr	r3, [r7, #564]
 1272 0878 9B00     		lsls	r3, r3, #2
 1273              		.loc 1 244 11
 1274 087a 3A1D     		adds	r2, r7, #4
 1275 087c 1268     		ldr	r2, [r2]
 1276 087e 1A44     		add	r2, r2, r3
 1277 0880 07F1E003 		add	r3, r7, #224
 1278 0884 1A60     		str	r2, [r3]
 1279 0886 07F1E003 		add	r3, r7, #224
 1280 088a 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc1M433E.s 			page 74


 1281 088c 1B68     		ldr	r3, [r3]	@ unaligned
 1282 088e 1A46     		mov	r2, r3
 1283              	.LBB252:
 1284              	.LBB253:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1285              		.loc 2 459 3
 1286 0890 07F15C03 		add	r3, r7, #92
 1287 0894 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1288              		.loc 2 461 10
 1289 0896 07F15C03 		add	r3, r7, #92
 1290 089a 1B68     		ldr	r3, [r3]
 1291              	.LBE253:
 1292              	.LBE252:
 1293              		.loc 1 244 11
 1294 089c C7F82C32 		str	r3, [r7, #556]
 245:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 246:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = ia + twidCoefModifier;
 1295              		.loc 1 246 11
 1296 08a0 BB1C     		adds	r3, r7, #2
 1297 08a2 1B88     		ldrh	r3, [r3]
 1298              		.loc 1 246 6
 1299 08a4 D7F83422 		ldr	r2, [r7, #564]
 1300 08a8 1344     		add	r3, r3, r2
 1301 08aa C7F83432 		str	r3, [r7, #564]
 247:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 248:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for butterfly */
 249:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < fftLen; i += n1)
 1302              		.loc 1 249 10
 1303 08ae 0023     		movs	r3, #0
 1304 08b0 C7F84432 		str	r3, [r7, #580]
 1305              		.loc 1 249 3
 1306 08b4 50E1     		b	.L41
 1307              	.L54:
 1308 08b6 00BF     		.align	2
 1309              	.L53:
 1310 08b8 0000FFFF 		.word	-65536
 1311              	.L50:
 250:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 251:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 1312              		.loc 1 251 7 discriminator 3
 1313 08bc D7F84422 		ldr	r2, [r7, #580]
 1314 08c0 D7F83832 		ldr	r3, [r7, #568]
 1315 08c4 1344     		add	r3, r3, r2
 1316 08c6 C7F82832 		str	r3, [r7, #552]
 252:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 253:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 1317              		.loc 1 253 9 discriminator 3
 1318 08ca D7F84432 		ldr	r3, [r7, #580]
 1319 08ce 9B00     		lsls	r3, r3, #2
 1320 08d0 07F10C02 		add	r2, r7, #12
 1321 08d4 1268     		ldr	r2, [r2]
 1322 08d6 1A44     		add	r2, r2, r3
 1323 08d8 07F18003 		add	r3, r7, #128
 1324 08dc 1A60     		str	r2, [r3]
 1325 08de 07F18003 		add	r3, r7, #128
 1326 08e2 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc1M433E.s 			page 75


 1327 08e4 1B68     		ldr	r3, [r3]	@ unaligned
 1328 08e6 1A46     		mov	r2, r3
 1329              	.LBB254:
 1330              	.LBB255:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1331              		.loc 2 459 3 discriminator 3
 1332 08e8 07F17C03 		add	r3, r7, #124
 1333 08ec 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1334              		.loc 2 461 10 discriminator 3
 1335 08ee 07F17C03 		add	r3, r7, #124
 1336 08f2 1B68     		ldr	r3, [r3]
 1337              	.LBE255:
 1338              	.LBE254:
 1339              		.loc 1 253 9 discriminator 3
 1340 08f4 C7F82432 		str	r3, [r7, #548]
 254:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 255:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 1341              		.loc 1 255 9 discriminator 3
 1342 08f8 D7F82832 		ldr	r3, [r7, #552]
 1343 08fc 9B00     		lsls	r3, r3, #2
 1344 08fe 07F10C02 		add	r2, r7, #12
 1345 0902 1268     		ldr	r2, [r2]
 1346 0904 1A44     		add	r2, r2, r3
 1347 0906 07F18403 		add	r3, r7, #132
 1348 090a 1A60     		str	r2, [r3]
 1349 090c 07F18403 		add	r3, r7, #132
 1350 0910 1B68     		ldr	r3, [r3]
 1351 0912 1B68     		ldr	r3, [r3]	@ unaligned
 1352 0914 1A46     		mov	r2, r3
 1353              	.LBB256:
 1354              	.LBB257:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1355              		.loc 2 459 3 discriminator 3
 1356 0916 07F17803 		add	r3, r7, #120
 1357 091a 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1358              		.loc 2 461 10 discriminator 3
 1359 091c 07F17803 		add	r3, r7, #120
 1360 0920 1B68     		ldr	r3, [r3]
 1361              	.LBE257:
 1362              	.LBE256:
 1363              		.loc 1 255 9 discriminator 3
 1364 0922 C7F82032 		str	r3, [r7, #544]
 256:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 257:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 1365              		.loc 1 257 9 discriminator 3
 1366 0926 D7F82412 		ldr	r1, [r7, #548]
 1367 092a D7F82022 		ldr	r2, [r7, #544]
 1368 092e 07F19003 		add	r3, r7, #144
 1369 0932 1960     		str	r1, [r3]
 1370 0934 07F18C03 		add	r3, r7, #140
 1371 0938 1A60     		str	r2, [r3]
 1372              	.LBB258:
 1373              	.LBB259:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1374              		.loc 3 1779 3 discriminator 3
ARM GAS  /tmp/cc1M433E.s 			page 76


 1375 093a 07F19003 		add	r3, r7, #144
 1376 093e 1B68     		ldr	r3, [r3]
 1377 0940 07F18C02 		add	r2, r7, #140
 1378 0944 1268     		ldr	r2, [r2]
 1379              		.syntax unified
 1380              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1381 0946 D3FA12F2 		qsub16 r2, r3, r2
 1382              	@ 0 "" 2
 1383              		.thumb
 1384              		.syntax unified
 1385 094a 07F18803 		add	r3, r7, #136
 1386 094e 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1387              		.loc 3 1780 9 discriminator 3
 1388 0950 07F18803 		add	r3, r7, #136
 1389 0954 1B68     		ldr	r3, [r3]
 1390              	.LBE259:
 1391              	.LBE258:
 1392              		.loc 1 257 7 discriminator 3
 1393 0956 C7F81C32 		str	r3, [r7, #540]
 258:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 259:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __QADD16(T, S));
 1394              		.loc 1 259 5 discriminator 3
 1395 095a D7F84432 		ldr	r3, [r7, #580]
 1396 095e 9B00     		lsls	r3, r3, #2
 1397 0960 07F10C02 		add	r2, r7, #12
 1398 0964 1268     		ldr	r2, [r2]
 1399 0966 1A44     		add	r2, r2, r3
 1400              		.loc 1 259 34 discriminator 3
 1401 0968 D7F82402 		ldr	r0, [r7, #548]
 1402 096c D7F82012 		ldr	r1, [r7, #544]
 1403 0970 07F19C03 		add	r3, r7, #156
 1404 0974 1860     		str	r0, [r3]
 1405 0976 07F19803 		add	r3, r7, #152
 1406 097a 1960     		str	r1, [r3]
 1407              	.LBB260:
 1408              	.LBB261:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1409              		.loc 3 1731 3 discriminator 3
 1410 097c 07F19C03 		add	r3, r7, #156
 1411 0980 1B68     		ldr	r3, [r3]
 1412 0982 07F19801 		add	r1, r7, #152
 1413 0986 0968     		ldr	r1, [r1]
 1414              		.syntax unified
 1415              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1416 0988 93FA11F1 		qadd16 r1, r3, r1
 1417              	@ 0 "" 2
 1418              		.thumb
 1419              		.syntax unified
 1420 098c 07F19403 		add	r3, r7, #148
 1421 0990 1960     		str	r1, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1422              		.loc 3 1732 9 discriminator 3
 1423 0992 07F19403 		add	r3, r7, #148
 1424 0996 1B68     		ldr	r3, [r3]
 1425              	.LBE261:
 1426              	.LBE260:
ARM GAS  /tmp/cc1M433E.s 			page 77


 1427              		.loc 1 259 5 discriminator 3
 1428 0998 1946     		mov	r1, r3
 1429 099a 07F1A403 		add	r3, r7, #164
 1430 099e 1A60     		str	r2, [r3]
 1431 09a0 07F1A003 		add	r3, r7, #160
 1432 09a4 1960     		str	r1, [r3]
 1433              	.LBB262:
 1434              	.LBB263:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1435              		.loc 2 522 9 discriminator 3
 1436 09a6 07F17403 		add	r3, r7, #116
 1437 09aa 07F1A002 		add	r2, r7, #160
 1438 09ae 1268     		ldr	r2, [r2]
 1439 09b0 1A60     		str	r2, [r3]
 1440 09b2 07F17403 		add	r3, r7, #116
 1441 09b6 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1442              		.loc 2 524 3 discriminator 3
 1443 09b8 07F1A403 		add	r3, r7, #164
 1444 09bc 1B68     		ldr	r3, [r3]
 1445 09be 1A60     		str	r2, [r3]	@ unaligned
 1446              		.loc 2 525 1 discriminator 3
 1447 09c0 00BF     		nop
 1448              	.LBE263:
 1449              	.LBE262:
 260:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 261:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * l), R);
 1450              		.loc 1 261 5 discriminator 3
 1451 09c2 D7F82832 		ldr	r3, [r7, #552]
 1452 09c6 9B00     		lsls	r3, r3, #2
 1453 09c8 07F10C02 		add	r2, r7, #12
 1454 09cc 1268     		ldr	r2, [r2]
 1455 09ce 1A44     		add	r2, r2, r3
 1456 09d0 07F1AC03 		add	r3, r7, #172
 1457 09d4 1A60     		str	r2, [r3]
 1458 09d6 07F1A803 		add	r3, r7, #168
 1459 09da D7F81C22 		ldr	r2, [r7, #540]
 1460 09de 1A60     		str	r2, [r3]
 1461              	.LBB264:
 1462              	.LBB265:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1463              		.loc 2 522 9 discriminator 3
 1464 09e0 07F17003 		add	r3, r7, #112
 1465 09e4 07F1A802 		add	r2, r7, #168
 1466 09e8 1268     		ldr	r2, [r2]
 1467 09ea 1A60     		str	r2, [r3]
 1468 09ec 07F17003 		add	r3, r7, #112
 1469 09f0 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1470              		.loc 2 524 3 discriminator 3
 1471 09f2 07F1AC03 		add	r3, r7, #172
 1472 09f6 1B68     		ldr	r3, [r3]
 1473 09f8 1A60     		str	r2, [r3]	@ unaligned
 1474              		.loc 2 525 1 discriminator 3
 1475 09fa 00BF     		nop
 1476              	.LBE265:
 1477              	.LBE264:
ARM GAS  /tmp/cc1M433E.s 			page 78


 262:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 263:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     i += n1;
 1478              		.loc 1 263 7 discriminator 3
 1479 09fc D7F84422 		ldr	r2, [r7, #580]
 1480 0a00 D7F83032 		ldr	r3, [r7, #560]
 1481 0a04 1344     		add	r3, r3, r2
 1482 0a06 C7F84432 		str	r3, [r7, #580]
 264:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 1483              		.loc 1 264 7 discriminator 3
 1484 0a0a D7F84422 		ldr	r2, [r7, #580]
 1485 0a0e D7F83832 		ldr	r3, [r7, #568]
 1486 0a12 1344     		add	r3, r3, r2
 1487 0a14 C7F82832 		str	r3, [r7, #552]
 265:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 266:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 1488              		.loc 1 266 9 discriminator 3
 1489 0a18 D7F84432 		ldr	r3, [r7, #580]
 1490 0a1c 9B00     		lsls	r3, r3, #2
 1491 0a1e 07F10C02 		add	r2, r7, #12
 1492 0a22 1268     		ldr	r2, [r2]
 1493 0a24 1A44     		add	r2, r2, r3
 1494 0a26 07F1B003 		add	r3, r7, #176
 1495 0a2a 1A60     		str	r2, [r3]
 1496 0a2c 07F1B003 		add	r3, r7, #176
 1497 0a30 1B68     		ldr	r3, [r3]
 1498 0a32 1B68     		ldr	r3, [r3]	@ unaligned
 1499 0a34 1A46     		mov	r2, r3
 1500              	.LBB266:
 1501              	.LBB267:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1502              		.loc 2 459 3 discriminator 3
 1503 0a36 07F16C03 		add	r3, r7, #108
 1504 0a3a 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1505              		.loc 2 461 10 discriminator 3
 1506 0a3c 07F16C03 		add	r3, r7, #108
 1507 0a40 1B68     		ldr	r3, [r3]
 1508              	.LBE267:
 1509              	.LBE266:
 1510              		.loc 1 266 9 discriminator 3
 1511 0a42 C7F82432 		str	r3, [r7, #548]
 267:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 268:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 1512              		.loc 1 268 9 discriminator 3
 1513 0a46 D7F82832 		ldr	r3, [r7, #552]
 1514 0a4a 9B00     		lsls	r3, r3, #2
 1515 0a4c 07F10C02 		add	r2, r7, #12
 1516 0a50 1268     		ldr	r2, [r2]
 1517 0a52 1A44     		add	r2, r2, r3
 1518 0a54 07F1B403 		add	r3, r7, #180
 1519 0a58 1A60     		str	r2, [r3]
 1520 0a5a 07F1B403 		add	r3, r7, #180
 1521 0a5e 1B68     		ldr	r3, [r3]
 1522 0a60 1B68     		ldr	r3, [r3]	@ unaligned
 1523 0a62 1A46     		mov	r2, r3
 1524              	.LBB268:
 1525              	.LBB269:
ARM GAS  /tmp/cc1M433E.s 			page 79


 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1526              		.loc 2 459 3 discriminator 3
 1527 0a64 07F16803 		add	r3, r7, #104
 1528 0a68 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1529              		.loc 2 461 10 discriminator 3
 1530 0a6a 07F16803 		add	r3, r7, #104
 1531 0a6e 1B68     		ldr	r3, [r3]
 1532              	.LBE269:
 1533              	.LBE268:
 1534              		.loc 1 268 9 discriminator 3
 1535 0a70 C7F82032 		str	r3, [r7, #544]
 269:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 270:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 1536              		.loc 1 270 9 discriminator 3
 1537 0a74 D7F82412 		ldr	r1, [r7, #548]
 1538 0a78 D7F82022 		ldr	r2, [r7, #544]
 1539 0a7c 07F1C003 		add	r3, r7, #192
 1540 0a80 1960     		str	r1, [r3]
 1541 0a82 07F1BC03 		add	r3, r7, #188
 1542 0a86 1A60     		str	r2, [r3]
 1543              	.LBB270:
 1544              	.LBB271:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1545              		.loc 3 1779 3 discriminator 3
 1546 0a88 07F1C003 		add	r3, r7, #192
 1547 0a8c 1B68     		ldr	r3, [r3]
 1548 0a8e 07F1BC02 		add	r2, r7, #188
 1549 0a92 1268     		ldr	r2, [r2]
 1550              		.syntax unified
 1551              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1552 0a94 D3FA12F2 		qsub16 r2, r3, r2
 1553              	@ 0 "" 2
 1554              		.thumb
 1555              		.syntax unified
 1556 0a98 07F1B803 		add	r3, r7, #184
 1557 0a9c 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1558              		.loc 3 1780 9 discriminator 3
 1559 0a9e 07F1B803 		add	r3, r7, #184
 1560 0aa2 1B68     		ldr	r3, [r3]
 1561              	.LBE271:
 1562              	.LBE270:
 1563              		.loc 1 270 7 discriminator 3
 1564 0aa4 C7F81C32 		str	r3, [r7, #540]
 271:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 272:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __QADD16(T, S));
 1565              		.loc 1 272 5 discriminator 3
 1566 0aa8 D7F84432 		ldr	r3, [r7, #580]
 1567 0aac 9B00     		lsls	r3, r3, #2
 1568 0aae 07F10C02 		add	r2, r7, #12
 1569 0ab2 1268     		ldr	r2, [r2]
 1570 0ab4 1A44     		add	r2, r2, r3
 1571              		.loc 1 272 34 discriminator 3
 1572 0ab6 D7F82402 		ldr	r0, [r7, #548]
 1573 0aba D7F82012 		ldr	r1, [r7, #544]
 1574 0abe 07F1CC03 		add	r3, r7, #204
ARM GAS  /tmp/cc1M433E.s 			page 80


 1575 0ac2 1860     		str	r0, [r3]
 1576 0ac4 07F1C803 		add	r3, r7, #200
 1577 0ac8 1960     		str	r1, [r3]
 1578              	.LBB272:
 1579              	.LBB273:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1580              		.loc 3 1731 3 discriminator 3
 1581 0aca 07F1CC03 		add	r3, r7, #204
 1582 0ace 1B68     		ldr	r3, [r3]
 1583 0ad0 07F1C801 		add	r1, r7, #200
 1584 0ad4 0968     		ldr	r1, [r1]
 1585              		.syntax unified
 1586              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1587 0ad6 93FA11F1 		qadd16 r1, r3, r1
 1588              	@ 0 "" 2
 1589              		.thumb
 1590              		.syntax unified
 1591 0ada 07F1C403 		add	r3, r7, #196
 1592 0ade 1960     		str	r1, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1593              		.loc 3 1732 9 discriminator 3
 1594 0ae0 07F1C403 		add	r3, r7, #196
 1595 0ae4 1B68     		ldr	r3, [r3]
 1596              	.LBE273:
 1597              	.LBE272:
 1598              		.loc 1 272 5 discriminator 3
 1599 0ae6 1946     		mov	r1, r3
 1600 0ae8 07F1D403 		add	r3, r7, #212
 1601 0aec 1A60     		str	r2, [r3]
 1602 0aee 07F1D003 		add	r3, r7, #208
 1603 0af2 1960     		str	r1, [r3]
 1604              	.LBB274:
 1605              	.LBB275:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1606              		.loc 2 522 9 discriminator 3
 1607 0af4 07F16403 		add	r3, r7, #100
 1608 0af8 07F1D002 		add	r2, r7, #208
 1609 0afc 1268     		ldr	r2, [r2]
 1610 0afe 1A60     		str	r2, [r3]
 1611 0b00 07F16403 		add	r3, r7, #100
 1612 0b04 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1613              		.loc 2 524 3 discriminator 3
 1614 0b06 07F1D403 		add	r3, r7, #212
 1615 0b0a 1B68     		ldr	r3, [r3]
 1616 0b0c 1A60     		str	r2, [r3]	@ unaligned
 1617              		.loc 2 525 1 discriminator 3
 1618 0b0e 00BF     		nop
 1619              	.LBE275:
 1620              	.LBE274:
 273:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 274:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * l), R);
 1621              		.loc 1 274 5 discriminator 3
 1622 0b10 D7F82832 		ldr	r3, [r7, #552]
 1623 0b14 9B00     		lsls	r3, r3, #2
 1624 0b16 07F10C02 		add	r2, r7, #12
 1625 0b1a 1268     		ldr	r2, [r2]
ARM GAS  /tmp/cc1M433E.s 			page 81


 1626 0b1c 1A44     		add	r2, r2, r3
 1627 0b1e 07F1DC03 		add	r3, r7, #220
 1628 0b22 1A60     		str	r2, [r3]
 1629 0b24 07F1D803 		add	r3, r7, #216
 1630 0b28 D7F81C22 		ldr	r2, [r7, #540]
 1631 0b2c 1A60     		str	r2, [r3]
 1632              	.LBB276:
 1633              	.LBB277:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1634              		.loc 2 522 9 discriminator 3
 1635 0b2e 07F16003 		add	r3, r7, #96
 1636 0b32 07F1D802 		add	r2, r7, #216
 1637 0b36 1268     		ldr	r2, [r2]
 1638 0b38 1A60     		str	r2, [r3]
 1639 0b3a 07F16003 		add	r3, r7, #96
 1640 0b3e 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1641              		.loc 2 524 3 discriminator 3
 1642 0b40 07F1DC03 		add	r3, r7, #220
 1643 0b44 1B68     		ldr	r3, [r3]
 1644 0b46 1A60     		str	r2, [r3]	@ unaligned
 1645              		.loc 2 525 1 discriminator 3
 1646 0b48 00BF     		nop
 1647              	.LBE277:
 1648              	.LBE276:
 249:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1649              		.loc 1 249 29 discriminator 3
 1650 0b4a D7F84422 		ldr	r2, [r7, #580]
 1651 0b4e D7F83032 		ldr	r3, [r7, #560]
 1652 0b52 1344     		add	r3, r3, r2
 1653 0b54 C7F84432 		str	r3, [r7, #580]
 1654              	.L41:
 249:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 1655              		.loc 1 249 3 discriminator 1
 1656 0b58 07F10803 		add	r3, r7, #8
 1657 0b5c D7F84422 		ldr	r2, [r7, #580]
 1658 0b60 1B68     		ldr	r3, [r3]
 1659 0b62 9A42     		cmp	r2, r3
 1660 0b64 FFF4AAAE 		bcc	.L50
 275:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 276:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 277:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 278:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 279:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 280:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 281:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t i, j, k, l;
 282:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   uint32_t n1, n2, ia;
 283:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   q15_t xt, yt, cosVal, sinVal;
 284:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 285:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 286:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // N = fftLen;
 287:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 288:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 289:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 290:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 291:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 292:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /tmp/cc1M433E.s 			page 82


 293:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 294:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 295:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 296:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[(ia * 2)];
 297:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 298:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 299:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 300:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 301:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 302:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 303:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 304:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
 305:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
 306:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 307:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
 308:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] = ((pSrc[2 * l + 1] >> 1U) +
 309:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                          (pSrc[2 * i + 1] >> 1U)  ) >> 1U;
 310:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 311:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) +
 312:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                      ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 313:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 314:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2U * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) -
 315:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                           ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 316:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 317:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* butterfly loop end */
 318:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 319:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 320:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 321:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 322:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 323:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for stage */
 324:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 325:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 326:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 327:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 328:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 329:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 330:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for groups */
 331:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 332:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 333:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       cosVal = pCoef[ia * 2];
 334:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       sinVal = pCoef[(ia * 2) + 1];
 335:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 336:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 337:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       /* loop for butterfly */
 338:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 339:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 340:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 341:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         xt = pSrc[2 * i] - pSrc[2 * l];
 342:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
 343:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 344:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 345:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
 346:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 347:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) +
 348:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                        ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 349:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /tmp/cc1M433E.s 			page 83


 350:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2U * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) -
 351:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                             ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 352:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 353:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       } /* butterfly loop end */
 354:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 355:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* groups loop end */
 356:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 357:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 358:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* stages loop end */
 359:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 360:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 361:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 362:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 363:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 364:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 365:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 366:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 367:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[ia * 2];
 368:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 369:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 370:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 371:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 372:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 373:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 374:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 375:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 376:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = pSrc[2 * i] - pSrc[2 * l];
 377:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 378:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 379:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 380:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 381:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 382:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l] = xt;
 383:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 384:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l + 1] = yt;
 385:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 386:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* butterfly loop end */
 387:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 388:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 389:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 390:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 391:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 392:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 393:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 394:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
 1661              		.loc 1 394 1
 1662 0b68 00BF     		nop
 1663 0b6a 00BF     		nop
 1664 0b6c 07F51277 		add	r7, r7, #584
 1665              	.LCFI8:
 1666              		.cfi_def_cfa_offset 8
 1667 0b70 BD46     		mov	sp, r7
 1668              	.LCFI9:
 1669              		.cfi_def_cfa_register 13
 1670              		@ sp needed
 1671 0b72 90BC     		pop	{r4, r7}
 1672              	.LCFI10:
ARM GAS  /tmp/cc1M433E.s 			page 84


 1673              		.cfi_restore 7
 1674              		.cfi_restore 4
 1675              		.cfi_def_cfa_offset 0
 1676 0b74 7047     		bx	lr
 1677              		.cfi_endproc
 1678              	.LFE146:
 1680 0b76 00BF     		.section	.text.arm_radix2_butterfly_inverse_q15,"ax",%progbits
 1681              		.align	1
 1682              		.global	arm_radix2_butterfly_inverse_q15
 1683              		.syntax unified
 1684              		.thumb
 1685              		.thumb_func
 1686              		.fpu fpv5-d16
 1688              	arm_radix2_butterfly_inverse_q15:
 1689              	.LFB147:
 395:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 396:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 397:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** void arm_radix2_butterfly_inverse_q15(
 398:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t * pSrc,
 399:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t fftLen,
 400:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   const q15_t * pCoef,
 401:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint16_t twidCoefModifier)
 402:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** {
 1690              		.loc 1 402 1
 1691              		.cfi_startproc
 1692              		@ args = 0, pretend = 0, frame = 520
 1693              		@ frame_needed = 1, uses_anonymous_args = 0
 1694              		@ link register save eliminated.
 1695 0000 90B4     		push	{r4, r7}
 1696              	.LCFI11:
 1697              		.cfi_def_cfa_offset 8
 1698              		.cfi_offset 4, -8
 1699              		.cfi_offset 7, -4
 1700 0002 ADF5027D 		sub	sp, sp, #520
 1701              	.LCFI12:
 1702              		.cfi_def_cfa_offset 528
 1703 0006 00AF     		add	r7, sp, #0
 1704              	.LCFI13:
 1705              		.cfi_def_cfa_register 7
 1706 0008 07F10C04 		add	r4, r7, #12
 1707 000c 2060     		str	r0, [r4]
 1708 000e 07F10800 		add	r0, r7, #8
 1709 0012 0160     		str	r1, [r0]
 1710 0014 391D     		adds	r1, r7, #4
 1711 0016 0A60     		str	r2, [r1]
 1712 0018 1A46     		mov	r2, r3
 1713 001a BB1C     		adds	r3, r7, #2
 1714 001c 1A80     		strh	r2, [r3]	@ movhi
 403:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #if defined (ARM_MATH_DSP)
 404:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 405:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t i, j, k, l;
 406:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t n1, n2, ia;
 407:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t in;
 408:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q31_t T, S, R;
 409:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q31_t coeff, out1, out2;
 410:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 411:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // N = fftLen;
ARM GAS  /tmp/cc1M433E.s 			page 85


 412:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 1715              		.loc 1 412 6
 1716 001e 07F10803 		add	r3, r7, #8
 1717 0022 1B68     		ldr	r3, [r3]
 1718 0024 C7F8F831 		str	r3, [r7, #504]
 413:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 414:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 1719              		.loc 1 414 6
 1720 0028 D7F8F831 		ldr	r3, [r7, #504]
 1721 002c C7F8F031 		str	r3, [r7, #496]
 415:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 1722              		.loc 1 415 6
 1723 0030 D7F8F831 		ldr	r3, [r7, #504]
 1724 0034 5B08     		lsrs	r3, r3, #1
 1725 0036 C7F8F831 		str	r3, [r7, #504]
 416:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 1726              		.loc 1 416 6
 1727 003a 0023     		movs	r3, #0
 1728 003c C7F8F431 		str	r3, [r7, #500]
 417:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 418:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 419:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < n2; i++)
 1729              		.loc 1 419 10
 1730 0040 0023     		movs	r3, #0
 1731 0042 C7F80432 		str	r3, [r7, #516]
 1732              		.loc 1 419 3
 1733 0046 F1E1     		b	.L56
 1734              	.L71:
 420:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 421:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 1735              		.loc 1 421 40 discriminator 3
 1736 0048 D7F8F431 		ldr	r3, [r7, #500]
 1737 004c 9B00     		lsls	r3, r3, #2
 1738              		.loc 1 421 13 discriminator 3
 1739 004e 3A1D     		adds	r2, r7, #4
 1740 0050 1268     		ldr	r2, [r2]
 1741 0052 1344     		add	r3, r3, r2
 1742 0054 C7F83831 		str	r3, [r7, #312]
 1743 0058 D7F83831 		ldr	r3, [r7, #312]
 1744 005c 1B68     		ldr	r3, [r3]	@ unaligned
 1745 005e 1A46     		mov	r2, r3
 1746              	.LBB278:
 1747              	.LBB279:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1748              		.loc 2 459 3 discriminator 3
 1749 0060 07F13403 		add	r3, r7, #52
 1750 0064 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1751              		.loc 2 461 10 discriminator 3
 1752 0066 07F13403 		add	r3, r7, #52
 1753 006a 1B68     		ldr	r3, [r3]
 1754              	.LBE279:
 1755              	.LBE278:
 1756              		.loc 1 421 13 discriminator 3
 1757 006c C7F8EC31 		str	r3, [r7, #492]
 422:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 423:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
ARM GAS  /tmp/cc1M433E.s 			page 86


 1758              		.loc 1 423 13 discriminator 3
 1759 0070 BB1C     		adds	r3, r7, #2
 1760 0072 1B88     		ldrh	r3, [r3]
 1761              		.loc 1 423 8 discriminator 3
 1762 0074 D7F8F421 		ldr	r2, [r7, #500]
 1763 0078 1344     		add	r3, r3, r2
 1764 007a C7F8F431 		str	r3, [r7, #500]
 424:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 425:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 1765              		.loc 1 425 7 discriminator 3
 1766 007e D7F80422 		ldr	r2, [r7, #516]
 1767 0082 D7F8F831 		ldr	r3, [r7, #504]
 1768 0086 1344     		add	r3, r3, r2
 1769 0088 C7F8E831 		str	r3, [r7, #488]
 426:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 427:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 1770              		.loc 1 427 9 discriminator 3
 1771 008c D7F80432 		ldr	r3, [r7, #516]
 1772 0090 9B00     		lsls	r3, r3, #2
 1773 0092 07F10C02 		add	r2, r7, #12
 1774 0096 1268     		ldr	r2, [r2]
 1775 0098 1344     		add	r3, r3, r2
 1776 009a C7F83C31 		str	r3, [r7, #316]
 1777 009e D7F83C31 		ldr	r3, [r7, #316]
 1778 00a2 1B68     		ldr	r3, [r3]	@ unaligned
 1779 00a4 1A46     		mov	r2, r3
 1780              	.LBB280:
 1781              	.LBB281:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1782              		.loc 2 459 3 discriminator 3
 1783 00a6 07F13003 		add	r3, r7, #48
 1784 00aa 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1785              		.loc 2 461 10 discriminator 3
 1786 00ac 07F13003 		add	r3, r7, #48
 1787 00b0 1B68     		ldr	r3, [r3]
 1788              	.LBE281:
 1789              	.LBE280:
 1790              		.loc 1 427 9 discriminator 3
 1791 00b2 C7F8E431 		str	r3, [r7, #484]
 428:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 1792              		.loc 1 428 11 discriminator 3
 1793 00b6 D7F8E431 		ldr	r3, [r7, #484]
 1794 00ba 1BB2     		sxth	r3, r3
 1795              		.loc 1 428 8 discriminator 3
 1796 00bc 5B10     		asrs	r3, r3, #1
 1797 00be A7F8D231 		strh	r3, [r7, #466]	@ movhi
 429:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1798              		.loc 1 429 13 discriminator 3
 1799 00c2 D7F8E431 		ldr	r3, [r7, #484]
 1800 00c6 5B10     		asrs	r3, r3, #1
 1801 00c8 1A46     		mov	r2, r3
 1802              		.loc 1 429 19 discriminator 3
 1803 00ca E24B     		ldr	r3, .L100
 1804 00cc 1340     		ands	r3, r3, r2
 1805              		.loc 1 429 39 discriminator 3
 1806 00ce B7F9D221 		ldrsh	r2, [r7, #466]
ARM GAS  /tmp/cc1M433E.s 			page 87


 1807 00d2 92B2     		uxth	r2, r2
 1808              		.loc 1 429 33 discriminator 3
 1809 00d4 1343     		orrs	r3, r3, r2
 1810              		.loc 1 429 7 discriminator 3
 1811 00d6 C7F8E431 		str	r3, [r7, #484]
 430:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 431:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 1812              		.loc 1 431 9 discriminator 3
 1813 00da D7F8E831 		ldr	r3, [r7, #488]
 1814 00de 9B00     		lsls	r3, r3, #2
 1815 00e0 07F10C02 		add	r2, r7, #12
 1816 00e4 1268     		ldr	r2, [r2]
 1817 00e6 1344     		add	r3, r3, r2
 1818 00e8 C7F84031 		str	r3, [r7, #320]
 1819 00ec D7F84031 		ldr	r3, [r7, #320]
 1820 00f0 1B68     		ldr	r3, [r3]	@ unaligned
 1821 00f2 1A46     		mov	r2, r3
 1822              	.LBB282:
 1823              	.LBB283:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1824              		.loc 2 459 3 discriminator 3
 1825 00f4 07F12C03 		add	r3, r7, #44
 1826 00f8 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1827              		.loc 2 461 10 discriminator 3
 1828 00fa 07F12C03 		add	r3, r7, #44
 1829 00fe 1B68     		ldr	r3, [r3]
 1830              	.LBE283:
 1831              	.LBE282:
 1832              		.loc 1 431 9 discriminator 3
 1833 0100 C7F8E031 		str	r3, [r7, #480]
 432:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 1834              		.loc 1 432 11 discriminator 3
 1835 0104 D7F8E031 		ldr	r3, [r7, #480]
 1836 0108 1BB2     		sxth	r3, r3
 1837              		.loc 1 432 8 discriminator 3
 1838 010a 5B10     		asrs	r3, r3, #1
 1839 010c A7F8D231 		strh	r3, [r7, #466]	@ movhi
 433:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 1840              		.loc 1 433 13 discriminator 3
 1841 0110 D7F8E031 		ldr	r3, [r7, #480]
 1842 0114 5B10     		asrs	r3, r3, #1
 1843 0116 1A46     		mov	r2, r3
 1844              		.loc 1 433 19 discriminator 3
 1845 0118 CE4B     		ldr	r3, .L100
 1846 011a 1340     		ands	r3, r3, r2
 1847              		.loc 1 433 39 discriminator 3
 1848 011c B7F9D221 		ldrsh	r2, [r7, #466]
 1849 0120 92B2     		uxth	r2, r2
 1850              		.loc 1 433 33 discriminator 3
 1851 0122 1343     		orrs	r3, r3, r2
 1852              		.loc 1 433 7 discriminator 3
 1853 0124 C7F8E031 		str	r3, [r7, #480]
 434:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 435:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 1854              		.loc 1 435 9 discriminator 3
 1855 0128 D7F8E421 		ldr	r2, [r7, #484]
ARM GAS  /tmp/cc1M433E.s 			page 88


 1856 012c D7F8E031 		ldr	r3, [r7, #480]
 1857 0130 C7F84C21 		str	r2, [r7, #332]
 1858 0134 C7F84831 		str	r3, [r7, #328]
 1859              	.LBB284:
 1860              	.LBB285:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1861              		.loc 3 1779 3 discriminator 3
 1862 0138 D7F84C31 		ldr	r3, [r7, #332]
 1863 013c D7F84821 		ldr	r2, [r7, #328]
 1864              		.syntax unified
 1865              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1866 0140 D3FA12F3 		qsub16 r3, r3, r2
 1867              	@ 0 "" 2
 1868              		.thumb
 1869              		.syntax unified
 1870 0144 C7F84431 		str	r3, [r7, #324]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1871              		.loc 3 1780 9 discriminator 3
 1872 0148 D7F84431 		ldr	r3, [r7, #324]
 1873              	.LBE285:
 1874              	.LBE284:
 1875              		.loc 1 435 7 discriminator 3
 1876 014c C7F8DC31 		str	r3, [r7, #476]
 436:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 437:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 1877              		.loc 1 437 5 discriminator 3
 1878 0150 D7F80432 		ldr	r3, [r7, #516]
 1879 0154 9B00     		lsls	r3, r3, #2
 1880 0156 07F10C02 		add	r2, r7, #12
 1881 015a 1268     		ldr	r2, [r2]
 1882 015c 1344     		add	r3, r3, r2
 1883              		.loc 1 437 34 discriminator 3
 1884 015e D7F8E411 		ldr	r1, [r7, #484]
 1885 0162 D7F8E021 		ldr	r2, [r7, #480]
 1886 0166 C7F85811 		str	r1, [r7, #344]
 1887 016a C7F85421 		str	r2, [r7, #340]
 1888              	.LBB286:
 1889              	.LBB287:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1890              		.loc 3 1739 3 discriminator 3
 1891 016e D7F85821 		ldr	r2, [r7, #344]
 1892 0172 D7F85411 		ldr	r1, [r7, #340]
 1893              		.syntax unified
 1894              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1895 0176 92FA21F2 		shadd16 r2, r2, r1
 1896              	@ 0 "" 2
 1897              		.thumb
 1898              		.syntax unified
 1899 017a C7F85021 		str	r2, [r7, #336]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1900              		.loc 3 1740 9 discriminator 3
 1901 017e D7F85021 		ldr	r2, [r7, #336]
 1902 0182 C7F86031 		str	r3, [r7, #352]
 1903 0186 C7F85C21 		str	r2, [r7, #348]
 1904              	.LBE287:
 1905              	.LBE286:
 1906              	.LBB288:
ARM GAS  /tmp/cc1M433E.s 			page 89


 1907              	.LBB289:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1908              		.loc 2 522 9 discriminator 3
 1909 018a 07F12803 		add	r3, r7, #40
 1910 018e D7F85C21 		ldr	r2, [r7, #348]
 1911 0192 1A60     		str	r2, [r3]
 1912 0194 07F12803 		add	r3, r7, #40
 1913 0198 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1914              		.loc 2 524 3 discriminator 3
 1915 019a D7F86031 		ldr	r3, [r7, #352]
 1916 019e 1A60     		str	r2, [r3]	@ unaligned
 1917              		.loc 2 525 1 discriminator 3
 1918 01a0 00BF     		nop
 1919              	.LBE289:
 1920              	.LBE288:
 438:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 439:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 440:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSD(coeff, R) >> 16;
 1921              		.loc 1 440 12 discriminator 3
 1922 01a2 D7F8EC21 		ldr	r2, [r7, #492]
 1923 01a6 D7F8DC31 		ldr	r3, [r7, #476]
 1924 01aa C7F86C21 		str	r2, [r7, #364]
 1925 01ae C7F86831 		str	r3, [r7, #360]
 1926              	.LBB290:
 1927              	.LBB291:
2043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1928              		.loc 3 2043 3 discriminator 3
 1929 01b2 D7F86C31 		ldr	r3, [r7, #364]
 1930 01b6 D7F86821 		ldr	r2, [r7, #360]
 1931              		.syntax unified
 1932              	@ 2043 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1933 01ba 43FB02F3 		smusd r3, r3, r2
 1934              	@ 0 "" 2
 1935              		.thumb
 1936              		.syntax unified
 1937 01be C7F86431 		str	r3, [r7, #356]
2044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1938              		.loc 3 2044 9 discriminator 3
 1939 01c2 D7F86431 		ldr	r3, [r7, #356]
 1940              	.LBE291:
 1941              	.LBE290:
 1942              		.loc 1 440 30 discriminator 3
 1943 01c6 1B0C     		lsrs	r3, r3, #16
 1944              		.loc 1 440 10 discriminator 3
 1945 01c8 C7F8D831 		str	r3, [r7, #472]
 441:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUADX(coeff, R);
 1946              		.loc 1 441 12 discriminator 3
 1947 01cc D7F8EC21 		ldr	r2, [r7, #492]
 1948 01d0 D7F8DC31 		ldr	r3, [r7, #476]
 1949 01d4 C7F87821 		str	r2, [r7, #376]
 1950 01d8 C7F87431 		str	r3, [r7, #372]
 1951              	.LBB292:
 1952              	.LBB293:
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1953              		.loc 3 1985 3 discriminator 3
 1954 01dc D7F87831 		ldr	r3, [r7, #376]
ARM GAS  /tmp/cc1M433E.s 			page 90


 1955 01e0 D7F87421 		ldr	r2, [r7, #372]
 1956              		.syntax unified
 1957              	@ 1985 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1958 01e4 23FB12F3 		smuadx r3, r3, r2
 1959              	@ 0 "" 2
 1960              		.thumb
 1961              		.syntax unified
 1962 01e8 C7F87031 		str	r3, [r7, #368]
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1963              		.loc 3 1986 9 discriminator 3
 1964 01ec D7F87031 		ldr	r3, [r7, #368]
 1965              	.LBE293:
 1966              	.LBE292:
 1967              		.loc 1 441 10 discriminator 3
 1968 01f0 C7F8D431 		str	r3, [r7, #468]
 442:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 443:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUADX(R, coeff) >> 16U;
 444:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSD(__QSUB(0, coeff), R);
 445:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 446:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 447:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 1969              		.loc 1 447 5 discriminator 3
 1970 01f4 D7F8E831 		ldr	r3, [r7, #488]
 1971 01f8 9B00     		lsls	r3, r3, #2
 1972 01fa 07F10C02 		add	r2, r7, #12
 1973 01fe 1268     		ldr	r2, [r2]
 1974 0200 1A44     		add	r2, r2, r3
 1975              		.loc 1 447 34 discriminator 3
 1976 0202 D7F8D411 		ldr	r1, [r7, #468]
 1977 0206 934B     		ldr	r3, .L100
 1978 0208 0B40     		ands	r3, r3, r1
 1979              		.loc 1 447 72 discriminator 3
 1980 020a D7F8D811 		ldr	r1, [r7, #472]
 1981 020e 89B2     		uxth	r1, r1
 1982              		.loc 1 447 5 discriminator 3
 1983 0210 0B43     		orrs	r3, r3, r1
 1984 0212 C7F88021 		str	r2, [r7, #384]
 1985 0216 C7F87C31 		str	r3, [r7, #380]
 1986              	.LBB294:
 1987              	.LBB295:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1988              		.loc 2 522 9 discriminator 3
 1989 021a 07F12403 		add	r3, r7, #36
 1990 021e D7F87C21 		ldr	r2, [r7, #380]
 1991 0222 1A60     		str	r2, [r3]
 1992 0224 07F12403 		add	r3, r7, #36
 1993 0228 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1994              		.loc 2 524 3 discriminator 3
 1995 022a D7F88031 		ldr	r3, [r7, #384]
 1996 022e 1A60     		str	r2, [r3]	@ unaligned
 1997              		.loc 2 525 1 discriminator 3
 1998 0230 00BF     		nop
 1999              	.LBE295:
 2000              	.LBE294:
 448:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 449:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
ARM GAS  /tmp/cc1M433E.s 			page 91


 2001              		.loc 1 449 40 discriminator 3
 2002 0232 D7F8F431 		ldr	r3, [r7, #500]
 2003 0236 9B00     		lsls	r3, r3, #2
 2004              		.loc 1 449 13 discriminator 3
 2005 0238 3A1D     		adds	r2, r7, #4
 2006 023a 1268     		ldr	r2, [r2]
 2007 023c 1344     		add	r3, r3, r2
 2008 023e C7F88431 		str	r3, [r7, #388]
 2009 0242 D7F88431 		ldr	r3, [r7, #388]
 2010 0246 1B68     		ldr	r3, [r3]	@ unaligned
 2011 0248 1A46     		mov	r2, r3
 2012              	.LBB296:
 2013              	.LBB297:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2014              		.loc 2 459 3 discriminator 3
 2015 024a 07F12003 		add	r3, r7, #32
 2016 024e 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2017              		.loc 2 461 10 discriminator 3
 2018 0250 07F12003 		add	r3, r7, #32
 2019 0254 1B68     		ldr	r3, [r3]
 2020              	.LBE297:
 2021              	.LBE296:
 2022              		.loc 1 449 13 discriminator 3
 2023 0256 C7F8EC31 		str	r3, [r7, #492]
 450:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 451:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 2024              		.loc 1 451 13 discriminator 3
 2025 025a BB1C     		adds	r3, r7, #2
 2026 025c 1B88     		ldrh	r3, [r3]
 2027              		.loc 1 451 8 discriminator 3
 2028 025e D7F8F421 		ldr	r2, [r7, #500]
 2029 0262 1344     		add	r3, r3, r2
 2030 0264 C7F8F431 		str	r3, [r7, #500]
 452:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 453:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 454:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     i++;
 2031              		.loc 1 454 6 discriminator 3
 2032 0268 D7F80432 		ldr	r3, [r7, #516]
 2033 026c 0133     		adds	r3, r3, #1
 2034 026e C7F80432 		str	r3, [r7, #516]
 455:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l++;
 2035              		.loc 1 455 6 discriminator 3
 2036 0272 D7F8E831 		ldr	r3, [r7, #488]
 2037 0276 0133     		adds	r3, r3, #1
 2038 0278 C7F8E831 		str	r3, [r7, #488]
 456:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 457:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = read_q15x2 (pSrc + (2 * i));
 2039              		.loc 1 457 9 discriminator 3
 2040 027c D7F80432 		ldr	r3, [r7, #516]
 2041 0280 9B00     		lsls	r3, r3, #2
 2042 0282 07F10C02 		add	r2, r7, #12
 2043 0286 1268     		ldr	r2, [r2]
 2044 0288 1344     		add	r3, r3, r2
 2045 028a C7F88831 		str	r3, [r7, #392]
 2046 028e D7F88831 		ldr	r3, [r7, #392]
 2047 0292 1B68     		ldr	r3, [r3]	@ unaligned
ARM GAS  /tmp/cc1M433E.s 			page 92


 2048 0294 1A46     		mov	r2, r3
 2049              	.LBB298:
 2050              	.LBB299:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2051              		.loc 2 459 3 discriminator 3
 2052 0296 07F11C03 		add	r3, r7, #28
 2053 029a 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2054              		.loc 2 461 10 discriminator 3
 2055 029c 07F11C03 		add	r3, r7, #28
 2056 02a0 1B68     		ldr	r3, [r3]
 2057              	.LBE299:
 2058              	.LBE298:
 2059              		.loc 1 457 9 discriminator 3
 2060 02a2 C7F8E431 		str	r3, [r7, #484]
 458:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (T & 0xFFFF)) >> 1;
 2061              		.loc 1 458 11 discriminator 3
 2062 02a6 D7F8E431 		ldr	r3, [r7, #484]
 2063 02aa 1BB2     		sxth	r3, r3
 2064              		.loc 1 458 8 discriminator 3
 2065 02ac 5B10     		asrs	r3, r3, #1
 2066 02ae A7F8D231 		strh	r3, [r7, #466]	@ movhi
 459:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     T = ((T >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 2067              		.loc 1 459 13 discriminator 3
 2068 02b2 D7F8E431 		ldr	r3, [r7, #484]
 2069 02b6 5B10     		asrs	r3, r3, #1
 2070 02b8 1A46     		mov	r2, r3
 2071              		.loc 1 459 19 discriminator 3
 2072 02ba 664B     		ldr	r3, .L100
 2073 02bc 1340     		ands	r3, r3, r2
 2074              		.loc 1 459 39 discriminator 3
 2075 02be B7F9D221 		ldrsh	r2, [r7, #466]
 2076 02c2 92B2     		uxth	r2, r2
 2077              		.loc 1 459 33 discriminator 3
 2078 02c4 1343     		orrs	r3, r3, r2
 2079              		.loc 1 459 7 discriminator 3
 2080 02c6 C7F8E431 		str	r3, [r7, #484]
 460:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 461:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = read_q15x2 (pSrc + (2 * l));
 2081              		.loc 1 461 9 discriminator 3
 2082 02ca D7F8E831 		ldr	r3, [r7, #488]
 2083 02ce 9B00     		lsls	r3, r3, #2
 2084 02d0 07F10C02 		add	r2, r7, #12
 2085 02d4 1268     		ldr	r2, [r2]
 2086 02d6 1344     		add	r3, r3, r2
 2087 02d8 C7F88C31 		str	r3, [r7, #396]
 2088 02dc D7F88C31 		ldr	r3, [r7, #396]
 2089 02e0 1B68     		ldr	r3, [r3]	@ unaligned
 2090 02e2 1A46     		mov	r2, r3
 2091              	.LBB300:
 2092              	.LBB301:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2093              		.loc 2 459 3 discriminator 3
 2094 02e4 07F11803 		add	r3, r7, #24
 2095 02e8 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2096              		.loc 2 461 10 discriminator 3
ARM GAS  /tmp/cc1M433E.s 			page 93


 2097 02ea 07F11803 		add	r3, r7, #24
 2098 02ee 1B68     		ldr	r3, [r3]
 2099              	.LBE301:
 2100              	.LBE300:
 2101              		.loc 1 461 9 discriminator 3
 2102 02f0 C7F8E031 		str	r3, [r7, #480]
 462:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     in = ((int16_t) (S & 0xFFFF)) >> 1;
 2103              		.loc 1 462 11 discriminator 3
 2104 02f4 D7F8E031 		ldr	r3, [r7, #480]
 2105 02f8 1BB2     		sxth	r3, r3
 2106              		.loc 1 462 8 discriminator 3
 2107 02fa 5B10     		asrs	r3, r3, #1
 2108 02fc A7F8D231 		strh	r3, [r7, #466]	@ movhi
 463:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     S = ((S >> 1) & 0xFFFF0000) | (in & 0xFFFF);
 2109              		.loc 1 463 13 discriminator 3
 2110 0300 D7F8E031 		ldr	r3, [r7, #480]
 2111 0304 5B10     		asrs	r3, r3, #1
 2112 0306 1A46     		mov	r2, r3
 2113              		.loc 1 463 19 discriminator 3
 2114 0308 524B     		ldr	r3, .L100
 2115 030a 1340     		ands	r3, r3, r2
 2116              		.loc 1 463 39 discriminator 3
 2117 030c B7F9D221 		ldrsh	r2, [r7, #466]
 2118 0310 92B2     		uxth	r2, r2
 2119              		.loc 1 463 33 discriminator 3
 2120 0312 1343     		orrs	r3, r3, r2
 2121              		.loc 1 463 7 discriminator 3
 2122 0314 C7F8E031 		str	r3, [r7, #480]
 464:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 465:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     R = __QSUB16(T, S);
 2123              		.loc 1 465 9 discriminator 3
 2124 0318 D7F8E421 		ldr	r2, [r7, #484]
 2125 031c D7F8E031 		ldr	r3, [r7, #480]
 2126 0320 C7F89821 		str	r2, [r7, #408]
 2127 0324 C7F89431 		str	r3, [r7, #404]
 2128              	.LBB302:
 2129              	.LBB303:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2130              		.loc 3 1779 3 discriminator 3
 2131 0328 D7F89831 		ldr	r3, [r7, #408]
 2132 032c D7F89421 		ldr	r2, [r7, #404]
 2133              		.syntax unified
 2134              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2135 0330 D3FA12F3 		qsub16 r3, r3, r2
 2136              	@ 0 "" 2
 2137              		.thumb
 2138              		.syntax unified
 2139 0334 C7F89031 		str	r3, [r7, #400]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2140              		.loc 3 1780 9 discriminator 3
 2141 0338 D7F89031 		ldr	r3, [r7, #400]
 2142              	.LBE303:
 2143              	.LBE302:
 2144              		.loc 1 465 7 discriminator 3
 2145 033c C7F8DC31 		str	r3, [r7, #476]
 466:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 467:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
ARM GAS  /tmp/cc1M433E.s 			page 94


 2146              		.loc 1 467 5 discriminator 3
 2147 0340 D7F80432 		ldr	r3, [r7, #516]
 2148 0344 9B00     		lsls	r3, r3, #2
 2149 0346 07F10C02 		add	r2, r7, #12
 2150 034a 1268     		ldr	r2, [r2]
 2151 034c 1344     		add	r3, r3, r2
 2152              		.loc 1 467 34 discriminator 3
 2153 034e D7F8E411 		ldr	r1, [r7, #484]
 2154 0352 D7F8E021 		ldr	r2, [r7, #480]
 2155 0356 C7F8A411 		str	r1, [r7, #420]
 2156 035a C7F8A021 		str	r2, [r7, #416]
 2157              	.LBB304:
 2158              	.LBB305:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2159              		.loc 3 1739 3 discriminator 3
 2160 035e D7F8A421 		ldr	r2, [r7, #420]
 2161 0362 D7F8A011 		ldr	r1, [r7, #416]
 2162              		.syntax unified
 2163              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2164 0366 92FA21F2 		shadd16 r2, r2, r1
 2165              	@ 0 "" 2
 2166              		.thumb
 2167              		.syntax unified
 2168 036a C7F89C21 		str	r2, [r7, #412]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2169              		.loc 3 1740 9 discriminator 3
 2170 036e D7F89C21 		ldr	r2, [r7, #412]
 2171 0372 C7F8AC31 		str	r3, [r7, #428]
 2172 0376 C7F8A821 		str	r2, [r7, #424]
 2173              	.LBE305:
 2174              	.LBE304:
 2175              	.LBB306:
 2176              	.LBB307:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2177              		.loc 2 522 9 discriminator 3
 2178 037a 07F11403 		add	r3, r7, #20
 2179 037e D7F8A821 		ldr	r2, [r7, #424]
 2180 0382 1A60     		str	r2, [r3]
 2181 0384 07F11403 		add	r3, r7, #20
 2182 0388 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2183              		.loc 2 524 3 discriminator 3
 2184 038a D7F8AC31 		ldr	r3, [r7, #428]
 2185 038e 1A60     		str	r2, [r3]	@ unaligned
 2186              		.loc 2 525 1 discriminator 3
 2187 0390 00BF     		nop
 2188              	.LBE307:
 2189              	.LBE306:
 468:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 469:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 470:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUSD(coeff, R) >> 16;
 2190              		.loc 1 470 12 discriminator 3
 2191 0392 D7F8EC21 		ldr	r2, [r7, #492]
 2192 0396 D7F8DC31 		ldr	r3, [r7, #476]
 2193 039a C7F8B821 		str	r2, [r7, #440]
 2194 039e C7F8B431 		str	r3, [r7, #436]
 2195              	.LBB308:
ARM GAS  /tmp/cc1M433E.s 			page 95


 2196              	.LBB309:
2043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2197              		.loc 3 2043 3 discriminator 3
 2198 03a2 D7F8B831 		ldr	r3, [r7, #440]
 2199 03a6 D7F8B421 		ldr	r2, [r7, #436]
 2200              		.syntax unified
 2201              	@ 2043 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2202 03aa 43FB02F3 		smusd r3, r3, r2
 2203              	@ 0 "" 2
 2204              		.thumb
 2205              		.syntax unified
 2206 03ae C7F8B031 		str	r3, [r7, #432]
2044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2207              		.loc 3 2044 9 discriminator 3
 2208 03b2 D7F8B031 		ldr	r3, [r7, #432]
 2209              	.LBE309:
 2210              	.LBE308:
 2211              		.loc 1 470 30 discriminator 3
 2212 03b6 1B0C     		lsrs	r3, r3, #16
 2213              		.loc 1 470 10 discriminator 3
 2214 03b8 C7F8D831 		str	r3, [r7, #472]
 471:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUADX(coeff, R);
 2215              		.loc 1 471 12 discriminator 3
 2216 03bc D7F8EC21 		ldr	r2, [r7, #492]
 2217 03c0 D7F8DC31 		ldr	r3, [r7, #476]
 2218 03c4 C7F8C421 		str	r2, [r7, #452]
 2219 03c8 C7F8C031 		str	r3, [r7, #448]
 2220              	.LBB310:
 2221              	.LBB311:
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2222              		.loc 3 1985 3 discriminator 3
 2223 03cc D7F8C431 		ldr	r3, [r7, #452]
 2224 03d0 D7F8C021 		ldr	r2, [r7, #448]
 2225              		.syntax unified
 2226              	@ 1985 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2227 03d4 23FB12F3 		smuadx r3, r3, r2
 2228              	@ 0 "" 2
 2229              		.thumb
 2230              		.syntax unified
 2231 03d8 C7F8BC31 		str	r3, [r7, #444]
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2232              		.loc 3 1986 9 discriminator 3
 2233 03dc D7F8BC31 		ldr	r3, [r7, #444]
 2234              	.LBE311:
 2235              	.LBE310:
 2236              		.loc 1 471 10 discriminator 3
 2237 03e0 C7F8D431 		str	r3, [r7, #468]
 472:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 473:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out1 = __SMUADX(R, coeff) >> 16U;
 474:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     out2 = __SMUSD(__QSUB(0, coeff), R);
 475:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 476:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 477:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 2238              		.loc 1 477 5 discriminator 3
 2239 03e4 D7F8E831 		ldr	r3, [r7, #488]
 2240 03e8 9B00     		lsls	r3, r3, #2
 2241 03ea 07F10C02 		add	r2, r7, #12
ARM GAS  /tmp/cc1M433E.s 			page 96


 2242 03ee 1268     		ldr	r2, [r2]
 2243 03f0 1A44     		add	r2, r2, r3
 2244              		.loc 1 477 34 discriminator 3
 2245 03f2 D7F8D411 		ldr	r1, [r7, #468]
 2246 03f6 174B     		ldr	r3, .L100
 2247 03f8 0B40     		ands	r3, r3, r1
 2248              		.loc 1 477 72 discriminator 3
 2249 03fa D7F8D811 		ldr	r1, [r7, #472]
 2250 03fe 89B2     		uxth	r1, r1
 2251              		.loc 1 477 5 discriminator 3
 2252 0400 0B43     		orrs	r3, r3, r1
 2253 0402 C7F8CC21 		str	r2, [r7, #460]
 2254 0406 C7F8C831 		str	r3, [r7, #456]
 2255              	.LBB312:
 2256              	.LBB313:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2257              		.loc 2 522 9 discriminator 3
 2258 040a 07F11003 		add	r3, r7, #16
 2259 040e D7F8C821 		ldr	r2, [r7, #456]
 2260 0412 1A60     		str	r2, [r3]
 2261 0414 07F11003 		add	r3, r7, #16
 2262 0418 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2263              		.loc 2 524 3 discriminator 3
 2264 041a D7F8CC31 		ldr	r3, [r7, #460]
 2265 041e 1A60     		str	r2, [r3]	@ unaligned
 2266              		.loc 2 525 1 discriminator 3
 2267 0420 00BF     		nop
 2268              	.LBE313:
 2269              	.LBE312:
 419:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 2270              		.loc 1 419 24 discriminator 3
 2271 0422 D7F80432 		ldr	r3, [r7, #516]
 2272 0426 0133     		adds	r3, r3, #1
 2273 0428 C7F80432 		str	r3, [r7, #516]
 2274              	.L56:
 419:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 2275              		.loc 1 419 3 discriminator 1
 2276 042c D7F80422 		ldr	r2, [r7, #516]
 2277 0430 D7F8F831 		ldr	r3, [r7, #504]
 2278 0434 9A42     		cmp	r2, r3
 2279 0436 FFF407AE 		bcc	.L71
 478:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 479:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 480:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 481:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 2280              		.loc 1 481 20
 2281 043a BB1C     		adds	r3, r7, #2
 2282 043c BA1C     		adds	r2, r7, #2
 2283 043e 1288     		ldrh	r2, [r2]	@ movhi
 2284 0440 5200     		lsls	r2, r2, #1
 2285 0442 1A80     		strh	r2, [r3]	@ movhi
 482:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 483:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for stage */
 484:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 2286              		.loc 1 484 10
 2287 0444 07F10803 		add	r3, r7, #8
ARM GAS  /tmp/cc1M433E.s 			page 97


 2288 0448 1B68     		ldr	r3, [r3]
 2289 044a 5B08     		lsrs	r3, r3, #1
 2290 044c C7F8FC31 		str	r3, [r7, #508]
 2291              		.loc 1 484 3
 2292 0450 FFE1     		b	.L72
 2293              	.L101:
 2294 0452 00BF     		.align	2
 2295              	.L100:
 2296 0454 0000FFFF 		.word	-65536
 2297              	.L90:
 485:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 486:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 2298              		.loc 1 486 8
 2299 0458 D7F8F831 		ldr	r3, [r7, #504]
 2300 045c C7F8F031 		str	r3, [r7, #496]
 487:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 2301              		.loc 1 487 8
 2302 0460 D7F8F831 		ldr	r3, [r7, #504]
 2303 0464 5B08     		lsrs	r3, r3, #1
 2304 0466 C7F8F831 		str	r3, [r7, #504]
 488:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 2305              		.loc 1 488 8
 2306 046a 0023     		movs	r3, #0
 2307 046c C7F8F431 		str	r3, [r7, #500]
 489:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 490:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for groups */
 491:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 2308              		.loc 1 491 12
 2309 0470 0023     		movs	r3, #0
 2310 0472 C7F80032 		str	r3, [r7, #512]
 2311              		.loc 1 491 5
 2312 0476 DBE1     		b	.L73
 2313              	.L89:
 492:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 493:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 2314              		.loc 1 493 42
 2315 0478 D7F8F431 		ldr	r3, [r7, #500]
 2316 047c 9B00     		lsls	r3, r3, #2
 2317              		.loc 1 493 15
 2318 047e 3A1D     		adds	r2, r7, #4
 2319 0480 1268     		ldr	r2, [r2]
 2320 0482 1344     		add	r3, r3, r2
 2321 0484 C7F83431 		str	r3, [r7, #308]
 2322 0488 D7F83431 		ldr	r3, [r7, #308]
 2323 048c 1B68     		ldr	r3, [r3]	@ unaligned
 2324 048e 1A46     		mov	r2, r3
 2325              	.LBB314:
 2326              	.LBB315:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2327              		.loc 2 459 3
 2328 0490 07F13803 		add	r3, r7, #56
 2329 0494 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2330              		.loc 2 461 10
 2331 0496 07F13803 		add	r3, r7, #56
 2332 049a 1B68     		ldr	r3, [r3]
 2333              	.LBE315:
ARM GAS  /tmp/cc1M433E.s 			page 98


 2334              	.LBE314:
 2335              		.loc 1 493 15
 2336 049c C7F8EC31 		str	r3, [r7, #492]
 494:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 495:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 2337              		.loc 1 495 15
 2338 04a0 BB1C     		adds	r3, r7, #2
 2339 04a2 1B88     		ldrh	r3, [r3]
 2340              		.loc 1 495 10
 2341 04a4 D7F8F421 		ldr	r2, [r7, #500]
 2342 04a8 1344     		add	r3, r3, r2
 2343 04aa C7F8F431 		str	r3, [r7, #500]
 496:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 497:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       /* loop for butterfly */
 498:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 2344              		.loc 1 498 14
 2345 04ae D7F80032 		ldr	r3, [r7, #512]
 2346 04b2 C7F80432 		str	r3, [r7, #516]
 2347              		.loc 1 498 7
 2348 04b6 AEE1     		b	.L75
 2349              	.L88:
 499:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 500:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 2350              		.loc 1 500 11 discriminator 3
 2351 04b8 D7F80422 		ldr	r2, [r7, #516]
 2352 04bc D7F8F831 		ldr	r3, [r7, #504]
 2353 04c0 1344     		add	r3, r3, r2
 2354 04c2 C7F8E831 		str	r3, [r7, #488]
 501:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 502:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = read_q15x2 (pSrc + (2 * i));
 2355              		.loc 1 502 13 discriminator 3
 2356 04c6 D7F80432 		ldr	r3, [r7, #516]
 2357 04ca 9B00     		lsls	r3, r3, #2
 2358 04cc 07F10C02 		add	r2, r7, #12
 2359 04d0 1268     		ldr	r2, [r2]
 2360 04d2 1A44     		add	r2, r2, r3
 2361 04d4 07F1A403 		add	r3, r7, #164
 2362 04d8 1A60     		str	r2, [r3]
 2363 04da 07F1A403 		add	r3, r7, #164
 2364 04de 1B68     		ldr	r3, [r3]
 2365 04e0 1B68     		ldr	r3, [r3]	@ unaligned
 2366 04e2 1A46     		mov	r2, r3
 2367              	.LBB316:
 2368              	.LBB317:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2369              		.loc 2 459 3 discriminator 3
 2370 04e4 07F15803 		add	r3, r7, #88
 2371 04e8 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2372              		.loc 2 461 10 discriminator 3
 2373 04ea 07F15803 		add	r3, r7, #88
 2374 04ee 1B68     		ldr	r3, [r3]
 2375              	.LBE317:
 2376              	.LBE316:
 2377              		.loc 1 502 13 discriminator 3
 2378 04f0 C7F8E431 		str	r3, [r7, #484]
 503:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /tmp/cc1M433E.s 			page 99


 504:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = read_q15x2 (pSrc + (2 * l));
 2379              		.loc 1 504 13 discriminator 3
 2380 04f4 D7F8E831 		ldr	r3, [r7, #488]
 2381 04f8 9B00     		lsls	r3, r3, #2
 2382 04fa 07F10C02 		add	r2, r7, #12
 2383 04fe 1268     		ldr	r2, [r2]
 2384 0500 1A44     		add	r2, r2, r3
 2385 0502 07F1A803 		add	r3, r7, #168
 2386 0506 1A60     		str	r2, [r3]
 2387 0508 07F1A803 		add	r3, r7, #168
 2388 050c 1B68     		ldr	r3, [r3]
 2389 050e 1B68     		ldr	r3, [r3]	@ unaligned
 2390 0510 1A46     		mov	r2, r3
 2391              	.LBB318:
 2392              	.LBB319:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2393              		.loc 2 459 3 discriminator 3
 2394 0512 07F15403 		add	r3, r7, #84
 2395 0516 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2396              		.loc 2 461 10 discriminator 3
 2397 0518 07F15403 		add	r3, r7, #84
 2398 051c 1B68     		ldr	r3, [r3]
 2399              	.LBE319:
 2400              	.LBE318:
 2401              		.loc 1 504 13 discriminator 3
 2402 051e C7F8E031 		str	r3, [r7, #480]
 505:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 506:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 2403              		.loc 1 506 13 discriminator 3
 2404 0522 D7F8E411 		ldr	r1, [r7, #484]
 2405 0526 D7F8E021 		ldr	r2, [r7, #480]
 2406 052a 07F1B403 		add	r3, r7, #180
 2407 052e 1960     		str	r1, [r3]
 2408 0530 07F1B003 		add	r3, r7, #176
 2409 0534 1A60     		str	r2, [r3]
 2410              	.LBB320:
 2411              	.LBB321:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2412              		.loc 3 1779 3 discriminator 3
 2413 0536 07F1B403 		add	r3, r7, #180
 2414 053a 1B68     		ldr	r3, [r3]
 2415 053c 07F1B002 		add	r2, r7, #176
 2416 0540 1268     		ldr	r2, [r2]
 2417              		.syntax unified
 2418              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2419 0542 D3FA12F2 		qsub16 r2, r3, r2
 2420              	@ 0 "" 2
 2421              		.thumb
 2422              		.syntax unified
 2423 0546 07F1AC03 		add	r3, r7, #172
 2424 054a 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2425              		.loc 3 1780 9 discriminator 3
 2426 054c 07F1AC03 		add	r3, r7, #172
 2427 0550 1B68     		ldr	r3, [r3]
 2428              	.LBE321:
ARM GAS  /tmp/cc1M433E.s 			page 100


 2429              	.LBE320:
 2430              		.loc 1 506 11 discriminator 3
 2431 0552 C7F8DC31 		str	r3, [r7, #476]
 507:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 508:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 2432              		.loc 1 508 9 discriminator 3
 2433 0556 D7F80432 		ldr	r3, [r7, #516]
 2434 055a 9B00     		lsls	r3, r3, #2
 2435 055c 07F10C02 		add	r2, r7, #12
 2436 0560 1268     		ldr	r2, [r2]
 2437 0562 1A44     		add	r2, r2, r3
 2438              		.loc 1 508 38 discriminator 3
 2439 0564 D7F8E401 		ldr	r0, [r7, #484]
 2440 0568 D7F8E011 		ldr	r1, [r7, #480]
 2441 056c 07F1C003 		add	r3, r7, #192
 2442 0570 1860     		str	r0, [r3]
 2443 0572 07F1BC03 		add	r3, r7, #188
 2444 0576 1960     		str	r1, [r3]
 2445              	.LBB322:
 2446              	.LBB323:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2447              		.loc 3 1739 3 discriminator 3
 2448 0578 07F1C003 		add	r3, r7, #192
 2449 057c 1B68     		ldr	r3, [r3]
 2450 057e 07F1BC01 		add	r1, r7, #188
 2451 0582 0968     		ldr	r1, [r1]
 2452              		.syntax unified
 2453              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2454 0584 93FA21F1 		shadd16 r1, r3, r1
 2455              	@ 0 "" 2
 2456              		.thumb
 2457              		.syntax unified
 2458 0588 07F1B803 		add	r3, r7, #184
 2459 058c 1960     		str	r1, [r3]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2460              		.loc 3 1740 9 discriminator 3
 2461 058e 07F1B803 		add	r3, r7, #184
 2462 0592 1B68     		ldr	r3, [r3]
 2463              	.LBE323:
 2464              	.LBE322:
 2465              		.loc 1 508 9 discriminator 3
 2466 0594 1946     		mov	r1, r3
 2467 0596 07F1C803 		add	r3, r7, #200
 2468 059a 1A60     		str	r2, [r3]
 2469 059c 07F1C403 		add	r3, r7, #196
 2470 05a0 1960     		str	r1, [r3]
 2471              	.LBB324:
 2472              	.LBB325:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2473              		.loc 2 522 9 discriminator 3
 2474 05a2 07F15003 		add	r3, r7, #80
 2475 05a6 07F1C402 		add	r2, r7, #196
 2476 05aa 1268     		ldr	r2, [r2]
 2477 05ac 1A60     		str	r2, [r3]
 2478 05ae 07F15003 		add	r3, r7, #80
 2479 05b2 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
ARM GAS  /tmp/cc1M433E.s 			page 101


 2480              		.loc 2 524 3 discriminator 3
 2481 05b4 07F1C803 		add	r3, r7, #200
 2482 05b8 1B68     		ldr	r3, [r3]
 2483 05ba 1A60     		str	r2, [r3]	@ unaligned
 2484              		.loc 2 525 1 discriminator 3
 2485 05bc 00BF     		nop
 2486              	.LBE325:
 2487              	.LBE324:
 509:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 510:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 511:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSD(coeff, R) >> 16;
 2488              		.loc 1 511 16 discriminator 3
 2489 05be D7F8EC11 		ldr	r1, [r7, #492]
 2490 05c2 D7F8DC21 		ldr	r2, [r7, #476]
 2491 05c6 07F1D403 		add	r3, r7, #212
 2492 05ca 1960     		str	r1, [r3]
 2493 05cc 07F1D003 		add	r3, r7, #208
 2494 05d0 1A60     		str	r2, [r3]
 2495              	.LBB326:
 2496              	.LBB327:
2043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2497              		.loc 3 2043 3 discriminator 3
 2498 05d2 07F1D403 		add	r3, r7, #212
 2499 05d6 1B68     		ldr	r3, [r3]
 2500 05d8 07F1D002 		add	r2, r7, #208
 2501 05dc 1268     		ldr	r2, [r2]
 2502              		.syntax unified
 2503              	@ 2043 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2504 05de 43FB02F2 		smusd r2, r3, r2
 2505              	@ 0 "" 2
 2506              		.thumb
 2507              		.syntax unified
 2508 05e2 07F1CC03 		add	r3, r7, #204
 2509 05e6 1A60     		str	r2, [r3]
2044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2510              		.loc 3 2044 9 discriminator 3
 2511 05e8 07F1CC03 		add	r3, r7, #204
 2512 05ec 1B68     		ldr	r3, [r3]
 2513              	.LBE327:
 2514              	.LBE326:
 2515              		.loc 1 511 34 discriminator 3
 2516 05ee 1B0C     		lsrs	r3, r3, #16
 2517              		.loc 1 511 14 discriminator 3
 2518 05f0 C7F8D831 		str	r3, [r7, #472]
 512:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUADX(coeff, R);
 2519              		.loc 1 512 16 discriminator 3
 2520 05f4 D7F8EC11 		ldr	r1, [r7, #492]
 2521 05f8 D7F8DC21 		ldr	r2, [r7, #476]
 2522 05fc 07F1E003 		add	r3, r7, #224
 2523 0600 1960     		str	r1, [r3]
 2524 0602 07F1DC03 		add	r3, r7, #220
 2525 0606 1A60     		str	r2, [r3]
 2526              	.LBB328:
 2527              	.LBB329:
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2528              		.loc 3 1985 3 discriminator 3
 2529 0608 07F1E003 		add	r3, r7, #224
ARM GAS  /tmp/cc1M433E.s 			page 102


 2530 060c 1B68     		ldr	r3, [r3]
 2531 060e 07F1DC02 		add	r2, r7, #220
 2532 0612 1268     		ldr	r2, [r2]
 2533              		.syntax unified
 2534              	@ 1985 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2535 0614 23FB12F2 		smuadx r2, r3, r2
 2536              	@ 0 "" 2
 2537              		.thumb
 2538              		.syntax unified
 2539 0618 07F1D803 		add	r3, r7, #216
 2540 061c 1A60     		str	r2, [r3]
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2541              		.loc 3 1986 9 discriminator 3
 2542 061e 07F1D803 		add	r3, r7, #216
 2543 0622 1B68     		ldr	r3, [r3]
 2544              	.LBE329:
 2545              	.LBE328:
 2546              		.loc 1 512 14 discriminator 3
 2547 0624 C7F8D431 		str	r3, [r7, #468]
 513:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 514:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUADX(R, coeff) >> 16U;
 515:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSD(__QSUB(0, coeff), R);
 516:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 517:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 518:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 2548              		.loc 1 518 9 discriminator 3
 2549 0628 D7F8E831 		ldr	r3, [r7, #488]
 2550 062c 9B00     		lsls	r3, r3, #2
 2551 062e 07F10C02 		add	r2, r7, #12
 2552 0632 1268     		ldr	r2, [r2]
 2553 0634 D118     		adds	r1, r2, r3
 2554              		.loc 1 518 38 discriminator 3
 2555 0636 D7F8D421 		ldr	r2, [r7, #468]
 2556 063a A14B     		ldr	r3, .L102
 2557 063c 1340     		ands	r3, r3, r2
 2558              		.loc 1 518 76 discriminator 3
 2559 063e D7F8D821 		ldr	r2, [r7, #472]
 2560 0642 92B2     		uxth	r2, r2
 2561              		.loc 1 518 9 discriminator 3
 2562 0644 1A43     		orrs	r2, r2, r3
 2563 0646 07F1E803 		add	r3, r7, #232
 2564 064a 1960     		str	r1, [r3]
 2565 064c 07F1E403 		add	r3, r7, #228
 2566 0650 1A60     		str	r2, [r3]
 2567              	.LBB330:
 2568              	.LBB331:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2569              		.loc 2 522 9 discriminator 3
 2570 0652 07F14C03 		add	r3, r7, #76
 2571 0656 07F1E402 		add	r2, r7, #228
 2572 065a 1268     		ldr	r2, [r2]
 2573 065c 1A60     		str	r2, [r3]
 2574 065e 07F14C03 		add	r3, r7, #76
 2575 0662 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2576              		.loc 2 524 3 discriminator 3
 2577 0664 07F1E803 		add	r3, r7, #232
ARM GAS  /tmp/cc1M433E.s 			page 103


 2578 0668 1B68     		ldr	r3, [r3]
 2579 066a 1A60     		str	r2, [r3]	@ unaligned
 2580              		.loc 2 525 1 discriminator 3
 2581 066c 00BF     		nop
 2582              	.LBE331:
 2583              	.LBE330:
 519:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 520:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         i += n1;
 2584              		.loc 1 520 11 discriminator 3
 2585 066e D7F80422 		ldr	r2, [r7, #516]
 2586 0672 D7F8F031 		ldr	r3, [r7, #496]
 2587 0676 1344     		add	r3, r3, r2
 2588 0678 C7F80432 		str	r3, [r7, #516]
 521:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 522:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 2589              		.loc 1 522 11 discriminator 3
 2590 067c D7F80422 		ldr	r2, [r7, #516]
 2591 0680 D7F8F831 		ldr	r3, [r7, #504]
 2592 0684 1344     		add	r3, r3, r2
 2593 0686 C7F8E831 		str	r3, [r7, #488]
 523:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 524:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         T = read_q15x2 (pSrc + (2 * i));
 2594              		.loc 1 524 13 discriminator 3
 2595 068a D7F80432 		ldr	r3, [r7, #516]
 2596 068e 9B00     		lsls	r3, r3, #2
 2597 0690 07F10C02 		add	r2, r7, #12
 2598 0694 1268     		ldr	r2, [r2]
 2599 0696 1A44     		add	r2, r2, r3
 2600 0698 07F1EC03 		add	r3, r7, #236
 2601 069c 1A60     		str	r2, [r3]
 2602 069e 07F1EC03 		add	r3, r7, #236
 2603 06a2 1B68     		ldr	r3, [r3]
 2604 06a4 1B68     		ldr	r3, [r3]	@ unaligned
 2605 06a6 1A46     		mov	r2, r3
 2606              	.LBB332:
 2607              	.LBB333:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2608              		.loc 2 459 3 discriminator 3
 2609 06a8 07F14803 		add	r3, r7, #72
 2610 06ac 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2611              		.loc 2 461 10 discriminator 3
 2612 06ae 07F14803 		add	r3, r7, #72
 2613 06b2 1B68     		ldr	r3, [r3]
 2614              	.LBE333:
 2615              	.LBE332:
 2616              		.loc 1 524 13 discriminator 3
 2617 06b4 C7F8E431 		str	r3, [r7, #484]
 525:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 526:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         S = read_q15x2 (pSrc + (2 * l));
 2618              		.loc 1 526 13 discriminator 3
 2619 06b8 D7F8E831 		ldr	r3, [r7, #488]
 2620 06bc 9B00     		lsls	r3, r3, #2
 2621 06be 07F10C02 		add	r2, r7, #12
 2622 06c2 1268     		ldr	r2, [r2]
 2623 06c4 1A44     		add	r2, r2, r3
 2624 06c6 07F1F003 		add	r3, r7, #240
ARM GAS  /tmp/cc1M433E.s 			page 104


 2625 06ca 1A60     		str	r2, [r3]
 2626 06cc 07F1F003 		add	r3, r7, #240
 2627 06d0 1B68     		ldr	r3, [r3]
 2628 06d2 1B68     		ldr	r3, [r3]	@ unaligned
 2629 06d4 1A46     		mov	r2, r3
 2630              	.LBB334:
 2631              	.LBB335:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2632              		.loc 2 459 3 discriminator 3
 2633 06d6 07F14403 		add	r3, r7, #68
 2634 06da 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2635              		.loc 2 461 10 discriminator 3
 2636 06dc 07F14403 		add	r3, r7, #68
 2637 06e0 1B68     		ldr	r3, [r3]
 2638              	.LBE335:
 2639              	.LBE334:
 2640              		.loc 1 526 13 discriminator 3
 2641 06e2 C7F8E031 		str	r3, [r7, #480]
 527:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 528:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         R = __QSUB16(T, S);
 2642              		.loc 1 528 13 discriminator 3
 2643 06e6 D7F8E411 		ldr	r1, [r7, #484]
 2644 06ea D7F8E021 		ldr	r2, [r7, #480]
 2645 06ee 07F1FC03 		add	r3, r7, #252
 2646 06f2 1960     		str	r1, [r3]
 2647 06f4 07F1F803 		add	r3, r7, #248
 2648 06f8 1A60     		str	r2, [r3]
 2649              	.LBB336:
 2650              	.LBB337:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2651              		.loc 3 1779 3 discriminator 3
 2652 06fa 07F1FC03 		add	r3, r7, #252
 2653 06fe 1B68     		ldr	r3, [r3]
 2654 0700 07F1F802 		add	r2, r7, #248
 2655 0704 1268     		ldr	r2, [r2]
 2656              		.syntax unified
 2657              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2658 0706 D3FA12F2 		qsub16 r2, r3, r2
 2659              	@ 0 "" 2
 2660              		.thumb
 2661              		.syntax unified
 2662 070a 07F1F403 		add	r3, r7, #244
 2663 070e 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2664              		.loc 3 1780 9 discriminator 3
 2665 0710 07F1F403 		add	r3, r7, #244
 2666 0714 1B68     		ldr	r3, [r3]
 2667              	.LBE337:
 2668              	.LBE336:
 2669              		.loc 1 528 11 discriminator 3
 2670 0716 C7F8DC31 		str	r3, [r7, #476]
 529:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 530:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * i), __SHADD16(T, S));
 2671              		.loc 1 530 9 discriminator 3
 2672 071a D7F80432 		ldr	r3, [r7, #516]
 2673 071e 9B00     		lsls	r3, r3, #2
ARM GAS  /tmp/cc1M433E.s 			page 105


 2674 0720 07F10C02 		add	r2, r7, #12
 2675 0724 1268     		ldr	r2, [r2]
 2676 0726 1344     		add	r3, r3, r2
 2677              		.loc 1 530 38 discriminator 3
 2678 0728 D7F8E401 		ldr	r0, [r7, #484]
 2679 072c D7F8E011 		ldr	r1, [r7, #480]
 2680 0730 07F58472 		add	r2, r7, #264
 2681 0734 1060     		str	r0, [r2]
 2682 0736 07F58272 		add	r2, r7, #260
 2683 073a 1160     		str	r1, [r2]
 2684              	.LBB338:
 2685              	.LBB339:
1739:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2686              		.loc 3 1739 3 discriminator 3
 2687 073c 07F58472 		add	r2, r7, #264
 2688 0740 1268     		ldr	r2, [r2]
 2689 0742 07F58271 		add	r1, r7, #260
 2690 0746 0968     		ldr	r1, [r1]
 2691              		.syntax unified
 2692              	@ 1739 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2693 0748 92FA21F1 		shadd16 r1, r2, r1
 2694              	@ 0 "" 2
 2695              		.thumb
 2696              		.syntax unified
 2697 074c 07F58072 		add	r2, r7, #256
 2698 0750 1160     		str	r1, [r2]
1740:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2699              		.loc 3 1740 9 discriminator 3
 2700 0752 07F58072 		add	r2, r7, #256
 2701 0756 1268     		ldr	r2, [r2]
 2702 0758 C7F81031 		str	r3, [r7, #272]
 2703 075c C7F80C21 		str	r2, [r7, #268]
 2704              	.LBE339:
 2705              	.LBE338:
 2706              	.LBB340:
 2707              	.LBB341:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2708              		.loc 2 522 9 discriminator 3
 2709 0760 07F14003 		add	r3, r7, #64
 2710 0764 D7F80C21 		ldr	r2, [r7, #268]
 2711 0768 1A60     		str	r2, [r3]
 2712 076a 07F14003 		add	r3, r7, #64
 2713 076e 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2714              		.loc 2 524 3 discriminator 3
 2715 0770 D7F81031 		ldr	r3, [r7, #272]
 2716 0774 1A60     		str	r2, [r3]	@ unaligned
 2717              		.loc 2 525 1 discriminator 3
 2718 0776 00BF     		nop
 2719              	.LBE341:
 2720              	.LBE340:
 531:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 532:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 533:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUSD(coeff, R) >> 16;
 2721              		.loc 1 533 16 discriminator 3
 2722 0778 D7F8EC21 		ldr	r2, [r7, #492]
 2723 077c D7F8DC31 		ldr	r3, [r7, #476]
ARM GAS  /tmp/cc1M433E.s 			page 106


 2724 0780 C7F81C21 		str	r2, [r7, #284]
 2725 0784 C7F81831 		str	r3, [r7, #280]
 2726              	.LBB342:
 2727              	.LBB343:
2043:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2728              		.loc 3 2043 3 discriminator 3
 2729 0788 D7F81C31 		ldr	r3, [r7, #284]
 2730 078c D7F81821 		ldr	r2, [r7, #280]
 2731              		.syntax unified
 2732              	@ 2043 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2733 0790 43FB02F3 		smusd r3, r3, r2
 2734              	@ 0 "" 2
 2735              		.thumb
 2736              		.syntax unified
 2737 0794 C7F81431 		str	r3, [r7, #276]
2044:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2738              		.loc 3 2044 9 discriminator 3
 2739 0798 D7F81431 		ldr	r3, [r7, #276]
 2740              	.LBE343:
 2741              	.LBE342:
 2742              		.loc 1 533 34 discriminator 3
 2743 079c 1B0C     		lsrs	r3, r3, #16
 2744              		.loc 1 533 14 discriminator 3
 2745 079e C7F8D831 		str	r3, [r7, #472]
 534:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUADX(coeff, R);
 2746              		.loc 1 534 16 discriminator 3
 2747 07a2 D7F8EC21 		ldr	r2, [r7, #492]
 2748 07a6 D7F8DC31 		ldr	r3, [r7, #476]
 2749 07aa C7F82821 		str	r2, [r7, #296]
 2750 07ae C7F82431 		str	r3, [r7, #292]
 2751              	.LBB344:
 2752              	.LBB345:
1985:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2753              		.loc 3 1985 3 discriminator 3
 2754 07b2 D7F82831 		ldr	r3, [r7, #296]
 2755 07b6 D7F82421 		ldr	r2, [r7, #292]
 2756              		.syntax unified
 2757              	@ 1985 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2758 07ba 23FB12F3 		smuadx r3, r3, r2
 2759              	@ 0 "" 2
 2760              		.thumb
 2761              		.syntax unified
 2762 07be C7F82031 		str	r3, [r7, #288]
1986:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2763              		.loc 3 1986 9 discriminator 3
 2764 07c2 D7F82031 		ldr	r3, [r7, #288]
 2765              	.LBE345:
 2766              	.LBE344:
 2767              		.loc 1 534 14 discriminator 3
 2768 07c6 C7F8D431 		str	r3, [r7, #468]
 535:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else
 536:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out1 = __SMUADX(R, coeff) >> 16U;
 537:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         out2 = __SMUSD(__QSUB(0, coeff), R);
 538:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 539:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 540:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         write_q15x2 (pSrc + (2 * l), (q31_t) ((out2) & 0xFFFF0000) | (out1 & 0x0000FFFF));
 2769              		.loc 1 540 9 discriminator 3
ARM GAS  /tmp/cc1M433E.s 			page 107


 2770 07ca D7F8E831 		ldr	r3, [r7, #488]
 2771 07ce 9B00     		lsls	r3, r3, #2
 2772 07d0 07F10C02 		add	r2, r7, #12
 2773 07d4 1268     		ldr	r2, [r2]
 2774 07d6 1A44     		add	r2, r2, r3
 2775              		.loc 1 540 38 discriminator 3
 2776 07d8 D7F8D411 		ldr	r1, [r7, #468]
 2777 07dc 384B     		ldr	r3, .L102
 2778 07de 0B40     		ands	r3, r3, r1
 2779              		.loc 1 540 76 discriminator 3
 2780 07e0 D7F8D811 		ldr	r1, [r7, #472]
 2781 07e4 89B2     		uxth	r1, r1
 2782              		.loc 1 540 9 discriminator 3
 2783 07e6 0B43     		orrs	r3, r3, r1
 2784 07e8 C7F83021 		str	r2, [r7, #304]
 2785 07ec C7F82C31 		str	r3, [r7, #300]
 2786              	.LBB346:
 2787              	.LBB347:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2788              		.loc 2 522 9 discriminator 3
 2789 07f0 07F13C03 		add	r3, r7, #60
 2790 07f4 D7F82C21 		ldr	r2, [r7, #300]
 2791 07f8 1A60     		str	r2, [r3]
 2792 07fa 07F13C03 		add	r3, r7, #60
 2793 07fe 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2794              		.loc 2 524 3 discriminator 3
 2795 0800 D7F83031 		ldr	r3, [r7, #304]
 2796 0804 1A60     		str	r2, [r3]	@ unaligned
 2797              		.loc 2 525 1 discriminator 3
 2798 0806 00BF     		nop
 2799              	.LBE347:
 2800              	.LBE346:
 498:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 2801              		.loc 1 498 33 discriminator 3
 2802 0808 D7F80422 		ldr	r2, [r7, #516]
 2803 080c D7F8F031 		ldr	r3, [r7, #496]
 2804 0810 1344     		add	r3, r3, r2
 2805 0812 C7F80432 		str	r3, [r7, #516]
 2806              	.L75:
 498:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 2807              		.loc 1 498 7 discriminator 1
 2808 0816 07F10803 		add	r3, r7, #8
 2809 081a D7F80422 		ldr	r2, [r7, #516]
 2810 081e 1B68     		ldr	r3, [r3]
 2811 0820 9A42     		cmp	r2, r3
 2812 0822 FFF449AE 		bcc	.L88
 491:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 2813              		.loc 1 491 26 discriminator 2
 2814 0826 D7F80032 		ldr	r3, [r7, #512]
 2815 082a 0133     		adds	r3, r3, #1
 2816 082c C7F80032 		str	r3, [r7, #512]
 2817              	.L73:
 491:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 2818              		.loc 1 491 5 discriminator 1
 2819 0830 D7F80022 		ldr	r2, [r7, #512]
 2820 0834 D7F8F831 		ldr	r3, [r7, #504]
ARM GAS  /tmp/cc1M433E.s 			page 108


 2821 0838 9A42     		cmp	r2, r3
 2822 083a FFF41DAE 		bcc	.L89
 541:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 542:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       } /* butterfly loop end */
 543:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 544:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* groups loop end */
 545:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 546:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 2823              		.loc 1 546 22 discriminator 2
 2824 083e BB1C     		adds	r3, r7, #2
 2825 0840 BA1C     		adds	r2, r7, #2
 2826 0842 1288     		ldrh	r2, [r2]	@ movhi
 2827 0844 5200     		lsls	r2, r2, #1
 2828 0846 1A80     		strh	r2, [r3]	@ movhi
 484:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 2829              		.loc 1 484 33 discriminator 2
 2830 0848 D7F8FC31 		ldr	r3, [r7, #508]
 2831 084c 5B08     		lsrs	r3, r3, #1
 2832 084e C7F8FC31 		str	r3, [r7, #508]
 2833              	.L72:
 484:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 2834              		.loc 1 484 3 discriminator 1
 2835 0852 D7F8FC31 		ldr	r3, [r7, #508]
 2836 0856 022B     		cmp	r3, #2
 2837 0858 3FF6FEAD 		bhi	.L90
 547:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* stages loop end */
 548:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 549:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 2838              		.loc 1 549 6
 2839 085c D7F8F831 		ldr	r3, [r7, #504]
 2840 0860 C7F8F031 		str	r3, [r7, #496]
 550:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 2841              		.loc 1 550 6
 2842 0864 D7F8F831 		ldr	r3, [r7, #504]
 2843 0868 5B08     		lsrs	r3, r3, #1
 2844 086a C7F8F831 		str	r3, [r7, #504]
 551:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 2845              		.loc 1 551 6
 2846 086e 0023     		movs	r3, #0
 2847 0870 C7F8F431 		str	r3, [r7, #500]
 552:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 553:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 554:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 2848              		.loc 1 554 10
 2849 0874 0023     		movs	r3, #0
 2850 0876 C7F80032 		str	r3, [r7, #512]
 2851              		.loc 1 554 3
 2852 087a D7E0     		b	.L91
 2853              	.L99:
 555:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 556:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     coeff = read_q15x2 ((q15_t *)pCoef + (ia * 2U));
 2854              		.loc 1 556 40
 2855 087c D7F8F431 		ldr	r3, [r7, #500]
 2856 0880 9B00     		lsls	r3, r3, #2
 2857              		.loc 1 556 13
 2858 0882 3A1D     		adds	r2, r7, #4
 2859 0884 1268     		ldr	r2, [r2]
ARM GAS  /tmp/cc1M433E.s 			page 109


 2860 0886 1A44     		add	r2, r2, r3
 2861 0888 07F1A003 		add	r3, r7, #160
 2862 088c 1A60     		str	r2, [r3]
 2863 088e 07F1A003 		add	r3, r7, #160
 2864 0892 1B68     		ldr	r3, [r3]
 2865 0894 1B68     		ldr	r3, [r3]	@ unaligned
 2866 0896 1A46     		mov	r2, r3
 2867              	.LBB348:
 2868              	.LBB349:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2869              		.loc 2 459 3
 2870 0898 07F15C03 		add	r3, r7, #92
 2871 089c 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2872              		.loc 2 461 10
 2873 089e 07F15C03 		add	r3, r7, #92
 2874 08a2 1B68     		ldr	r3, [r3]
 2875              	.LBE349:
 2876              	.LBE348:
 2877              		.loc 1 556 13
 2878 08a4 C7F8EC31 		str	r3, [r7, #492]
 557:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 558:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 2879              		.loc 1 558 13
 2880 08a8 BB1C     		adds	r3, r7, #2
 2881 08aa 1B88     		ldrh	r3, [r3]
 2882              		.loc 1 558 8
 2883 08ac D7F8F421 		ldr	r2, [r7, #500]
 2884 08b0 1344     		add	r3, r3, r2
 2885 08b2 C7F8F431 		str	r3, [r7, #500]
 559:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 560:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 561:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 2886              		.loc 1 561 12
 2887 08b6 D7F80032 		ldr	r3, [r7, #512]
 2888 08ba C7F80432 		str	r3, [r7, #516]
 2889              		.loc 1 561 5
 2890 08be A8E0     		b	.L93
 2891              	.L103:
 2892              		.align	2
 2893              	.L102:
 2894 08c0 0000FFFF 		.word	-65536
 2895              	.L98:
 562:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 563:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 2896              		.loc 1 563 9 discriminator 3
 2897 08c4 D7F80422 		ldr	r2, [r7, #516]
 2898 08c8 D7F8F831 		ldr	r3, [r7, #504]
 2899 08cc 1344     		add	r3, r3, r2
 2900 08ce C7F8E831 		str	r3, [r7, #488]
 564:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 565:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       T = read_q15x2 (pSrc + (2 * i));
 2901              		.loc 1 565 11 discriminator 3
 2902 08d2 D7F80432 		ldr	r3, [r7, #516]
 2903 08d6 9B00     		lsls	r3, r3, #2
 2904 08d8 07F10C02 		add	r2, r7, #12
 2905 08dc 1268     		ldr	r2, [r2]
ARM GAS  /tmp/cc1M433E.s 			page 110


 2906 08de 1A44     		add	r2, r2, r3
 2907 08e0 07F17003 		add	r3, r7, #112
 2908 08e4 1A60     		str	r2, [r3]
 2909 08e6 07F17003 		add	r3, r7, #112
 2910 08ea 1B68     		ldr	r3, [r3]
 2911 08ec 1B68     		ldr	r3, [r3]	@ unaligned
 2912 08ee 1A46     		mov	r2, r3
 2913              	.LBB350:
 2914              	.LBB351:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2915              		.loc 2 459 3 discriminator 3
 2916 08f0 07F16C03 		add	r3, r7, #108
 2917 08f4 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2918              		.loc 2 461 10 discriminator 3
 2919 08f6 07F16C03 		add	r3, r7, #108
 2920 08fa 1B68     		ldr	r3, [r3]
 2921              	.LBE351:
 2922              	.LBE350:
 2923              		.loc 1 565 11 discriminator 3
 2924 08fc C7F8E431 		str	r3, [r7, #484]
 566:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 567:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       S = read_q15x2 (pSrc + (2 * l));
 2925              		.loc 1 567 11 discriminator 3
 2926 0900 D7F8E831 		ldr	r3, [r7, #488]
 2927 0904 9B00     		lsls	r3, r3, #2
 2928 0906 07F10C02 		add	r2, r7, #12
 2929 090a 1268     		ldr	r2, [r2]
 2930 090c 1A44     		add	r2, r2, r3
 2931 090e 07F17403 		add	r3, r7, #116
 2932 0912 1A60     		str	r2, [r3]
 2933 0914 07F17403 		add	r3, r7, #116
 2934 0918 1B68     		ldr	r3, [r3]
 2935 091a 1B68     		ldr	r3, [r3]	@ unaligned
 2936 091c 1A46     		mov	r2, r3
 2937              	.LBB352:
 2938              	.LBB353:
 459:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 2939              		.loc 2 459 3 discriminator 3
 2940 091e 07F16803 		add	r3, r7, #104
 2941 0922 1A60     		str	r2, [r3]
 461:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 2942              		.loc 2 461 10 discriminator 3
 2943 0924 07F16803 		add	r3, r7, #104
 2944 0928 1B68     		ldr	r3, [r3]
 2945              	.LBE353:
 2946              	.LBE352:
 2947              		.loc 1 567 11 discriminator 3
 2948 092a C7F8E031 		str	r3, [r7, #480]
 568:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 569:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       R = __QSUB16(T, S);
 2949              		.loc 1 569 11 discriminator 3
 2950 092e D7F8E411 		ldr	r1, [r7, #484]
 2951 0932 D7F8E021 		ldr	r2, [r7, #480]
 2952 0936 07F18003 		add	r3, r7, #128
 2953 093a 1960     		str	r1, [r3]
 2954 093c 07F17C03 		add	r3, r7, #124
ARM GAS  /tmp/cc1M433E.s 			page 111


 2955 0940 1A60     		str	r2, [r3]
 2956              	.LBB354:
 2957              	.LBB355:
1779:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2958              		.loc 3 1779 3 discriminator 3
 2959 0942 07F18003 		add	r3, r7, #128
 2960 0946 1B68     		ldr	r3, [r3]
 2961 0948 07F17C02 		add	r2, r7, #124
 2962 094c 1268     		ldr	r2, [r2]
 2963              		.syntax unified
 2964              	@ 1779 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2965 094e D3FA12F2 		qsub16 r2, r3, r2
 2966              	@ 0 "" 2
 2967              		.thumb
 2968              		.syntax unified
 2969 0952 07F17803 		add	r3, r7, #120
 2970 0956 1A60     		str	r2, [r3]
1780:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2971              		.loc 3 1780 9 discriminator 3
 2972 0958 07F17803 		add	r3, r7, #120
 2973 095c 1B68     		ldr	r3, [r3]
 2974              	.LBE355:
 2975              	.LBE354:
 2976              		.loc 1 569 9 discriminator 3
 2977 095e C7F8DC31 		str	r3, [r7, #476]
 570:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 571:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       write_q15x2 (pSrc + (2 * i), __QADD16(T, S));
 2978              		.loc 1 571 7 discriminator 3
 2979 0962 D7F80432 		ldr	r3, [r7, #516]
 2980 0966 9B00     		lsls	r3, r3, #2
 2981 0968 07F10C02 		add	r2, r7, #12
 2982 096c 1268     		ldr	r2, [r2]
 2983 096e 1A44     		add	r2, r2, r3
 2984              		.loc 1 571 36 discriminator 3
 2985 0970 D7F8E401 		ldr	r0, [r7, #484]
 2986 0974 D7F8E011 		ldr	r1, [r7, #480]
 2987 0978 07F18C03 		add	r3, r7, #140
 2988 097c 1860     		str	r0, [r3]
 2989 097e 07F18803 		add	r3, r7, #136
 2990 0982 1960     		str	r1, [r3]
 2991              	.LBB356:
 2992              	.LBB357:
1731:./Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2993              		.loc 3 1731 3 discriminator 3
 2994 0984 07F18C03 		add	r3, r7, #140
 2995 0988 1B68     		ldr	r3, [r3]
 2996 098a 07F18801 		add	r1, r7, #136
 2997 098e 0968     		ldr	r1, [r1]
 2998              		.syntax unified
 2999              	@ 1731 "./Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 3000 0990 93FA11F1 		qadd16 r1, r3, r1
 3001              	@ 0 "" 2
 3002              		.thumb
 3003              		.syntax unified
 3004 0994 07F18403 		add	r3, r7, #132
 3005 0998 1960     		str	r1, [r3]
1732:./Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc1M433E.s 			page 112


 3006              		.loc 3 1732 9 discriminator 3
 3007 099a 07F18403 		add	r3, r7, #132
 3008 099e 1B68     		ldr	r3, [r3]
 3009              	.LBE357:
 3010              	.LBE356:
 3011              		.loc 1 571 7 discriminator 3
 3012 09a0 1946     		mov	r1, r3
 3013 09a2 07F19403 		add	r3, r7, #148
 3014 09a6 1A60     		str	r2, [r3]
 3015 09a8 07F19003 		add	r3, r7, #144
 3016 09ac 1960     		str	r1, [r3]
 3017              	.LBB358:
 3018              	.LBB359:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3019              		.loc 2 522 9 discriminator 3
 3020 09ae 07F16403 		add	r3, r7, #100
 3021 09b2 07F19002 		add	r2, r7, #144
 3022 09b6 1268     		ldr	r2, [r2]
 3023 09b8 1A60     		str	r2, [r3]
 3024 09ba 07F16403 		add	r3, r7, #100
 3025 09be 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3026              		.loc 2 524 3 discriminator 3
 3027 09c0 07F19403 		add	r3, r7, #148
 3028 09c4 1B68     		ldr	r3, [r3]
 3029 09c6 1A60     		str	r2, [r3]	@ unaligned
 3030              		.loc 2 525 1 discriminator 3
 3031 09c8 00BF     		nop
 3032              	.LBE359:
 3033              	.LBE358:
 572:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 573:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       write_q15x2 (pSrc + (2 * l), R);
 3034              		.loc 1 573 7 discriminator 3
 3035 09ca D7F8E831 		ldr	r3, [r7, #488]
 3036 09ce 9B00     		lsls	r3, r3, #2
 3037 09d0 07F10C02 		add	r2, r7, #12
 3038 09d4 1268     		ldr	r2, [r2]
 3039 09d6 1A44     		add	r2, r2, r3
 3040 09d8 07F19C03 		add	r3, r7, #156
 3041 09dc 1A60     		str	r2, [r3]
 3042 09de 07F19803 		add	r3, r7, #152
 3043 09e2 D7F8DC21 		ldr	r2, [r7, #476]
 3044 09e6 1A60     		str	r2, [r3]
 3045              	.LBB360:
 3046              	.LBB361:
 522:./Libraries/CMSIS/DSP/Include/arm_math.h **** 
 3047              		.loc 2 522 9 discriminator 3
 3048 09e8 07F16003 		add	r3, r7, #96
 3049 09ec 07F19802 		add	r2, r7, #152
 3050 09f0 1268     		ldr	r2, [r2]
 3051 09f2 1A60     		str	r2, [r3]
 3052 09f4 07F16003 		add	r3, r7, #96
 3053 09f8 1A68     		ldr	r2, [r3]
 524:./Libraries/CMSIS/DSP/Include/arm_math.h **** }
 3054              		.loc 2 524 3 discriminator 3
 3055 09fa 07F19C03 		add	r3, r7, #156
 3056 09fe 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc1M433E.s 			page 113


 3057 0a00 1A60     		str	r2, [r3]	@ unaligned
 3058              		.loc 2 525 1 discriminator 3
 3059 0a02 00BF     		nop
 3060              	.LBE361:
 3061              	.LBE360:
 561:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 3062              		.loc 1 561 31 discriminator 3
 3063 0a04 D7F80422 		ldr	r2, [r7, #516]
 3064 0a08 D7F8F031 		ldr	r3, [r7, #496]
 3065 0a0c 1344     		add	r3, r3, r2
 3066 0a0e C7F80432 		str	r3, [r7, #516]
 3067              	.L93:
 561:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 3068              		.loc 1 561 5 discriminator 1
 3069 0a12 07F10803 		add	r3, r7, #8
 3070 0a16 D7F80422 		ldr	r2, [r7, #516]
 3071 0a1a 1B68     		ldr	r3, [r3]
 3072 0a1c 9A42     		cmp	r2, r3
 3073 0a1e FFF451AF 		bcc	.L98
 554:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 3074              		.loc 1 554 24 discriminator 2
 3075 0a22 D7F80032 		ldr	r3, [r7, #512]
 3076 0a26 0133     		adds	r3, r3, #1
 3077 0a28 C7F80032 		str	r3, [r7, #512]
 3078              	.L91:
 554:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 3079              		.loc 1 554 3 discriminator 1
 3080 0a2c D7F80022 		ldr	r2, [r7, #512]
 3081 0a30 D7F8F831 		ldr	r3, [r7, #504]
 3082 0a34 9A42     		cmp	r2, r3
 3083 0a36 FFF421AF 		bcc	.L99
 574:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 575:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* butterfly loop end */
 576:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 577:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 578:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 579:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 3084              		.loc 1 579 20
 3085 0a3a BB1C     		adds	r3, r7, #2
 3086 0a3c BA1C     		adds	r2, r7, #2
 3087 0a3e 1288     		ldrh	r2, [r2]	@ movhi
 3088 0a40 5200     		lsls	r2, r2, #1
 3089 0a42 1A80     		strh	r2, [r3]	@ movhi
 580:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 581:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 582:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 583:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t i, j, k, l;
 584:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         uint32_t n1, n2, ia;
 585:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         q15_t xt, yt, cosVal, sinVal;
 586:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 587:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   // N = fftLen;
 588:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = fftLen;
 589:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 590:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 591:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 592:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 593:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /tmp/cc1M433E.s 			page 114


 594:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for groups */
 595:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (j = 0; j < n2; j++)
 596:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 597:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     cosVal = pCoef[(ia * 2)];
 598:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     sinVal = pCoef[(ia * 2) + 1];
 599:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = ia + twidCoefModifier;
 600:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 601:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for butterfly */
 602:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (i = j; i < fftLen; i += n1)
 603:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 604:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       l = i + n2;
 605:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       xt = (pSrc[2 * i] >> 1U) - (pSrc[2 * l] >> 1U);
 606:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i] = ((pSrc[2 * i] >> 1U) + (pSrc[2 * l] >> 1U)) >> 1U;
 607:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 608:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       yt = (pSrc[2 * i + 1] >> 1U) - (pSrc[2 * l + 1] >> 1U);
 609:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * i + 1] = ((pSrc[2 * l + 1] >> 1U) +
 610:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                          (pSrc[2 * i + 1] >> 1U)  ) >> 1U;
 611:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 612:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) -
 613:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                      ((int16_t) (((q31_t) yt * sinVal) >> 16)));
 614:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 615:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       pSrc[2 * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) +
 616:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                          ((int16_t) (((q31_t) xt * sinVal) >> 16)));
 617:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 618:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* butterfly loop end */
 619:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 620:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 621:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 622:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   twidCoefModifier = twidCoefModifier << 1U;
 623:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 624:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for stage */
 625:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (k = fftLen / 2; k > 2; k = k >> 1)
 626:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 627:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n1 = n2;
 628:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     n2 = n2 >> 1;
 629:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     ia = 0;
 630:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 631:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     /* loop for groups */
 632:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     for (j = 0; j < n2; j++)
 633:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     {
 634:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       cosVal = pCoef[(ia * 2)];
 635:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       sinVal = pCoef[(ia * 2) + 1];
 636:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       ia = ia + twidCoefModifier;
 637:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 638:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       /* loop for butterfly */
 639:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       for (i = j; i < fftLen; i += n1)
 640:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       {
 641:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         l = i + n2;
 642:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         xt = pSrc[2 * i] - pSrc[2 * l];
 643:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]) >> 1U;
 644:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 645:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 646:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]) >> 1U;
 647:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 648:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * l] = (((int16_t) (((q31_t) xt * cosVal) >> 16)) -
 649:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                        ((int16_t) (((q31_t) yt * sinVal) >> 16))  );
 650:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
ARM GAS  /tmp/cc1M433E.s 			page 115


 651:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****         pSrc[2 * l + 1] = (((int16_t) (((q31_t) yt * cosVal) >> 16)) +
 652:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****                            ((int16_t) (((q31_t) xt * sinVal) >> 16))  );
 653:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 654:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****       } /* butterfly loop end */
 655:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 656:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     } /* groups loop end */
 657:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 658:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     twidCoefModifier = twidCoefModifier << 1U;
 659:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* stages loop end */
 660:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 661:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n1 = n2;
 662:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   n2 = n2 >> 1;
 663:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = 0;
 664:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 665:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   cosVal = pCoef[(ia * 2)];
 666:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   sinVal = pCoef[(ia * 2) + 1];
 667:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 668:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   ia = ia + twidCoefModifier;
 669:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 670:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   /* loop for butterfly */
 671:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   for (i = 0; i < fftLen; i += n1)
 672:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   {
 673:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     l = i + n2;
 674:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     xt = pSrc[2 * i] - pSrc[2 * l];
 675:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * i] = (pSrc[2 * i] + pSrc[2 * l]);
 676:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 677:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     yt = pSrc[2 * i + 1] - pSrc[2 * l + 1];
 678:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * i + 1] = (pSrc[2 * l + 1] + pSrc[2 * i + 1]);
 679:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 680:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * l] = xt;
 681:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 682:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****     pSrc[2 * l + 1] = yt;
 683:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 684:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c ****   } /* groups loop end */
 685:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 686:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 687:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 688:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** 
 689:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix2_q15.c **** }
 3090              		.loc 1 689 1
 3091 0a44 00BF     		nop
 3092 0a46 07F50277 		add	r7, r7, #520
 3093              	.LCFI14:
 3094              		.cfi_def_cfa_offset 8
 3095 0a4a BD46     		mov	sp, r7
 3096              	.LCFI15:
 3097              		.cfi_def_cfa_register 13
 3098              		@ sp needed
 3099 0a4c 90BC     		pop	{r4, r7}
 3100              	.LCFI16:
 3101              		.cfi_restore 7
 3102              		.cfi_restore 4
 3103              		.cfi_def_cfa_offset 0
 3104 0a4e 7047     		bx	lr
 3105              		.cfi_endproc
 3106              	.LFE147:
 3108              		.text
ARM GAS  /tmp/cc1M433E.s 			page 116


 3109              	.Letext0:
 3110              		.file 4 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 3111              		.file 5 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 3112              		.file 6 "/usr/include/newlib/sys/_types.h"
 3113              		.file 7 "/usr/include/newlib/sys/reent.h"
 3114              		.file 8 "/usr/include/newlib/sys/lock.h"
 3115              		.file 9 "/usr/include/newlib/math.h"
ARM GAS  /tmp/cc1M433E.s 			page 117


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_cfft_radix2_q15.c
     /tmp/cc1M433E.s:17     .text.arm_cfft_radix2_q15:0000000000000000 $t
     /tmp/cc1M433E.s:25     .text.arm_cfft_radix2_q15:0000000000000000 arm_cfft_radix2_q15
     /tmp/cc1M433E.s:1688   .text.arm_radix2_butterfly_inverse_q15:0000000000000000 arm_radix2_butterfly_inverse_q15
     /tmp/cc1M433E.s:108    .text.arm_radix2_butterfly_q15:0000000000000000 arm_radix2_butterfly_q15
     /tmp/cc1M433E.s:101    .text.arm_radix2_butterfly_q15:0000000000000000 $t
     /tmp/cc1M433E.s:718    .text.arm_radix2_butterfly_q15:0000000000000454 $d
     /tmp/cc1M433E.s:721    .text.arm_radix2_butterfly_q15:0000000000000458 $t
     /tmp/cc1M433E.s:1310   .text.arm_radix2_butterfly_q15:00000000000008b8 $d
     /tmp/cc1M433E.s:1313   .text.arm_radix2_butterfly_q15:00000000000008bc $t
     /tmp/cc1M433E.s:1681   .text.arm_radix2_butterfly_inverse_q15:0000000000000000 $t
     /tmp/cc1M433E.s:2296   .text.arm_radix2_butterfly_inverse_q15:0000000000000454 $d
     /tmp/cc1M433E.s:2299   .text.arm_radix2_butterfly_inverse_q15:0000000000000458 $t
     /tmp/cc1M433E.s:2894   .text.arm_radix2_butterfly_inverse_q15:00000000000008c0 $d
     /tmp/cc1M433E.s:2897   .text.arm_radix2_butterfly_inverse_q15:00000000000008c4 $t

UNDEFINED SYMBOLS
arm_bitreversal_q15
