Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr  1 18:02:50 2024
| Host         : LAPTOP-9MCJAFV3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
| Design       : func
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.400        0.000                      0                  465        0.070        0.000                      0                  465        4.500        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.400        0.000                      0                  465        0.070        0.000                      0                  465        4.500        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.567ns (28.679%)  route 3.897ns (71.321%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.584     2.965    cuberoot_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/s_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  cuberoot_inst/s_reg[14]/Q
                         net (fo=4, unplaced)         0.787     4.230    cuberoot_inst/s[14]
                         LUT4 (Prop_lut4_I1_O)        0.319     4.549 r  cuberoot_inst/b[31]_i_12/O
                         net (fo=1, unplaced)         0.449     4.998    cuberoot_inst/b[31]_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.122 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, unplaced)        0.506     5.628    cuberoot_inst/b[31]_i_10_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.752 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, unplaced)        0.791     6.543    cuberoot_inst/mul1_inst/b_reg[4]_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.667 r  cuberoot_inst/mul1_inst/b[31]_i_8/O
                         net (fo=3, unplaced)         0.437     7.104    cuberoot_inst/mul1_inst/b[31]_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.150     7.254 r  cuberoot_inst/mul1_inst/b[29]_i_3/O
                         net (fo=3, unplaced)         0.467     7.721    cuberoot_inst/mul1_inst/b[29]_i_3_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     7.845 r  cuberoot_inst/mul1_inst/b[25]_i_4/O
                         net (fo=2, unplaced)         0.460     8.305    cuberoot_inst/mul1_inst/b[25]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.429 r  cuberoot_inst/mul1_inst/b[17]_i_1/O
                         net (fo=1, unplaced)         0.000     8.429    cuberoot_inst/mul1_inst_n_14
                         FDRE                                         r  cuberoot_inst/b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.439    12.704    cuberoot_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/b_reg[17]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.044    12.828    cuberoot_inst/b_reg[17]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.567ns (28.679%)  route 3.897ns (71.321%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.584     2.965    cuberoot_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/s_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  cuberoot_inst/s_reg[14]/Q
                         net (fo=4, unplaced)         0.787     4.230    cuberoot_inst/s[14]
                         LUT4 (Prop_lut4_I1_O)        0.319     4.549 r  cuberoot_inst/b[31]_i_12/O
                         net (fo=1, unplaced)         0.449     4.998    cuberoot_inst/b[31]_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.122 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, unplaced)        0.506     5.628    cuberoot_inst/b[31]_i_10_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.752 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, unplaced)        0.791     6.543    cuberoot_inst/mul1_inst/b_reg[4]_0
                         LUT5 (Prop_lut5_I3_O)        0.124     6.667 r  cuberoot_inst/mul1_inst/b[31]_i_8/O
                         net (fo=3, unplaced)         0.437     7.104    cuberoot_inst/mul1_inst/b[31]_i_8_n_0
                         LUT3 (Prop_lut3_I0_O)        0.150     7.254 r  cuberoot_inst/mul1_inst/b[29]_i_3/O
                         net (fo=3, unplaced)         0.467     7.721    cuberoot_inst/mul1_inst/b[29]_i_3_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     7.845 r  cuberoot_inst/mul1_inst/b[25]_i_4/O
                         net (fo=2, unplaced)         0.460     8.305    cuberoot_inst/mul1_inst/b[25]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.429 r  cuberoot_inst/mul1_inst/b[25]_i_1/O
                         net (fo=1, unplaced)         0.000     8.429    cuberoot_inst/mul1_inst_n_6
                         FDRE                                         r  cuberoot_inst/b_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.439    12.704    cuberoot_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/b_reg[25]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.044    12.828    cuberoot_inst/b_reg[25]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.509ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 2.135ns (39.632%)  route 3.252ns (60.368%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.584     2.965    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  cuberoot_inst/mul1_inst/ctr_reg[2]/Q
                         net (fo=22, unplaced)        0.825     4.268    cuberoot_inst/mul1_inst/ctr[2]
                         LUT5 (Prop_lut5_I2_O)        0.319     4.587 r  cuberoot_inst/mul1_inst/part_res[0]_i_12/O
                         net (fo=1, unplaced)         0.732     5.319    cuberoot_inst/mul1_inst/part_res[0]_i_12_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     5.443 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, unplaced)         0.490     5.933    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
                         LUT4 (Prop_lut4_I0_O)        0.116     6.049 r  cuberoot_inst/mul1_inst/part_res[0]_i_8/O
                         net (fo=4, unplaced)         0.756     6.805    cuberoot_inst/mul1_inst/part_res[0]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.929 r  cuberoot_inst/mul1_inst/part_res[8]_i_9/O
                         net (fo=1, unplaced)         0.449     7.378    cuberoot_inst/mul1_inst/part_res[8]_i_9_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  cuberoot_inst/mul1_inst/part_res[8]_i_5/O
                         net (fo=1, unplaced)         0.000     7.502    cuberoot_inst/mul1_inst/part_res[8]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.015 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.015    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.352 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.352    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_6
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.439    12.704    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[13]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.076    12.860    cuberoot_inst/mul1_inst/part_res_reg[13]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                  4.509    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.381ns  (logic 2.129ns (39.565%)  route 3.252ns (60.435%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.584     2.965    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  cuberoot_inst/mul1_inst/ctr_reg[2]/Q
                         net (fo=22, unplaced)        0.825     4.268    cuberoot_inst/mul1_inst/ctr[2]
                         LUT5 (Prop_lut5_I2_O)        0.319     4.587 r  cuberoot_inst/mul1_inst/part_res[0]_i_12/O
                         net (fo=1, unplaced)         0.732     5.319    cuberoot_inst/mul1_inst/part_res[0]_i_12_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     5.443 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, unplaced)         0.490     5.933    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
                         LUT4 (Prop_lut4_I0_O)        0.116     6.049 r  cuberoot_inst/mul1_inst/part_res[0]_i_8/O
                         net (fo=4, unplaced)         0.756     6.805    cuberoot_inst/mul1_inst/part_res[0]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.929 r  cuberoot_inst/mul1_inst/part_res[8]_i_9/O
                         net (fo=1, unplaced)         0.449     7.378    cuberoot_inst/mul1_inst/part_res[8]_i_9_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  cuberoot_inst/mul1_inst/part_res[8]_i_5/O
                         net (fo=1, unplaced)         0.000     7.502    cuberoot_inst/mul1_inst/part_res[8]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.015 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.015    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.346 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     8.346    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_4
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.439    12.704    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[15]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.076    12.860    cuberoot_inst/mul1_inst/part_res_reg[15]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 2.054ns (38.711%)  route 3.252ns (61.289%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.584     2.965    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  cuberoot_inst/mul1_inst/ctr_reg[2]/Q
                         net (fo=22, unplaced)        0.825     4.268    cuberoot_inst/mul1_inst/ctr[2]
                         LUT5 (Prop_lut5_I2_O)        0.319     4.587 r  cuberoot_inst/mul1_inst/part_res[0]_i_12/O
                         net (fo=1, unplaced)         0.732     5.319    cuberoot_inst/mul1_inst/part_res[0]_i_12_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     5.443 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, unplaced)         0.490     5.933    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
                         LUT4 (Prop_lut4_I0_O)        0.116     6.049 r  cuberoot_inst/mul1_inst/part_res[0]_i_8/O
                         net (fo=4, unplaced)         0.756     6.805    cuberoot_inst/mul1_inst/part_res[0]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.929 r  cuberoot_inst/mul1_inst/part_res[8]_i_9/O
                         net (fo=1, unplaced)         0.449     7.378    cuberoot_inst/mul1_inst/part_res[8]_i_9_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  cuberoot_inst/mul1_inst/part_res[8]_i_5/O
                         net (fo=1, unplaced)         0.000     7.502    cuberoot_inst/mul1_inst/part_res[8]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.015 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.015    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.271 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     8.271    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_5
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.439    12.704    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[14]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.076    12.860    cuberoot_inst/mul1_inst/part_res_reg[14]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 2.030ns (38.432%)  route 3.252ns (61.568%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.584     2.965    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  cuberoot_inst/mul1_inst/ctr_reg[2]/Q
                         net (fo=22, unplaced)        0.825     4.268    cuberoot_inst/mul1_inst/ctr[2]
                         LUT5 (Prop_lut5_I2_O)        0.319     4.587 r  cuberoot_inst/mul1_inst/part_res[0]_i_12/O
                         net (fo=1, unplaced)         0.732     5.319    cuberoot_inst/mul1_inst/part_res[0]_i_12_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     5.443 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, unplaced)         0.490     5.933    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
                         LUT4 (Prop_lut4_I0_O)        0.116     6.049 r  cuberoot_inst/mul1_inst/part_res[0]_i_8/O
                         net (fo=4, unplaced)         0.756     6.805    cuberoot_inst/mul1_inst/part_res[0]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.929 r  cuberoot_inst/mul1_inst/part_res[8]_i_9/O
                         net (fo=1, unplaced)         0.449     7.378    cuberoot_inst/mul1_inst/part_res[8]_i_9_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.502 r  cuberoot_inst/mul1_inst/part_res[8]_i_5/O
                         net (fo=1, unplaced)         0.000     7.502    cuberoot_inst/mul1_inst/part_res[8]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.015 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.015    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.247 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     8.247    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_7
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.439    12.704    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[12]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.076    12.860    cuberoot_inst/mul1_inst/part_res_reg[12]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                          -8.247    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 2.006ns (38.151%)  route 3.252ns (61.849%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.584     2.965    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  cuberoot_inst/mul1_inst/ctr_reg[2]/Q
                         net (fo=22, unplaced)        0.825     4.268    cuberoot_inst/mul1_inst/ctr[2]
                         LUT5 (Prop_lut5_I2_O)        0.319     4.587 r  cuberoot_inst/mul1_inst/part_res[0]_i_12/O
                         net (fo=1, unplaced)         0.732     5.319    cuberoot_inst/mul1_inst/part_res[0]_i_12_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     5.443 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, unplaced)         0.490     5.933    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  cuberoot_inst/mul1_inst/part_res[0]_i_7/O
                         net (fo=4, unplaced)         0.756     6.813    cuberoot_inst/mul1_inst/part_res[0]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.937 r  cuberoot_inst/mul1_inst/part_res[4]_i_6/O
                         net (fo=1, unplaced)         0.449     7.386    cuberoot_inst/mul1_inst/part_res[4]_i_6_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.510 r  cuberoot_inst/mul1_inst/part_res[4]_i_2/O
                         net (fo=1, unplaced)         0.000     7.510    cuberoot_inst/mul1_inst/part_res[4]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.886 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.886    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.223 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.223    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_6
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.439    12.704    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[9]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.076    12.860    cuberoot_inst/mul1_inst/part_res_reg[9]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 cuberoot_inst/mul1_inst/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.252ns  (logic 2.000ns (38.081%)  route 3.252ns (61.919%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.584     2.965    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 r  cuberoot_inst/mul1_inst/ctr_reg[2]/Q
                         net (fo=22, unplaced)        0.825     4.268    cuberoot_inst/mul1_inst/ctr[2]
                         LUT5 (Prop_lut5_I2_O)        0.319     4.587 r  cuberoot_inst/mul1_inst/part_res[0]_i_12/O
                         net (fo=1, unplaced)         0.732     5.319    cuberoot_inst/mul1_inst/part_res[0]_i_12_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     5.443 r  cuberoot_inst/mul1_inst/part_res[0]_i_10/O
                         net (fo=9, unplaced)         0.490     5.933    cuberoot_inst/mul1_inst/part_res[0]_i_10_n_0
                         LUT4 (Prop_lut4_I0_O)        0.124     6.057 r  cuberoot_inst/mul1_inst/part_res[0]_i_7/O
                         net (fo=4, unplaced)         0.756     6.813    cuberoot_inst/mul1_inst/part_res[0]_i_7_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.937 r  cuberoot_inst/mul1_inst/part_res[4]_i_6/O
                         net (fo=1, unplaced)         0.449     7.386    cuberoot_inst/mul1_inst/part_res[4]_i_6_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.510 r  cuberoot_inst/mul1_inst/part_res[4]_i_2/O
                         net (fo=1, unplaced)         0.000     7.510    cuberoot_inst/mul1_inst/part_res[4]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.886 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.886    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.217 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     8.217    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_4
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.439    12.704    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[11]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.076    12.860    cuberoot_inst/mul1_inst/part_res_reg[11]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.441ns (27.696%)  route 3.762ns (72.304%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.584     2.965    cuberoot_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/s_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  cuberoot_inst/s_reg[14]/Q
                         net (fo=4, unplaced)         0.787     4.230    cuberoot_inst/s[14]
                         LUT4 (Prop_lut4_I1_O)        0.319     4.549 r  cuberoot_inst/b[31]_i_12/O
                         net (fo=1, unplaced)         0.449     4.998    cuberoot_inst/b[31]_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.122 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, unplaced)        0.506     5.628    cuberoot_inst/b[31]_i_10_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.752 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, unplaced)        0.508     6.260    cuberoot_inst/mul1_inst/b_reg[4]_0
                         LUT5 (Prop_lut5_I4_O)        0.124     6.384 r  cuberoot_inst/mul1_inst/b[7]_i_4/O
                         net (fo=4, unplaced)         0.756     7.140    cuberoot_inst/mul1_inst/b[7]_i_4_n_0
                         LUT5 (Prop_lut5_I0_O)        0.148     7.288 r  cuberoot_inst/mul1_inst/b[5]_i_1/O
                         net (fo=4, unplaced)         0.756     8.044    cuberoot_inst/mul1_inst/s_reg[1]_0
                         LUT6 (Prop_lut6_I2_O)        0.124     8.168 r  cuberoot_inst/mul1_inst/b[21]_i_1/O
                         net (fo=1, unplaced)         0.000     8.168    cuberoot_inst/mul1_inst_n_10
                         FDRE                                         r  cuberoot_inst/b_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.439    12.704    cuberoot_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/b_reg[21]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.044    12.828    cuberoot_inst/b_reg[21]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  4.661    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 cuberoot_inst/s_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/b_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.441ns (27.696%)  route 3.762ns (72.304%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.285    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.584     2.965    cuberoot_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/s_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.443 f  cuberoot_inst/s_reg[14]/Q
                         net (fo=4, unplaced)         0.787     4.230    cuberoot_inst/s[14]
                         LUT4 (Prop_lut4_I1_O)        0.319     4.549 r  cuberoot_inst/b[31]_i_12/O
                         net (fo=1, unplaced)         0.449     4.998    cuberoot_inst/b[31]_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     5.122 r  cuberoot_inst/b[31]_i_10/O
                         net (fo=18, unplaced)        0.506     5.628    cuberoot_inst/b[31]_i_10_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     5.752 r  cuberoot_inst/b[4]_i_2/O
                         net (fo=19, unplaced)        0.508     6.260    cuberoot_inst/mul1_inst/b_reg[4]_0
                         LUT5 (Prop_lut5_I4_O)        0.124     6.384 r  cuberoot_inst/mul1_inst/b[7]_i_4/O
                         net (fo=4, unplaced)         0.756     7.140    cuberoot_inst/mul1_inst/b[7]_i_4_n_0
                         LUT5 (Prop_lut5_I0_O)        0.148     7.288 r  cuberoot_inst/mul1_inst/b[5]_i_1/O
                         net (fo=4, unplaced)         0.756     8.044    cuberoot_inst/mul1_inst/s_reg[1]_0
                         LUT6 (Prop_lut6_I3_O)        0.124     8.168 r  cuberoot_inst/mul1_inst/b[29]_i_1/O
                         net (fo=1, unplaced)         0.000     8.168    cuberoot_inst/mul1_inst_n_2
                         FDRE                                         r  cuberoot_inst/b_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    12.174    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.439    12.704    cuberoot_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/b_reg[29]/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.044    12.828    cuberoot_inst/b_reg[29]
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  4.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.114     0.728    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  cuberoot_inst/mul1_inst/part_res_reg[10]/Q
                         net (fo=3, unplaced)         0.089     0.964    cuberoot_inst/mul1_inst/part_res_reg[10]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.056 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.056    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_4
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.259     1.082    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[11]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    cuberoot_inst/mul1_inst/part_res_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.114     0.728    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  cuberoot_inst/mul1_inst/part_res_reg[12]/Q
                         net (fo=3, unplaced)         0.089     0.964    cuberoot_inst/mul1_inst/part_res_reg[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.056 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.056    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_6
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.259     1.082    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[13]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    cuberoot_inst/mul1_inst/part_res_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.114     0.728    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  cuberoot_inst/mul1_inst/part_res_reg[14]/Q
                         net (fo=3, unplaced)         0.089     0.964    cuberoot_inst/mul1_inst/part_res_reg[14]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.056 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.056    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_4
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.259     1.082    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[15]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    cuberoot_inst/mul1_inst/part_res_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.114     0.728    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  cuberoot_inst/mul1_inst/part_res_reg[0]/Q
                         net (fo=3, unplaced)         0.089     0.964    cuberoot_inst/mul1_inst/part_res_reg[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.056 r  cuberoot_inst/mul1_inst/part_res_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.056    cuberoot_inst/mul1_inst/part_res_reg[0]_i_1_n_6
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.259     1.082    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[1]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    cuberoot_inst/mul1_inst/part_res_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.114     0.728    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  cuberoot_inst/mul1_inst/part_res_reg[2]/Q
                         net (fo=3, unplaced)         0.089     0.964    cuberoot_inst/mul1_inst/part_res_reg[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.056 r  cuberoot_inst/mul1_inst/part_res_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.056    cuberoot_inst/mul1_inst/part_res_reg[0]_i_1_n_4
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.259     1.082    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[3]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    cuberoot_inst/mul1_inst/part_res_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.114     0.728    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  cuberoot_inst/mul1_inst/part_res_reg[4]/Q
                         net (fo=3, unplaced)         0.089     0.964    cuberoot_inst/mul1_inst/part_res_reg[4]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.056 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.056    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_6
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.259     1.082    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[5]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    cuberoot_inst/mul1_inst/part_res_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.114     0.728    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  cuberoot_inst/mul1_inst/part_res_reg[6]/Q
                         net (fo=3, unplaced)         0.089     0.964    cuberoot_inst/mul1_inst/part_res_reg[6]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.056 r  cuberoot_inst/mul1_inst/part_res_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.056    cuberoot_inst/mul1_inst/part_res_reg[4]_i_1_n_4
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.259     1.082    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[7]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    cuberoot_inst/mul1_inst/part_res_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.114     0.728    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  cuberoot_inst/mul1_inst/part_res_reg[8]/Q
                         net (fo=3, unplaced)         0.089     0.964    cuberoot_inst/mul1_inst/part_res_reg[8]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.056 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.056    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_6
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.259     1.082    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[9]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    cuberoot_inst/mul1_inst/part_res_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.255ns (74.232%)  route 0.089ns (25.768%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.114     0.728    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  cuberoot_inst/mul1_inst/part_res_reg[9]/Q
                         net (fo=3, unplaced)         0.089     0.964    cuberoot_inst/mul1_inst/part_res_reg[9]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.108     1.072 r  cuberoot_inst/mul1_inst/part_res_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.072    cuberoot_inst/mul1_inst/part_res_reg[8]_i_1_n_5
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.259     1.082    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[10]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    cuberoot_inst/mul1_inst/part_res_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 cuberoot_inst/mul1_inst/part_res_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cuberoot_inst/mul1_inst/part_res_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.255ns (74.232%)  route 0.089ns (25.768%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.082ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.588    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.614 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.114     0.728    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.875 r  cuberoot_inst/mul1_inst/part_res_reg[13]/Q
                         net (fo=3, unplaced)         0.089     0.964    cuberoot_inst/mul1_inst/part_res_reg[13]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.108     1.072 r  cuberoot_inst/mul1_inst/part_res_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     1.072    cuberoot_inst/mul1_inst/part_res_reg[12]_i_1_n_5
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.794    clk_i_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.823 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=217, unplaced)       0.259     1.082    cuberoot_inst/mul1_inst/clk_i_IBUF_BUFG
                         FDRE                                         r  cuberoot_inst/mul1_inst/part_res_reg[14]/C
                         clock pessimism             -0.209     0.873    
                         FDRE (Hold_fdre_C_D)         0.113     0.986    cuberoot_inst/mul1_inst/part_res_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                a_i_cr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                a_i_cr_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                a_i_cr_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                a_i_cr_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                a_i_cr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                a_i_cr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                a_i_cr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                a_i_cr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                b_squared_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                FSM_onehot_state_reg[4]/C



