;*******Header Files***********
    list	    p=18f4550        ; list directive to define processor
    #include    "p18f4550.inc"

;******Configuration Bits***********
; PIC18F4550 Configuration Bit Settings

; ASM source line config statements

;#include "p18F4550.inc"

; CONFIG1L
  CONFIG  PLLDIV = 5            ; PLL Prescaler Selection bits (Divide by 5 (20 MHz oscillator input))
  CONFIG  CPUDIV = OSC3_PLL4    ; System Clock Postscaler Selection bits ([Primary Oscillator Src: /3][96 MHz PLL Src: /4])
  CONFIG  USBDIV = 2            ; USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1) (USB clock source comes from the 96 MHz PLL divided by 2)

; CONFIG1H
  CONFIG  FOSC = HSPLL_HS       ; Oscillator Selection bits (HS oscillator, PLL enabled (HSPLL))
  CONFIG  FCMEN = OFF           ; Fail-Safe Clock Monitor Enable bit (Fail-Safe Clock Monitor disabled)
  CONFIG  IESO = OFF            ; Internal/External Oscillator Switchover bit (Oscillator Switchover mode disabled)

; CONFIG2L
  CONFIG  PWRT = ON             ; Power-up Timer Enable bit (PWRT enabled)
  CONFIG  BOR = OFF             ; Brown-out Reset Enable bits (Brown-out Reset disabled in hardware and software)
  CONFIG  BORV = 3              ; Brown-out Reset Voltage bits (Minimum setting 2.05V)
  CONFIG  VREGEN = OFF          ; USB Voltage Regulator Enable bit (USB voltage regulator disabled)

; CONFIG2H
  CONFIG  WDT = OFF             ; Watchdog Timer Enable bit (WDT disabled (control is placed on the SWDTEN bit))
  CONFIG  WDTPS = 32768         ; Watchdog Timer Postscale Select bits (1:32768)

; CONFIG3H
  CONFIG  CCP2MX = OFF          ; CCP2 MUX bit (CCP2 input/output is multiplexed with RB3)
  CONFIG  PBADEN = OFF          ; PORTB A/D Enable bit (PORTB<4:0> pins are configured as digital I/O on Reset)
  CONFIG  LPT1OSC = OFF         ; Low-Power Timer 1 Oscillator Enable bit (Timer1 configured for higher power operation)
  CONFIG  MCLRE = ON            ; MCLR Pin Enable bit (MCLR pin enabled; RE3 input pin disabled)

; CONFIG4L
  CONFIG  STVREN = OFF          ; Stack Full/Underflow Reset Enable bit (Stack full/underflow will not cause Reset)
  CONFIG  LVP = OFF             ; Single-Supply ICSP Enable bit (Single-Supply ICSP disabled)
  CONFIG  ICPRT = OFF           ; Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit (ICPORT disabled)
  CONFIG  XINST = OFF           ; Extended Instruction Set Enable bit (Instruction set extension and Indexed Addressing mode disabled (Legacy mode))

; CONFIG5L
  CONFIG  CP0 = OFF             ; Code Protection bit (Block 0 (000800-001FFFh) is not code-protected)
  CONFIG  CP1 = OFF             ; Code Protection bit (Block 1 (002000-003FFFh) is not code-protected)
  CONFIG  CP2 = OFF             ; Code Protection bit (Block 2 (004000-005FFFh) is not code-protected)
  CONFIG  CP3 = OFF             ; Code Protection bit (Block 3 (006000-007FFFh) is not code-protected)

; CONFIG5H
  CONFIG  CPB = OFF             ; Boot Block Code Protection bit (Boot block (000000-0007FFh) is not code-protected)
  CONFIG  CPD = OFF             ; Data EEPROM Code Protection bit (Data EEPROM is not code-protected)

; CONFIG6L
  CONFIG  WRT0 = OFF            ; Write Protection bit (Block 0 (000800-001FFFh) is not write-protected)
  CONFIG  WRT1 = OFF            ; Write Protection bit (Block 1 (002000-003FFFh) is not write-protected)
  CONFIG  WRT2 = OFF            ; Write Protection bit (Block 2 (004000-005FFFh) is not write-protected)
  CONFIG  WRT3 = OFF            ; Write Protection bit (Block 3 (006000-007FFFh) is not write-protected)

; CONFIG6H
  CONFIG  WRTC = OFF            ; Configuration Register Write Protection bit (Configuration registers (300000-3000FFh) are not write-protected)
  CONFIG  WRTB = OFF            ; Boot Block Write Protection bit (Boot block (000000-0007FFh) is not write-protected)
  CONFIG  WRTD = OFF            ; Data EEPROM Write Protection bit (Data EEPROM is not write-protected)

; CONFIG7L
  CONFIG  EBTR0 = OFF           ; Table Read Protection bit (Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks)
  CONFIG  EBTR1 = OFF           ; Table Read Protection bit (Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks)
  CONFIG  EBTR2 = OFF           ; Table Read Protection bit (Block 2 (004000-005FFFh) is not protected from table reads executed in other blocks)
  CONFIG  EBTR3 = OFF           ; Table Read Protection bit (Block 3 (006000-007FFFh) is not protected from table reads executed in other blocks)

; CONFIG7H
  CONFIG  EBTRB = OFF           ; Boot Block Table Read Protection bit (Boot block (000000-0007FFh) is not protected from table reads executed in other blocks)

  ;*****Variables Definition************
RESULT	EQU	0x000
DELAYN	EQU	0X001
DELAYN2	EQU	0X002
DELAYN3	EQU	0X003
DELAYN4	EQU	0X004
COUNTER	EQU	0X005
LED_OSC	EQU	0X006
BOOLPAUSE   EQU	0X007
CONSTANT    MASK    =b'00000001'
;*****Main code**********
			ORG     0x000             	;reset vector
  			GOTO    MAIN              	;go to the main routine
INITIALIZE:
		MOVLW	0XF
		MOVWF	ADCON1
		MOVLW	0X000	    ;
		MOVWF	DELAYN
		SETF	TRISA	    ;THE WHOLE PORT A IS AN INPUT
		CLRF	TRISB	    ;THE WHOLE PORT B IS AN OUTPUT
		CLRF	TRISD	    ;THE WHOLE PORT D IS AN OUTPUT
		MOVLW	0XB4
		MOVWF	COUNTER
		SETF	BOOLPAUSE
		RETURN
MAIN:           
		CALL INITIALIZE 
		
LOOP:			
		BTFSC	BOOLPAUSE, 0
		GOTO	F
		DECF	COUNTER, 1
		CALL DECODE 
		CALL DELAY1S
F:
		CALL VERIF_PAUSE
		CALL VERIF_PLAY
		CALL VERIF_RESET
		GOTO LOOP

VERIF_PAUSE:
		BTFSC	PORTA, 0	
		GOTO	VERIF_PAUSE
		SETF	BOOLPAUSE
		RETURN
		
VERIF_PLAY:
		BTFSC	PORTA, 1	
		GOTO	VERIF_PLAY
		CLRF	BOOLPAUSE
		RETURN 
VERIF_RESET:	
		BTFSC	PORTA, 2	
		GOTO	VERIF_RESET
		MOVLW	0XB4
		MOVWF	COUNTER 
		RETURN
VERIF_LOAD:
		BTFSC	PORTA, 3	
		GOTO	VERIF_RESET
		SETF	BOOLPAUSE
		DECF	COUNTER, 1
		RETURN
		
CHECKVEL:
		CALL	DELAY100MS	;0.1 S
		MOVLW	0X01
		CPFSGT	VELOCIDAD
		GOTO	LOOP
		CALL	DELAY100MS	;0.5S
		CALL	DELAY100MS
		CALL	DELAY100MS
		CALL	DELAY100MS
		MOVLW	0X02
		CPFSGT	VELOCIDAD
		GOTO	LOOP
		CALL	DELAY100MS	;1 S
		CALL	DELAY100MS
		CALL	DELAY100MS
		CALL	DELAY100MS
		CALL	DELAY100MS
		MOVLW	0X03
		CPFSGT	VELOCIDAD
		GOTO	LOOP
		CALL	DELAY1S		;5 S
		CALL	DELAY1S
		CALL	DELAY1S
		CALL	DELAY1S
		MOVLW	0X04
		CPFSGT	VELOCIDAD
		GOTO	LOOP
		CALL	DELAY1S		;10 S
		CALL	DELAY1S
		CALL	DELAY1S
		CALL	DELAY1S
		CALL	DELAY1S
		GOTO	LOOP
DELAY1S:
		CALL	DELAY100MS
		CALL	DELAY100MS
		CALL	DELAY100MS
		CALL	DELAY100MS
		CALL	DELAY100MS
		CALL	DELAY100MS
		CALL	DELAY100MS
		CALL	DELAY100MS
		CALL	DELAY100MS
		CALL	DELAY100MS
		RETURN
DELAY100MS:
		NOP
		MOVLW	0X0A
		MOVWF	DELAYN3
		CALL DELAY10MS
		RETURN
DELAY10MS:
		NOP
		MOVLW	0X63
		MOVWF	DELAYN2
		CALL	DELAY100US
		DECFSZ	DELAYN3
		GOTO DELAY10MS
		RETURN
DELAY100US:			;OK
		NOP
		MOVLW	0X63
		MOVWF	DELAYN
		CALL DELAY1US
		DECFSZ	DELAYN2
		GOTO DELAY100US
		RETURN
DELAY1US:
		NOP
		NOP
		NOP
		DECFSZ	DELAYN
		GOTO DELAY1US
		RETURN
		
DECODE: 
		

LEDVEL:
		INCF	LED_OSC, 1
		;MOVF	LED_OSC, W
		;ANDLW	MASK2
		BTFSC	LED_OSC, 0
		GOTO	LED_ON
		GOTO	LED_OFF
LED_ON:
		BSF	PORTB, 5
		RETURN
LED_OFF:
		BCF	PORTB, 5
		RETURN		
LED1:
		MOVLW	b'00000001'
		MOVWF	PORTB
		GOTO CHECKVEL
LED2:
		MOVLW	b'00000010'
		MOVWF	PORTB
		GOTO CHECKVEL
LED3:
		MOVLW	b'00000100'
		MOVWF	PORTB
		GOTO CHECKVEL
LED4:
		MOVLW	b'00001000'
		MOVWF	PORTB
		GOTO CHECKVEL
LED5:
		MOVLW	b'00010000'
		MOVWF	PORTB
		GOTO CHECKVEL
		END
