//Appended due to input file:	C:\download\vhdl_lib\freehdl-20040113\std\standard.vhdl
standard=standard
CHARACTER=CHARACTER
SEVERITY_LEVEL=SEVERITY_LEVEL
NOTE=NOTE
ERROR=ERROR
REAL=REAL
TIME=TIME
fs=fs
ps=ps
ns=ns
us=us
ms=ms
sec=sec
hr=hr
DELAY_LENGTH=DELAY_LENGTH
NOW=NOW
POSITIVE=POSITIVE
STRING=STRING
FILE_OPEN_KIND=FILE_OPEN_KIND
READ_MODE=READ_MODE
WRITE_MODE=WRITE_MODE
APPEND_MODE=APPEND_MODE
FILE_OPEN_STATUS=FILE_OPEN_STATUS
OPEN_OK=OPEN_OK
STATUS_ERROR=STATUS_ERROR
NAME_ERROR=NAME_ERROR
MODE_ERROR=MODE_ERROR
FOREIGN=FOREIGN
math=math
pi=pi
real=real
sqrt=sqrt
x=x
exp=exp
//Appended due to input file:	C:\download\vhdl_lib\freehdl-20040113\std\textio.vhdl
TEXTIO=TEXTIO
LINE=LINE
TEXT=TEXT
SIDE=SIDE
WIDTH=WIDTH
INPUT=INPUT
OUTPUT=OUTPUT
READLINE=READLINE
F=F
READ=READ
GOOD=GOOD
WRITELINE=WRITELINE
WRITE=WRITE
JUSTIFIED=JUSTIFIED
FIELD=FIELD
DIGITS=DIGITS
UNIT=UNIT
//appended due to input file:	c:\download\vhdl_lib\freehdl-20040113\ieee\numeric_std.vhdl
ieee=ieee
std_logic_1164=std_logic_1164
numeric_std=numeric_std
unsigned=unsigned
natural=natural
std_logic=std_logic
signed=signed
integer=integer
boolean=boolean
shift_left=shift_left
shift_right=shift_right
rotate_left=rotate_left
rotate_right=rotate_right
resize=resize
to_integer=to_integer
to_unsigned=to_unsigned
size=size
to_signed=to_signed
std_logic_vector=std_logic_vector
to_stdlogicvector=to_stdlogicvector
std_match=std_match
std_ulogic=std_ulogic
no_warning=no_warning
boolean=boolean
false=false
max=max
min=min
signed_num_bits=signed_num_bits
natural=natural
nbits=nbits
unsigned_num_bits=unsigned_num_bits
add_unsigned=add_unsigned
length=length
add_signed=add_signed
divmod=divmod
true=true
error=error
left=left
xsll=xsll
xsrl=xsrl
xsra=xsra
xcount=xcount
xcount=xcount
xrol=xrol
xror=xror
unsigned_equal=unsigned_equal
signed_equal=signed_equal
unsigned_less=unsigned_less
signed_less=signed_less
length=length
unsigned_less_or_equal=unsigned_less_or_equal
signed_less_or_equal=signed_less_or_equal
to_01=to_01
warning=warning
natural=natural
length=length
unsigned_num_bits=unsigned_num_bits
unsigned=unsigned
no_warning=no_warning
signed_num_bits=signed_num_bits
signed=signed
reverse_range=reverse_range
warning=warning
stdulogic_table=stdulogic_table
and_table=and_table
match_table=match_table
value=value
low=low
high=high
//appended due to input file:	c:\download\vhdl_lib\freehdl-20040113\ieee\std_logic_1164.vhdl
std_logic_1164=std_logic_1164
std_ulogic=std_ulogic
std_ulogic_vector=std_ulogic_vector
resolved=resolved
std_logic=std_logic
std_logic_vector=std_logic_vector
x01=x01
x01z=x01z
ux01=ux01
ux01z=ux01z
to_bit=to_bit
bit=bit
to_bitvector=to_bitvector
bit_vector=bit_vector
to_stdulogic=to_stdulogic
to_stdlogicvector=to_stdlogicvector
to_stdulogicvector=to_stdulogicvector
to_x01=to_x01
to_x01z=to_x01z
to_ux01=to_ux01
rising_edge=rising_edge
falling_edge=falling_edge
is_x=is_x
stdlogic_1d=stdlogic_1d
stdlogic_table=stdlogic_table
resolution_table=resolution_table
result=result
and_table=and_table
or_table=or_table
xor_table=xor_table
not_table=not_table
lv=lv
rv=rv
failure=failure
logic_x01_table=logic_x01_table
logic_x01z_table=logic_x01z_table
logic_ux01_table=logic_ux01_table
cvt_to_x01=cvt_to_x01
cvt_to_x01z=cvt_to_x01z
cvt_to_ux01=cvt_to_ux01
sv=sv
bv=bv
event=event
last_value=last_value
//appended due to input file:	c:\download\vhdl_lib\freehdl-20040113\ieee\std_logic_arith.vhdl
ieee=ieee
std_logic_arith=std_logic_arith
small_int=small_int
shl=shl
shr=shr
conv_integer=conv_integer
conv_unsigned=conv_unsigned
conv_signed=conv_signed
conv_std_logic_vector=conv_std_logic_vector
ext=ext
sxt=sxt
min=min
tbl_type=tbl_type
tbl_binary=tbl_binary
tbl_mvl9_boolean=tbl_mvl9_boolean
is_x=is_x
true=true
false=false
make_binary=make_binary
one_bit=one_bit
left_signed_arg=left_signed_arg
left_unsigned_arg=left_unsigned_arg
mult_signed_arg=mult_signed_arg
mult_unsigned_arg=mult_unsigned_arg
mult=mult
minus=minus
std_ulogic_vector=std_ulogic_vector
sum=sum
plus=plus
unsigned_minus=unsigned_minus
unsigned_plus=unsigned_plus
unsigned_return_boolean=unsigned_return_boolean
signed_return_boolean=signed_return_boolean
is_less=is_less
is_less_or_equal=is_less_or_equal
unsigned_is_less=unsigned_is_less
unsigned_is_less_or_equal=unsigned_is_less_or_equal
bitwise_eql=bitwise_eql
bitwise_neq=bitwise_neq
integer=integer
//appended due to input file:	c:\download\vhdl_lib\freehdl-20040113\ieee\std_logic_signed.vhdl
std_logic_signed=std_logic_signed
maximum=maximum
//appended due to input file:	c:\download\vhdl_lib\freehdl-20040113\ieee\std_logic_unsigned.vhdl
std_logic_unsigned=std_logic_unsigned
