{"vcs1":{"timestamp_begin":1765616659.066516053, "rt":2.94, "ut":1.42, "st":0.16}}
{"vcselab":{"timestamp_begin":1765616662.078170322, "rt":1.65, "ut":0.29, "st":0.05}}
{"link":{"timestamp_begin":1765616663.820347701, "rt":0.11, "ut":0.07, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765616658.843755899}
{"VCS_COMP_START_TIME": 1765616658.843755899}
{"VCS_COMP_END_TIME": 1765616663.970799014}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/1ps -debug_access+all +incdir+../ +incdir+../../rtl +incdir+../../rtl/scl180_wrapper +incdir+/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/6M1L/verilog/tsl18cio250/zero +define+FUNCTIONAL +define+SIM hkspi_tb.v -o simv"}
{"vcs1": {"peak_mem": 385240}}
{"vcselab": {"peak_mem": 241028}}
