[BOARD=iMX6SDL_IOMUXC] 
description="Freescale iMX6SDL development kit"
Advanced_Information.Cortex-A9={\
  Memory_block.default={}\
  Map_Rule.default={}:Register_enum.default={}:Register.default={\
    bit_fields.default={}\
  }:Concat_Register.default={}:Peripherals.default={\
    Register.default={\
      bit_fields.default={}\
    }\
  }\
  :Peripherals.IOMUXC={\
    base=Absolute:description=""\
    :Register.G_IOMUXC_GPR0={\
      gui_name="GPR0":start=0x20e0000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL0={\
        gui_name="DMAREQ_MUX_SEL0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL1={\
        gui_name="DMAREQ_MUX_SEL1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL2={\
        gui_name="DMAREQ_MUX_SEL2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL3={\
        gui_name="DMAREQ_MUX_SEL3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL4={\
        gui_name="DMAREQ_MUX_SEL4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL5={\
        gui_name="DMAREQ_MUX_SEL5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL6={\
        gui_name="DMAREQ_MUX_SEL6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL7={\
        gui_name="DMAREQ_MUX_SEL7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_PCIE_RX0_EQ={\
        gui_name="PCIE_RX0_EQ":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_TX_CLK2_MUX_SEL={\
        gui_name="TX_CLK2_MUX_SEL":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_1_MUX_SEL={\
        gui_name="CLOCK_1_MUX_SEL":position=16:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_9_MUX_SEL={\
        gui_name="CLOCK_9_MUX_SEL":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_2_MUX_SEL={\
        gui_name="CLOCK_2_MUX_SEL":position=20:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_A_MUX_SEL={\
        gui_name="CLOCK_A_MUX_SEL":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_3_MUX_SEL={\
        gui_name="CLOCK_3_MUX_SEL":position=24:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_B_MUX_SEL={\
        gui_name="CLOCK_B_MUX_SEL":position=26:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_0_MUX_SEL={\
        gui_name="CLOCK_0_MUX_SEL":position=28:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_8_MUX_SEL={\
        gui_name="CLOCK_8_MUX_SEL":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR1={\
      gui_name="GPR1":start=0x20e0004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS0={\
        gui_name="ACT_CS0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS0={\
        gui_name="ADDRS0":position=1:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS1={\
        gui_name="ACT_CS1":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS1={\
        gui_name="ADDRS1":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS2={\
        gui_name="ACT_CS2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS2={\
        gui_name="ADDRS2":position=7:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS3={\
        gui_name="ACT_CS3":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS3={\
        gui_name="ADDRS3":position=10:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_GINT={\
        gui_name="GINT":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_SYS_INT={\
        gui_name="SYS_INT":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_USB_EXP_MODE={\
        gui_name="USB_EXP_MODE":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_REF_SSP_EN={\
        gui_name="REF_SSP_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_TEST_POWERDOWN={\
        gui_name="TEST_POWERDOWN":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ENET_CLK_SEL={\
        gui_name="ENET_CLK_SEL":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_EXC_MON={\
        gui_name="EXC_MON":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_MIPI_DPI_OFF={\
        gui_name="MIPI_DPI_OFF":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_MIPI_COLOR_SW={\
        gui_name="MIPI_COLOR_SW":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_APP_REQ_ENTR_L1={\
        gui_name="APP_REQ_ENTR_L1":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_APP_READY_ENTR_L23={\
        gui_name="APP_READY_ENTR_L23":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_APP_REQ_EXIT_L1={\
        gui_name="APP_REQ_EXIT_L1":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_APP_CLK_REQ_N={\
        gui_name="APP_CLK_REQ_N":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_CFG_L1_CLK_REMOVA1={\
        gui_name="CFG_L1_CLK_REMOVAL_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR2={\
      gui_name="GPR2":start=0x20e0008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR2_CH0_MODE={\
        gui_name="CH0_MODE":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_CH1_MODE={\
        gui_name="CH1_MODE":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_SPLIT_MODE_EN={\
        gui_name="SPLIT_MODE_EN":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DATA_WIDTH_CH0={\
        gui_name="DATA_WIDTH_CH0":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_BIT_MAPPING_CH0={\
        gui_name="BIT_MAPPING_CH0":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DATA_WIDTH_CH1={\
        gui_name="DATA_WIDTH_CH1":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_BIT_MAPPING_CH1={\
        gui_name="BIT_MAPPING_CH1":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DI0_VS_POLARITY={\
        gui_name="DI0_VS_POLARITY":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DI1_VS_POLARITY={\
        gui_name="DI1_VS_POLARITY":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_LVDS_CLK_SHIFT={\
        gui_name="LVDS_CLK_SHIFT":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_COUNTER_RESET_VAL={\
        gui_name="COUNTER_RESET_VAL":position=20:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR3={\
      gui_name="GPR3":start=0x20e000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR3_HDMI_MUX_CTL={\
        gui_name="HDMI_MUX_CTL":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_MIPI_MUX_CTL={\
        gui_name="MIPI_MUX_CTL":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_LVDS0_MUX_CTL={\
        gui_name="LVDS0_MUX_CTL":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_LVDS1_MUX_CTL={\
        gui_name="LVDS1_MUX_CTL":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_MIPI_DBI_MUX_CTL={\
        gui_name="MIPI_DBI_MUX_CTL":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_TZASC1_BOOT_LOCK={\
        gui_name="TZASC1_BOOT_LOCK":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_TZASC2_BOOT_LOCK={\
        gui_name="TZASC2_BOOT_LOCK":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_CORE0_DBG_ACK_EN={\
        gui_name="CORE0_DBG_ACK_EN":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_CORE1_DBG_ACK_EN={\
        gui_name="CORE1_DBG_ACK_EN":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_OCRAM_STATUS={\
        gui_name="OCRAM_STATUS":position=17:size=4:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR3_OCRAM_CTL={\
        gui_name="OCRAM_CTL":position=21:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_USDHCX_RD_CACHE_C2={\
        gui_name="USDHCX_RD_CACHE_CTL":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_USDHCX_WR_CACHE_C3={\
        gui_name="USDHCX_WR_CACHE_CTL":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_BCH_RD_CACHE_CTL={\
        gui_name="BCH_RD_CACHE_CTL":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_BCH_WR_CACHE_CTL={\
        gui_name="BCH_WR_CACHE_CTL":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_GPU_DBG={\
        gui_name="GPU_DBG":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR4={\
      gui_name="GPR4":start=0x20e0010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR4_IPU_RD_CACHE_CTL={\
        gui_name="IPU_RD_CACHE_CTL":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_IPU_WR_CACHE_CTL={\
        gui_name="IPU_WR_CACHE_CTL":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_P_RD_CACHE_VAL={\
        gui_name="VPU_P_RD_CACHE_VAL":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_P_WR_CACHE_VAL={\
        gui_name="VPU_P_WR_CACHE_VAL":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_S_RD_CACHE_VAL={\
        gui_name="VPU_S_RD_CACHE_VAL":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_S_WR_CACHE_VAL={\
        gui_name="VPU_S_WR_CACHE_VAL":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_RD_CACHE_SEL={\
        gui_name="VPU_RD_CACHE_SEL":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_WR_CACHE_SEL={\
        gui_name="VPU_WR_CACHE_SEL":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_SOC_VERSION={\
        gui_name="SOC_VERSION":position=8:size=8:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR4_ENET_STOP_ACK={\
        gui_name="ENET_STOP_ACK":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR4_CAN1_STOP_ACK={\
        gui_name="CAN1_STOP_ACK":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR4_CAN2_STOP_ACK={\
        gui_name="CAN2_STOP_ACK":position=18:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR4_SDMA_STOP_ACK={\
        gui_name="SDMA_STOP_ACK":position=19:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR4_PCIE_RD_CACHE_VAL={\
        gui_name="PCIE_RD_CACHE_VAL":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_PCIE_WR_CACHE_VAL={\
        gui_name="PCIE_WR_CACHE_VAL":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_PCIE_RD_CACHE_SEL={\
        gui_name="PCIE_RD_CACHE_SEL":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_PCIE_WR_CACHE_SEL={\
        gui_name="PCIE_WR_CACHE_SEL":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VDOA_RD_CACHE_VAL={\
        gui_name="VDOA_RD_CACHE_VAL":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VDOA_WR_CACHE_VAL={\
        gui_name="VDOA_WR_CACHE_VAL":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VDOA_RD_CACHE_SEL={\
        gui_name="VDOA_RD_CACHE_SEL":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VDOA_WR_CACHE_SEL={\
        gui_name="VDOA_WR_CACHE_SEL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR5={\
      gui_name="GPR5":start=0x20e0014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR5_ARM_WFI={\
        gui_name="ARM_WFI":position=0:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR5_ARM_WFE={\
        gui_name="ARM_WFE":position=4:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR5_L2_CLK_STOP={\
        gui_name="L2_CLK_STOP":position=8:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_GPR6={\
      gui_name="GPR6":start=0x20e0018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID00_WR_QOS={\
        gui_name="IPU1_ID00_WR_QOS":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID01_WR_QOS={\
        gui_name="IPU1_ID01_WR_QOS":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID10_WR_QOS={\
        gui_name="IPU1_ID10_WR_QOS":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID11_WR_QOS={\
        gui_name="IPU1_ID11_WR_QOS":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID00_RD_QOS={\
        gui_name="IPU1_ID00_RD_QOS":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID01_RD_QOS={\
        gui_name="IPU1_ID01_RD_QOS":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID10_RD_QOS={\
        gui_name="IPU1_ID10_RD_QOS":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID11_RD_QOS={\
        gui_name="IPU1_ID11_RD_QOS":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR7={\
      gui_name="GPR7":start=0x20e001c:length=4:\
      read_only=false:write_only=false\
    }\
    :Register.G_IOMUXC_GPR8={\
      gui_name="GPR8":start=0x20e0020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN1={\
        gui_name="PCS_TX_DEEMPH_GEN1":position=0:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN4={\
        gui_name="PCS_TX_DEEMPH_GEN2_3P5DB":position=6:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN5={\
        gui_name="PCS_TX_DEEMPH_GEN2_6DB":position=12:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_SWING_FULL={\
        gui_name="PCS_TX_SWING_FULL":position=18:size=7:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_SWING_LOW={\
        gui_name="PCS_TX_SWING_LOW":position=25:size=7:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR9={\
      gui_name="GPR9":start=0x20e0024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR9_TZASC1_BYP={\
        gui_name="TZASC1_BYP":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR9_TZASC2_BYP={\
        gui_name="TZASC2_BYP":position=1:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_GPR10={\
      gui_name="GPR10":start=0x20e0028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR10_DCIC1_MUX_CTL={\
        gui_name="DCIC1_MUX_CTL":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_DCIC2_MUX_CTL={\
        gui_name="DCIC2_MUX_CTL":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_OCRAM_TZ_EN={\
        gui_name="OCRAM_TZ_EN":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_OCRAM_TZ_ADDR={\
        gui_name="OCRAM_TZ_ADDR":position=5:size=5:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_SEC_ERR_RESP={\
        gui_name="SEC_ERR_RESP":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_DBG_CLK_EN={\
        gui_name="DBG_CLK_EN":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_DBG_EN={\
        gui_name="DBG_EN":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DCIC1_MUX_C6={\
        gui_name="LOCK_DCIC1_MUX_CTL":position=16:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DCIC2_MUX_C7={\
        gui_name="LOCK_DCIC2_MUX_CTL":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_TZ_EN={\
        gui_name="LOCK_OCRAM_TZ_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_TZ_AD8={\
        gui_name="LOCK_OCRAM_TZ_ADDR":position=21:size=5:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_SEC_ERR_RESP={\
        gui_name="LOCK_SEC_ERR_RESP":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DBG_CLK_EN={\
        gui_name="LOCK_DBG_CLK_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DBG_EN={\
        gui_name="LOCK_DBG_EN":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR11={\
      gui_name="GPR11":start=0x20e002c:length=4:\
      read_only=false:write_only=false\
    }\
    :Register.G_IOMUXC_GPR12={\
      gui_name="GPR12":start=0x20e0030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR12_USDHC_DBG_MUX={\
        gui_name="USDHC_DBG_MUX":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_LOS_LEVEL={\
        gui_name="LOS_LEVEL":position=4:size=5:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_APPS_PM_XMT_PME={\
        gui_name="APPS_PM_XMT_PME":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_APP_LTSSM_ENABLE={\
        gui_name="APP_LTSSM_ENABLE":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_APP_INIT_RST={\
        gui_name="APP_INIT_RST":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_DEVICE_TYPE={\
        gui_name="DEVICE_TYPE":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_APPS_PM_XMT_TURN9={\
        gui_name="APPS_PM_XMT_TURNOFF":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_DIAG_STATUS_BUS10={\
        gui_name="DIAG_STATUS_BUS_SELECT":position=17:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_PCIE_CTL_7={\
        gui_name="PCIE_CTL_7":position=21:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_APB_CLK_EN={\
        gui_name="ARMP_APB_CLK_EN":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_ATB_CLK_EN={\
        gui_name="ARMP_ATB_CLK_EN":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_AHB_CLK_EN={\
        gui_name="ARMP_AHB_CLK_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_IPG_CLK_EN={\
        gui_name="ARMP_IPG_CLK_EN":position=27:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR13={\
      gui_name="GPR13":start=0x20e0034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR13_IPU_CSI0_MUX={\
        gui_name="IPU_CSI0_MUX":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_IPU_CSI1_MUX={\
        gui_name="IPU_CSI1_MUX":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_PXP_RD_CACHE_VAL={\
        gui_name="PXP_RD_CACHE_VAL":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_PXP_WR_CACHE_VAL={\
        gui_name="PXP_WR_CACHE_VAL":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_PXP_RD_CACHE_SEL={\
        gui_name="PXP_RD_CACHE_SEL":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_PXP_WR_CACHE_SEL={\
        gui_name="PXP_WR_CACHE_SEL":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_EPDC_RD_CACHE_VAL={\
        gui_name="EPDC_RD_CACHE_VAL":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_EPDC_WR_CACHE_VAL={\
        gui_name="EPDC_WR_CACHE_VAL":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_EPDC_RD_CACHE_SEL={\
        gui_name="EPDC_RD_CACHE_SEL":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_EPDC_WR_CACHE_SEL={\
        gui_name="EPDC_WR_CACHE_SEL":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_LCDIF_RD_CACHE_11={\
        gui_name="LCDIF_RD_CACHE_VAL":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_LCDIF_RD_CACHE_12={\
        gui_name="LCDIF_RD_CACHE_SEL":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_ENET_STOP_REQ={\
        gui_name="ENET_STOP_REQ":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_CAN1_STOP_REQ={\
        gui_name="CAN1_STOP_REQ":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_CAN2_STOP_REQ={\
        gui_name="CAN2_STOP_REQ":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SDMA_STOP_REQ={\
        gui_name="SDMA_STOP_REQ":position=30:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D13={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT10":start=0x20e004c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D14={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D15={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D16={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT11":start=0x20e0050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D17={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D18={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D19={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT12":start=0x20e0054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D20={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D21={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D22={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT13":start=0x20e0058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D23={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D24={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D25={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT14":start=0x20e005c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D26={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D27={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D28={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT15":start=0x20e0060:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D29={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D30={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D31={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT16":start=0x20e0064:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D32={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D33={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D34={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT17":start=0x20e0068:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D35={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D36={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D37={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT18":start=0x20e006c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D38={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D39={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D40={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT19":start=0x20e0070:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D41={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D42={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D43={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT4":start=0x20e0074:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D44={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D45={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D46={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT5":start=0x20e0078:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D47={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D48={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D49={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT6":start=0x20e007c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D50={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D51={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D52={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT7":start=0x20e0080:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D53={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D54={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D55={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT8":start=0x20e0084:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D56={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D57={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D58={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT9":start=0x20e0088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D59={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D60={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D61={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA_EN":start=0x20e008c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D62={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D63={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_M64={\
      gui_name="SW_MUX_CTL_PAD_CSI0_MCLK":start=0x20e0090:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_M65={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_M66={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_P67={\
      gui_name="SW_MUX_CTL_PAD_CSI0_PIXCLK":start=0x20e0094:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_P68={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_P69={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_V70={\
      gui_name="SW_MUX_CTL_PAD_CSI0_VSYNC":start=0x20e0098:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_V71={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_V72={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_DI73={\
      gui_name="SW_MUX_CTL_PAD_DI0_DISP_CLK":start=0x20e009c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_DI74={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_DI75={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_PI76={\
      gui_name="SW_MUX_CTL_PAD_DI0_PIN15":start=0x20e00a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI77={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI78={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN2={\
      gui_name="SW_MUX_CTL_PAD_DI0_PIN2":start=0x20e00a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI79={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI80={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3={\
      gui_name="SW_MUX_CTL_PAD_DI0_PIN3":start=0x20e00a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI81={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI82={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4={\
      gui_name="SW_MUX_CTL_PAD_DI0_PIN4":start=0x20e00ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI83={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI84={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0_85={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT0":start=0x20e00b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0_86={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0_87={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0_88={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT1":start=0x20e00b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0_89={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0_90={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0_91={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT10":start=0x20e00b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0_92={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0_93={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0_94={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT11":start=0x20e00bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0_95={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0_96={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0_97={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT12":start=0x20e00c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0_98={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0_99={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0100={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT13":start=0x20e00c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0101={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0102={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0103={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT14":start=0x20e00c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0104={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0105={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0106={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT15":start=0x20e00cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0107={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0108={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0109={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT16":start=0x20e00d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0110={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0111={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0112={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT17":start=0x20e00d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0113={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0114={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0115={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT18":start=0x20e00d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0116={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0117={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0118={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT19":start=0x20e00dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0119={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0120={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0121={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT2":start=0x20e00e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0122={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0123={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0124={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT20":start=0x20e00e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0125={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0126={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0127={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT21":start=0x20e00e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0128={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0129={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0130={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT22":start=0x20e00ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0131={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0132={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0133={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT23":start=0x20e00f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0134={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0135={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0136={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT3":start=0x20e00f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0137={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0138={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0139={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT4":start=0x20e00f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0140={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0141={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0142={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT5":start=0x20e00fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0143={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0144={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0145={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT6":start=0x20e0100:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0146={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0147={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0148={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT7":start=0x20e0104:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0149={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0150={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0151={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT8":start=0x20e0108:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0152={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0153={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0154={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT9":start=0x20e010c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0155={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0156={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A16={\
      gui_name="SW_MUX_CTL_PAD_EIM_A16":start=0x20e0110:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A157={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A158={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A17={\
      gui_name="SW_MUX_CTL_PAD_EIM_A17":start=0x20e0114:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A159={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A160={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A18={\
      gui_name="SW_MUX_CTL_PAD_EIM_A18":start=0x20e0118:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A161={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A162={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A19={\
      gui_name="SW_MUX_CTL_PAD_EIM_A19":start=0x20e011c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A163={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A164={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A20={\
      gui_name="SW_MUX_CTL_PAD_EIM_A20":start=0x20e0120:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A165={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A166={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A21={\
      gui_name="SW_MUX_CTL_PAD_EIM_A21":start=0x20e0124:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A167={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A168={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A22={\
      gui_name="SW_MUX_CTL_PAD_EIM_A22":start=0x20e0128:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A169={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A170={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A23={\
      gui_name="SW_MUX_CTL_PAD_EIM_A23":start=0x20e012c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A171={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A172={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A24={\
      gui_name="SW_MUX_CTL_PAD_EIM_A24":start=0x20e0130:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A173={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A174={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A25={\
      gui_name="SW_MUX_CTL_PAD_EIM_A25":start=0x20e0134:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A175={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A176={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK={\
      gui_name="SW_MUX_CTL_PAD_EIM_BCLK":start=0x20e0138:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_B177={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_B178={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_CS0={\
      gui_name="SW_MUX_CTL_PAD_EIM_CS0":start=0x20e013c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_C179={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_C180={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_CS1={\
      gui_name="SW_MUX_CTL_PAD_EIM_CS1":start=0x20e0140:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_C181={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_C182={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D16={\
      gui_name="SW_MUX_CTL_PAD_EIM_D16":start=0x20e0144:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D183={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D184={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D17={\
      gui_name="SW_MUX_CTL_PAD_EIM_D17":start=0x20e0148:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D185={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D186={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D18={\
      gui_name="SW_MUX_CTL_PAD_EIM_D18":start=0x20e014c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D187={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D188={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D19={\
      gui_name="SW_MUX_CTL_PAD_EIM_D19":start=0x20e0150:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D189={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D190={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D20={\
      gui_name="SW_MUX_CTL_PAD_EIM_D20":start=0x20e0154:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D191={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D192={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D21={\
      gui_name="SW_MUX_CTL_PAD_EIM_D21":start=0x20e0158:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D193={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D194={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D22={\
      gui_name="SW_MUX_CTL_PAD_EIM_D22":start=0x20e015c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D195={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D196={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D23={\
      gui_name="SW_MUX_CTL_PAD_EIM_D23":start=0x20e0160:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D197={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D198={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D24={\
      gui_name="SW_MUX_CTL_PAD_EIM_D24":start=0x20e0164:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D199={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D200={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D25={\
      gui_name="SW_MUX_CTL_PAD_EIM_D25":start=0x20e0168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D201={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D202={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D26={\
      gui_name="SW_MUX_CTL_PAD_EIM_D26":start=0x20e016c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D203={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D204={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D27={\
      gui_name="SW_MUX_CTL_PAD_EIM_D27":start=0x20e0170:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D205={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D206={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D28={\
      gui_name="SW_MUX_CTL_PAD_EIM_D28":start=0x20e0174:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D207={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D208={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D29={\
      gui_name="SW_MUX_CTL_PAD_EIM_D29":start=0x20e0178:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D209={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D210={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D30={\
      gui_name="SW_MUX_CTL_PAD_EIM_D30":start=0x20e017c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D211={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D212={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D31={\
      gui_name="SW_MUX_CTL_PAD_EIM_D31":start=0x20e0180:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D213={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D214={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA0={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA0":start=0x20e0184:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D215={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D216={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA1={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA1":start=0x20e0188:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D217={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D218={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA10={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA10":start=0x20e018c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D219={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D220={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA11={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA11":start=0x20e0190:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D221={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D222={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA12={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA12":start=0x20e0194:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D223={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D224={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA13={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA13":start=0x20e0198:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D225={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D226={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA14={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA14":start=0x20e019c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D227={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D228={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA15={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA15":start=0x20e01a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D229={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D230={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA2={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA2":start=0x20e01a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D231={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D232={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA3={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA3":start=0x20e01a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D233={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D234={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA4={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA4":start=0x20e01ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D235={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D236={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA5={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA5":start=0x20e01b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D237={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D238={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA6={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA6":start=0x20e01b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D239={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D240={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA7={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA7":start=0x20e01b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D241={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D242={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA8={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA8":start=0x20e01bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D243={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D244={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA9={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA9":start=0x20e01c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D245={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D246={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0={\
      gui_name="SW_MUX_CTL_PAD_EIM_EB0":start=0x20e01c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E247={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E248={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1={\
      gui_name="SW_MUX_CTL_PAD_EIM_EB1":start=0x20e01c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E249={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E250={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB2={\
      gui_name="SW_MUX_CTL_PAD_EIM_EB2":start=0x20e01cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E251={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E252={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB3={\
      gui_name="SW_MUX_CTL_PAD_EIM_EB3":start=0x20e01d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E253={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E254={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA={\
      gui_name="SW_MUX_CTL_PAD_EIM_LBA":start=0x20e01d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_L255={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_L256={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_OE={\
      gui_name="SW_MUX_CTL_PAD_EIM_OE":start=0x20e01d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_O257={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_O258={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_RW={\
      gui_name="SW_MUX_CTL_PAD_EIM_RW":start=0x20e01dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_R259={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_R260={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT={\
      gui_name="SW_MUX_CTL_PAD_EIM_WAIT":start=0x20e01e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_W261={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_W262={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_263={\
      gui_name="SW_MUX_CTL_PAD_ENET_CRS_DV":start=0x20e01e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_264={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_265={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_MDC={\
      gui_name="SW_MUX_CTL_PAD_ENET_MDC":start=0x20e01e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_266={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_267={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_268={\
      gui_name="SW_MUX_CTL_PAD_ENET_MDIO":start=0x20e01ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_269={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_270={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_271={\
      gui_name="SW_MUX_CTL_PAD_ENET_REF_CLK":start=0x20e01f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_272={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_273={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_274={\
      gui_name="SW_MUX_CTL_PAD_ENET_RX_ER":start=0x20e01f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_275={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_276={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_277={\
      gui_name="SW_MUX_CTL_PAD_ENET_RXD0":start=0x20e01f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_278={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_279={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_280={\
      gui_name="SW_MUX_CTL_PAD_ENET_RXD1":start=0x20e01fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_281={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_282={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_283={\
      gui_name="SW_MUX_CTL_PAD_ENET_TX_EN":start=0x20e0200:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_284={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_285={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_286={\
      gui_name="SW_MUX_CTL_PAD_ENET_TXD0":start=0x20e0204:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_287={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_288={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_289={\
      gui_name="SW_MUX_CTL_PAD_ENET_TXD1":start=0x20e0208:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_290={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_291={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_0={\
      gui_name="SW_MUX_CTL_PAD_GPIO_0":start=0x20e020c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_292={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_293={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_1={\
      gui_name="SW_MUX_CTL_PAD_GPIO_1":start=0x20e0210:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_294={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_295={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_16={\
      gui_name="SW_MUX_CTL_PAD_GPIO_16":start=0x20e0214:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_296={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_297={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_17={\
      gui_name="SW_MUX_CTL_PAD_GPIO_17":start=0x20e0218:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_298={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_299={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_18={\
      gui_name="SW_MUX_CTL_PAD_GPIO_18":start=0x20e021c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_300={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_301={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_19={\
      gui_name="SW_MUX_CTL_PAD_GPIO_19":start=0x20e0220:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_302={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_303={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_2={\
      gui_name="SW_MUX_CTL_PAD_GPIO_2":start=0x20e0224:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_304={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_305={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_3={\
      gui_name="SW_MUX_CTL_PAD_GPIO_3":start=0x20e0228:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_306={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_307={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_4={\
      gui_name="SW_MUX_CTL_PAD_GPIO_4":start=0x20e022c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_308={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_309={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_5={\
      gui_name="SW_MUX_CTL_PAD_GPIO_5":start=0x20e0230:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_310={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_311={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_6={\
      gui_name="SW_MUX_CTL_PAD_GPIO_6":start=0x20e0234:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_312={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_313={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_7={\
      gui_name="SW_MUX_CTL_PAD_GPIO_7":start=0x20e0238:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_314={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_315={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_8={\
      gui_name="SW_MUX_CTL_PAD_GPIO_8":start=0x20e023c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_316={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_317={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_9={\
      gui_name="SW_MUX_CTL_PAD_GPIO_9":start=0x20e0240:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_318={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_319={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL0":start=0x20e0244:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C320={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C321={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL1":start=0x20e0248:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C322={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C323={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL2":start=0x20e024c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C324={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C325={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL3":start=0x20e0250:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C326={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C327={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL4":start=0x20e0254:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C328={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C329={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW0":start=0x20e0258:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R330={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R331={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW1":start=0x20e025c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R332={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R333={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW2":start=0x20e0260:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R334={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R335={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW3":start=0x20e0264:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R336={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R337={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW4":start=0x20e0268:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R338={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R339={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF340={\
      gui_name="SW_MUX_CTL_PAD_NANDF_ALE":start=0x20e026c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF341={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF342={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF343={\
      gui_name="SW_MUX_CTL_PAD_NANDF_CLE":start=0x20e0270:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF344={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF345={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF346={\
      gui_name="SW_MUX_CTL_PAD_NANDF_CS0":start=0x20e0274:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF347={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF348={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF349={\
      gui_name="SW_MUX_CTL_PAD_NANDF_CS1":start=0x20e0278:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF350={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF351={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF352={\
      gui_name="SW_MUX_CTL_PAD_NANDF_CS2":start=0x20e027c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF353={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF354={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF355={\
      gui_name="SW_MUX_CTL_PAD_NANDF_CS3":start=0x20e0280:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF356={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF357={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D0={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D0":start=0x20e0284:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF358={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF359={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D1={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D1":start=0x20e0288:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF360={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF361={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D2={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D2":start=0x20e028c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF362={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF363={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D3={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D3":start=0x20e0290:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF364={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF365={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D4={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D4":start=0x20e0294:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF366={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF367={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D5={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D5":start=0x20e0298:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF368={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF369={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D6={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D6":start=0x20e029c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF370={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF371={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D7={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D7":start=0x20e02a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF372={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF373={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF374={\
      gui_name="SW_MUX_CTL_PAD_NANDF_RB0":start=0x20e02a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF375={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF376={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF377={\
      gui_name="SW_MUX_CTL_PAD_NANDF_WP_B":start=0x20e02a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF378={\
        gui_name="MUX_MODE":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF379={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII380={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RD0":start=0x20e02ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII381={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII382={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII383={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RD1":start=0x20e02b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII384={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII385={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII386={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RD2":start=0x20e02b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII387={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII388={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII389={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RD3":start=0x20e02b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII390={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII391={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII392={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RX_CTL":start=0x20e02bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII393={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII394={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII395={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RXC":start=0x20e02c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII396={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII397={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII398={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TD0":start=0x20e02c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII399={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII400={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII401={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TD1":start=0x20e02c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII402={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII403={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII404={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TD2":start=0x20e02cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII405={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII406={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII407={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TD3":start=0x20e02d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII408={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII409={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII410={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TX_CTL":start=0x20e02d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII411={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII412={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII413={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TXC":start=0x20e02d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII414={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII415={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD1_CLK":start=0x20e02dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C416={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C417={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD1_CMD":start=0x20e02e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C418={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C419={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT0={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT0":start=0x20e02e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D420={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D421={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT1={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT1":start=0x20e02e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D422={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D423={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT2={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT2":start=0x20e02ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D424={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D425={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT3={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT3":start=0x20e02f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D426={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D427={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD2_CLK":start=0x20e02f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C428={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C429={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD2_CMD":start=0x20e02f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C430={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C431={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT0={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT0":start=0x20e02fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D432={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D433={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT1={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT1":start=0x20e0300:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D434={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D435={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT2={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT2":start=0x20e0304:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D436={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D437={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT3={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT3":start=0x20e0308:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D438={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D439={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD3_CLK":start=0x20e030c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C440={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C441={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD3_CMD":start=0x20e0310:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C442={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C443={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT0={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT0":start=0x20e0314:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D444={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D445={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT1={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT1":start=0x20e0318:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D446={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D447={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT2={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT2":start=0x20e031c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D448={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D449={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT3={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT3":start=0x20e0320:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D450={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D451={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT4={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT4":start=0x20e0324:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D452={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D453={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT5={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT5":start=0x20e0328:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D454={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D455={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT6={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT6":start=0x20e032c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D456={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D457={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT7={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT7":start=0x20e0330:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D458={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D459={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_RST={\
      gui_name="SW_MUX_CTL_PAD_SD3_RST":start=0x20e0334:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_R460={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_R461={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD4_CLK":start=0x20e0338:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_C462={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_C463={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD4_CMD":start=0x20e033c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_C464={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_C465={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT0={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT0":start=0x20e0340:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D466={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D467={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT1={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT1":start=0x20e0344:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D468={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D469={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT2={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT2":start=0x20e0348:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D470={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D471={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT3={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT3":start=0x20e034c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D472={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D473={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT4={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT4":start=0x20e0350:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D474={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D475={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT5={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT5":start=0x20e0354:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D476={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D477={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT6={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT6":start=0x20e0358:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D478={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D479={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT7={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT7":start=0x20e035c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D480={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D481={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_482={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT10":start=0x20e0360:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_483={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_484={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_485={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_486={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_487={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_488={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_489={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_490={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_491={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT11":start=0x20e0364:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_492={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_493={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_494={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_495={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_496={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_497={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_498={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_499={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_500={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT12":start=0x20e0368:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_501={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_502={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_503={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_504={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_505={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_506={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_507={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_508={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_509={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT13":start=0x20e036c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_510={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_511={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_512={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_513={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_514={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_515={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_516={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_517={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_518={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT14":start=0x20e0370:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_519={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_520={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_521={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_522={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_523={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_524={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_525={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_526={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_527={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT15":start=0x20e0374:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_528={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_529={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_530={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_531={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_532={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_533={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_534={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_535={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_536={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT16":start=0x20e0378:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_537={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_538={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_539={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_540={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_541={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_542={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_543={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_544={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_545={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT17":start=0x20e037c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_546={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_547={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_548={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_549={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_550={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_551={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_552={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_553={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_554={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT18":start=0x20e0380:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_555={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_556={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_557={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_558={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_559={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_560={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_561={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_562={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_563={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT19":start=0x20e0384:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_564={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_565={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_566={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_567={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_568={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_569={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_570={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_571={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_572={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT4":start=0x20e0388:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_573={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_574={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_575={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_576={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_577={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_578={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_579={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_580={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_581={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT5":start=0x20e038c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_582={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_583={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_584={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_585={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_586={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_587={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_588={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_589={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_590={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT6":start=0x20e0390:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_591={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_592={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_593={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_594={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_595={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_596={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_597={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_598={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_599={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT7":start=0x20e0394:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_600={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_601={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_602={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_603={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_604={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_605={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_606={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_607={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_608={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT8":start=0x20e0398:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_609={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_610={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_611={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_612={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_613={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_614={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_615={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_616={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_617={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT9":start=0x20e039c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_618={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_619={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_620={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_621={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_622={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_623={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_624={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_625={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_626={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA_EN":start=0x20e03a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_627={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_628={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_629={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_630={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_631={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_632={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_633={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_634={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_635={\
      gui_name="SW_PAD_CTL_PAD_CSI0_MCLK":start=0x20e03a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_636={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_637={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_638={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_639={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_640={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_641={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_642={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_643={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_644={\
      gui_name="SW_PAD_CTL_PAD_CSI0_PIXCLK":start=0x20e03a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_645={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_646={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_647={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_648={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_649={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_650={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_651={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_652={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI0_653={\
      gui_name="SW_PAD_CTL_PAD_CSI0_VSYNC":start=0x20e03ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_654={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_655={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_656={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_657={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_658={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_659={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_660={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI0_661={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_D662={\
      gui_name="SW_PAD_CTL_PAD_DI0_DISP_CLK":start=0x20e03b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_D663={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_D664={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_D665={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_D666={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_D667={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_D668={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_D669={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_D670={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_P671={\
      gui_name="SW_PAD_CTL_PAD_DI0_PIN15":start=0x20e03b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P672={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P673={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P674={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P675={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P676={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P677={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P678={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P679={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2={\
      gui_name="SW_PAD_CTL_PAD_DI0_PIN2":start=0x20e03b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P680={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P681={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P682={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P683={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P684={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P685={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P686={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P687={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3={\
      gui_name="SW_PAD_CTL_PAD_DI0_PIN3":start=0x20e03bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P688={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P689={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P690={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P691={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P692={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P693={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P694={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P695={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4={\
      gui_name="SW_PAD_CTL_PAD_DI0_PIN4":start=0x20e03c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P696={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P697={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P698={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P699={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P700={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P701={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P702={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_P703={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0704={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT0":start=0x20e03c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0705={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0706={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0707={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0708={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0709={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0710={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0711={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0712={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0713={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT1":start=0x20e03c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0714={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0715={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0716={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0717={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0718={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0719={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0720={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0721={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0722={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT10":start=0x20e03cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0723={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0724={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0725={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0726={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0727={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0728={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0729={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0730={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0731={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT11":start=0x20e03d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0732={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0733={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0734={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0735={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0736={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0737={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0738={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0739={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0740={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT12":start=0x20e03d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0741={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0742={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0743={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0744={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0745={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0746={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0747={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0748={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0749={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT13":start=0x20e03d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0750={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0751={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0752={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0753={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0754={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0755={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0756={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0757={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0758={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT14":start=0x20e03dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0759={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0760={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0761={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0762={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0763={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0764={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0765={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0766={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0767={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT15":start=0x20e03e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0768={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0769={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0770={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0771={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0772={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0773={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0774={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0775={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0776={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT16":start=0x20e03e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0777={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0778={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0779={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0780={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0781={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0782={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0783={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0784={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0785={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT17":start=0x20e03e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0786={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0787={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0788={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0789={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0790={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0791={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0792={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0793={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0794={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT18":start=0x20e03ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0795={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0796={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0797={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0798={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0799={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0800={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0801={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0802={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0803={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT19":start=0x20e03f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0804={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0805={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0806={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0807={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0808={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0809={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0810={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0811={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0812={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT2":start=0x20e03f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0813={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0814={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0815={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0816={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0817={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0818={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0819={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0820={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0821={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT20":start=0x20e03f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0822={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0823={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0824={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0825={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0826={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0827={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0828={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0829={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0830={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT21":start=0x20e03fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0831={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0832={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0833={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0834={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0835={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0836={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0837={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0838={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0839={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT22":start=0x20e0400:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0840={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0841={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0842={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0843={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0844={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0845={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0846={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0847={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0848={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT23":start=0x20e0404:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0849={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0850={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0851={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0852={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0853={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0854={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0855={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0856={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0857={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT3":start=0x20e0408:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0858={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0859={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0860={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0861={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0862={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0863={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0864={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0865={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0866={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT4":start=0x20e040c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0867={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0868={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0869={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0870={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0871={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0872={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0873={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0874={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0875={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT5":start=0x20e0410:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0876={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0877={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0878={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0879={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0880={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0881={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0882={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0883={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0884={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT6":start=0x20e0414:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0885={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0886={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0887={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0888={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0889={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0890={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0891={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0892={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0893={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT7":start=0x20e0418:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0894={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0895={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0896={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0897={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0898={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0899={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0900={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0901={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0902={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT8":start=0x20e041c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0903={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0904={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0905={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0906={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0907={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0908={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0909={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0910={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP0911={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT9":start=0x20e0420:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0912={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0913={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0914={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0915={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0916={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0917={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0918={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP0919={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A0={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A0":start=0x20e0424:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_920={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_921={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_922={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_923={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_924={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_925={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_926={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_927={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_928={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A1={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A1":start=0x20e0428:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_929={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_930={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_931={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_932={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_933={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_934={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_935={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_936={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_937={\
        gui_name="DO_TRIM":position=20:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A10={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A10":start=0x20e042c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_938={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_939={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_940={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_941={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_942={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_943={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_944={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_945={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_946={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A11={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A11":start=0x20e0430:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_947={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_948={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_949={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_950={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_951={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_952={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_953={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_954={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_955={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A12={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A12":start=0x20e0434:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_956={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_957={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_958={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_959={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_960={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_961={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_962={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_963={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_964={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A13={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A13":start=0x20e0438:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_965={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_966={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_967={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_968={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_969={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_970={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_971={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_972={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_973={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A14={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A14":start=0x20e043c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_974={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_975={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_976={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_977={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_978={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_979={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_980={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_981={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_982={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A15={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A15":start=0x20e0440:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_983={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_984={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_985={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_986={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_987={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_988={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_989={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_990={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_991={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A2={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A2":start=0x20e0444:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_992={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_993={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_994={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_995={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_996={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_997={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_998={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM_999={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1000={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A3={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A3":start=0x20e0448:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1001={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1002={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1003={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1004={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1005={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1006={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1007={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1008={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1009={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A4={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A4":start=0x20e044c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1010={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1011={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1012={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1013={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1014={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1015={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1016={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1017={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1018={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A5={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A5":start=0x20e0450:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1019={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1020={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1021={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1022={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1023={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1024={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1025={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1026={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1027={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A6={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A6":start=0x20e0454:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1028={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1029={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1030={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1031={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1032={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1033={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1034={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1035={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1036={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A7={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A7":start=0x20e0458:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1037={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1038={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1039={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1040={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1041={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1042={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1043={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1044={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1045={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A8={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A8":start=0x20e045c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1046={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1047={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1048={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1049={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1050={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1051={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1052={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1053={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1054={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A9={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A9":start=0x20e0460:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1055={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1056={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1057={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1058={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1059={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1060={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1061={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1062={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1063={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CAS":start=0x20e0464:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1064={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1065={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1066={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1067={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1068={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1069={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1070={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1071={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1072={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CS0":start=0x20e0468:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1073={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1074={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1075={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1076={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1077={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1078={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1079={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1080={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1081={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CS1":start=0x20e046c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1082={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1083={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1084={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1085={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1086={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1087={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1088={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1089={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1090={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1091={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM0":start=0x20e0470:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1092={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1093={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1094={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1095={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1096={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1097={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1098={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1099={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1100={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1101={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM1":start=0x20e0474:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1102={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1103={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1104={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1105={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1106={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1107={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1108={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1109={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1110={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1111={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM2":start=0x20e0478:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1112={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1113={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1114={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1115={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1116={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1117={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1118={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1119={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1120={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1121={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM3":start=0x20e047c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1122={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1123={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1124={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1125={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1126={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1127={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1128={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1129={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1130={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1131={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM4":start=0x20e0480:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1132={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1133={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1134={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1135={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1136={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1137={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1138={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1139={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1140={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1141={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM5":start=0x20e0484:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1142={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1143={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1144={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1145={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1146={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1147={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1148={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1149={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1150={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1151={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM6":start=0x20e0488:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1152={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1153={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1154={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1155={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1156={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1157={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1158={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1159={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1160={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1161={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM7":start=0x20e048c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1162={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1163={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1164={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1165={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1166={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1167={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1168={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1169={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1170={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS={\
      gui_name="SW_PAD_CTL_PAD_DRAM_RAS":start=0x20e0490:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1171={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1172={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1173={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1174={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1175={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1176={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1177={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1178={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1179={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1180={\
      gui_name="SW_PAD_CTL_PAD_DRAM_RESET":start=0x20e0494:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1181={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1182={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1183={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1184={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1185={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1186={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1187={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1188={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1189={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1190={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA0":start=0x20e0498:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1191={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1192={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1193={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1194={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1195={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1196={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1197={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1198={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1199={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1200={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA1":start=0x20e049c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1201={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1202={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1203={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1204={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1205={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1206={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1207={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1208={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1209={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1210={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA2":start=0x20e04a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1211={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1212={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1213={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1214={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1215={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1216={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1217={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1218={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1219={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1220={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCKE0":start=0x20e04a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1221={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1222={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1223={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1224={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1225={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1226={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1227={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1228={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1229={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1230={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCKE1":start=0x20e04a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1231={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1232={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1233={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1234={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1235={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1236={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1237={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1238={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1239={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1240={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCLK_0":start=0x20e04ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1241={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1242={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1243={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1244={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1245={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1246={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1247={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1248={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1249={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1250={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCLK_1":start=0x20e04b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1251={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1252={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1253={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1254={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1255={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1256={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1257={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1258={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1259={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1260={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDODT0":start=0x20e04b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1261={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1262={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1263={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1264={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1265={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1266={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1267={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1268={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1269={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1270={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDODT1":start=0x20e04b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1271={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1272={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1273={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1274={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1275={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1276={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1277={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1278={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1279={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1280={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS0":start=0x20e04bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1281={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1282={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1283={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1284={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1285={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1286={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1287={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1288={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1289={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1290={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS1":start=0x20e04c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1291={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1292={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1293={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1294={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1295={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1296={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1297={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1298={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1299={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1300={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS2":start=0x20e04c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1301={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1302={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1303={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1304={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1305={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1306={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1307={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1308={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1309={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1310={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS3":start=0x20e04c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1311={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1312={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1313={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1314={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1315={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1316={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1317={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1318={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1319={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1320={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS4":start=0x20e04cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1321={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1322={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1323={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1324={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1325={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1326={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1327={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1328={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1329={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1330={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS5":start=0x20e04d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1331={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1332={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1333={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1334={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1335={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1336={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1337={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1338={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1339={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1340={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS6":start=0x20e04d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1341={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1342={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1343={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1344={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1345={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1346={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1347={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1348={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1349={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1350={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS7":start=0x20e04d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1351={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1352={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1353={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1354={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1355={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1356={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1357={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1358={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1359={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1360={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDWE":start=0x20e04dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1361={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1362={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1363={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1364={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1365={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1366={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1367={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1368={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1369={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A16={\
      gui_name="SW_PAD_CTL_PAD_EIM_A16":start=0x20e04e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1370={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1371={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1372={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1373={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1374={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1375={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1376={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1377={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A17={\
      gui_name="SW_PAD_CTL_PAD_EIM_A17":start=0x20e04e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1378={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1379={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1380={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1381={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1382={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1383={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1384={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1385={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A18={\
      gui_name="SW_PAD_CTL_PAD_EIM_A18":start=0x20e04e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1386={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1387={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1388={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1389={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1390={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1391={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1392={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1393={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A19={\
      gui_name="SW_PAD_CTL_PAD_EIM_A19":start=0x20e04ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1394={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1395={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1396={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1397={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1398={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1399={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1400={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1401={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A20={\
      gui_name="SW_PAD_CTL_PAD_EIM_A20":start=0x20e04f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1402={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1403={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1404={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1405={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1406={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1407={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1408={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1409={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A21={\
      gui_name="SW_PAD_CTL_PAD_EIM_A21":start=0x20e04f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1410={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1411={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1412={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1413={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1414={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1415={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1416={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1417={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A22={\
      gui_name="SW_PAD_CTL_PAD_EIM_A22":start=0x20e04f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1418={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1419={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1420={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1421={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1422={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1423={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1424={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1425={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A23={\
      gui_name="SW_PAD_CTL_PAD_EIM_A23":start=0x20e04fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1426={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1427={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1428={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1429={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1430={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1431={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1432={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1433={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A24={\
      gui_name="SW_PAD_CTL_PAD_EIM_A24":start=0x20e0500:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1434={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1435={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1436={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1437={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1438={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1439={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1440={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1441={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A25={\
      gui_name="SW_PAD_CTL_PAD_EIM_A25":start=0x20e0504:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1442={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1443={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1444={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1445={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1446={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1447={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1448={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1449={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK={\
      gui_name="SW_PAD_CTL_PAD_EIM_BCLK":start=0x20e0508:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1450={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1451={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1452={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1453={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1454={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1455={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1456={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1457={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0={\
      gui_name="SW_PAD_CTL_PAD_EIM_CS0":start=0x20e050c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1458={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1459={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1460={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1461={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1462={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1463={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1464={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1465={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1={\
      gui_name="SW_PAD_CTL_PAD_EIM_CS1":start=0x20e0510:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1466={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1467={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1468={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1469={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1470={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1471={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1472={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1473={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D16={\
      gui_name="SW_PAD_CTL_PAD_EIM_D16":start=0x20e0514:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1474={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1475={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1476={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1477={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1478={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1479={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1480={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1481={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D17={\
      gui_name="SW_PAD_CTL_PAD_EIM_D17":start=0x20e0518:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1482={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1483={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1484={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1485={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1486={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1487={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1488={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1489={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D18={\
      gui_name="SW_PAD_CTL_PAD_EIM_D18":start=0x20e051c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1490={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1491={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1492={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1493={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1494={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1495={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1496={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1497={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D19={\
      gui_name="SW_PAD_CTL_PAD_EIM_D19":start=0x20e0520:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1498={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1499={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1500={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1501={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1502={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1503={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1504={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1505={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D20={\
      gui_name="SW_PAD_CTL_PAD_EIM_D20":start=0x20e0524:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1506={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1507={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1508={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1509={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1510={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1511={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1512={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1513={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D21={\
      gui_name="SW_PAD_CTL_PAD_EIM_D21":start=0x20e0528:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1514={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1515={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1516={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1517={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1518={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1519={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1520={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1521={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D22={\
      gui_name="SW_PAD_CTL_PAD_EIM_D22":start=0x20e052c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1522={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1523={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1524={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1525={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1526={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1527={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1528={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1529={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D23={\
      gui_name="SW_PAD_CTL_PAD_EIM_D23":start=0x20e0530:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1530={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1531={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1532={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1533={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1534={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1535={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1536={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1537={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D24={\
      gui_name="SW_PAD_CTL_PAD_EIM_D24":start=0x20e0534:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1538={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1539={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1540={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1541={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1542={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1543={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1544={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1545={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D25={\
      gui_name="SW_PAD_CTL_PAD_EIM_D25":start=0x20e0538:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1546={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1547={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1548={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1549={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1550={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1551={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1552={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1553={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D26={\
      gui_name="SW_PAD_CTL_PAD_EIM_D26":start=0x20e053c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1554={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1555={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1556={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1557={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1558={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1559={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1560={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1561={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D27={\
      gui_name="SW_PAD_CTL_PAD_EIM_D27":start=0x20e0540:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1562={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1563={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1564={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1565={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1566={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1567={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1568={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1569={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D28={\
      gui_name="SW_PAD_CTL_PAD_EIM_D28":start=0x20e0544:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1570={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1571={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1572={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1573={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1574={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1575={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1576={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1577={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D29={\
      gui_name="SW_PAD_CTL_PAD_EIM_D29":start=0x20e0548:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1578={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1579={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1580={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1581={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1582={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1583={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1584={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1585={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D30={\
      gui_name="SW_PAD_CTL_PAD_EIM_D30":start=0x20e054c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1586={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1587={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1588={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1589={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1590={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1591={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1592={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1593={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D31={\
      gui_name="SW_PAD_CTL_PAD_EIM_D31":start=0x20e0550:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1594={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1595={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1596={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1597={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1598={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1599={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1600={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1601={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA0={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA0":start=0x20e0554:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1602={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1603={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1604={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1605={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1606={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1607={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1608={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1609={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA1={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA1":start=0x20e0558:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1610={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1611={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1612={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1613={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1614={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1615={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1616={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1617={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA10={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA10":start=0x20e055c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1618={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1619={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1620={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1621={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1622={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1623={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1624={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1625={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA11={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA11":start=0x20e0560:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1626={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1627={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1628={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1629={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1630={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1631={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1632={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1633={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA12={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA12":start=0x20e0564:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1634={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1635={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1636={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1637={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1638={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1639={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1640={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1641={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA13={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA13":start=0x20e0568:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1642={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1643={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1644={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1645={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1646={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1647={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1648={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1649={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA14={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA14":start=0x20e056c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1650={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1651={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1652={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1653={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1654={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1655={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1656={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1657={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA15={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA15":start=0x20e0570:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1658={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1659={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1660={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1661={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1662={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1663={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1664={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1665={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA2={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA2":start=0x20e0574:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1666={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1667={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1668={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1669={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1670={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1671={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1672={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1673={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA3={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA3":start=0x20e0578:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1674={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1675={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1676={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1677={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1678={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1679={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1680={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1681={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA4={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA4":start=0x20e057c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1682={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1683={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1684={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1685={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1686={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1687={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1688={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1689={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA5={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA5":start=0x20e0580:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1690={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1691={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1692={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1693={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1694={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1695={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1696={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1697={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA6={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA6":start=0x20e0584:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1698={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1699={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1700={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1701={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1702={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1703={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1704={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1705={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA7={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA7":start=0x20e0588:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1706={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1707={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1708={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1709={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1710={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1711={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1712={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1713={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA8={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA8":start=0x20e058c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1714={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1715={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1716={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1717={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1718={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1719={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1720={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1721={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA9={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA9":start=0x20e0590:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1722={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1723={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1724={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1725={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1726={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1727={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1728={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1729={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0={\
      gui_name="SW_PAD_CTL_PAD_EIM_EB0":start=0x20e0594:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1730={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1731={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1732={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1733={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1734={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1735={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1736={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1737={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1={\
      gui_name="SW_PAD_CTL_PAD_EIM_EB1":start=0x20e0598:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1738={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1739={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1740={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1741={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1742={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1743={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1744={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1745={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB2={\
      gui_name="SW_PAD_CTL_PAD_EIM_EB2":start=0x20e059c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1746={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1747={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1748={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1749={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1750={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1751={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1752={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1753={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB3={\
      gui_name="SW_PAD_CTL_PAD_EIM_EB3":start=0x20e05a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1754={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1755={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1756={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1757={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1758={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1759={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1760={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1761={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA={\
      gui_name="SW_PAD_CTL_PAD_EIM_LBA":start=0x20e05a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1762={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1763={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1764={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1765={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1766={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1767={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1768={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1769={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_OE={\
      gui_name="SW_PAD_CTL_PAD_EIM_OE":start=0x20e05a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1770={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1771={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1772={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1773={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1774={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1775={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1776={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1777={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_RW={\
      gui_name="SW_PAD_CTL_PAD_EIM_RW":start=0x20e05ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1778={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1779={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1780={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1781={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1782={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1783={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1784={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1785={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT={\
      gui_name="SW_PAD_CTL_PAD_EIM_WAIT":start=0x20e05b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1786={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1787={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1788={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1789={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1790={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1791={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1792={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1793={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1794={\
      gui_name="SW_PAD_CTL_PAD_ENET_CRS_DV":start=0x20e05b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1795={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1796={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1797={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1798={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1799={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1800={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1801={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1802={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET_MDC={\
      gui_name="SW_PAD_CTL_PAD_ENET_MDC":start=0x20e05b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1803={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1804={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1805={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1806={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1807={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1808={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1809={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1810={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1811={\
      gui_name="SW_PAD_CTL_PAD_ENET_MDIO":start=0x20e05bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1812={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1813={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1814={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1815={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1816={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1817={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1818={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1819={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1820={\
      gui_name="SW_PAD_CTL_PAD_ENET_REF_CLK":start=0x20e05c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1821={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1822={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1823={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1824={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1825={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1826={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1827={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1828={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1829={\
      gui_name="SW_PAD_CTL_PAD_ENET_RX_ER":start=0x20e05c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1830={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1831={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1832={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1833={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1834={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1835={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1836={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1837={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1838={\
      gui_name="SW_PAD_CTL_PAD_ENET_RXD0":start=0x20e05c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1839={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1840={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1841={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1842={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1843={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1844={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1845={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1846={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1847={\
      gui_name="SW_PAD_CTL_PAD_ENET_RXD1":start=0x20e05cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1848={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1849={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1850={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1851={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1852={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1853={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1854={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1855={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1856={\
      gui_name="SW_PAD_CTL_PAD_ENET_TX_EN":start=0x20e05d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1857={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1858={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1859={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1860={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1861={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1862={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1863={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1864={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1865={\
      gui_name="SW_PAD_CTL_PAD_ENET_TXD0":start=0x20e05d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1866={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1867={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1868={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1869={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1870={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1871={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1872={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1873={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1874={\
      gui_name="SW_PAD_CTL_PAD_ENET_TXD1":start=0x20e05d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1875={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1876={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1877={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1878={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1879={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1880={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1881={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1882={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_0={\
      gui_name="SW_PAD_CTL_PAD_GPIO_0":start=0x20e05dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1883={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1884={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1885={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1886={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1887={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1888={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1889={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1890={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_1={\
      gui_name="SW_PAD_CTL_PAD_GPIO_1":start=0x20e05e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1891={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1892={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1893={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1894={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1895={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1896={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1897={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1898={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_16={\
      gui_name="SW_PAD_CTL_PAD_GPIO_16":start=0x20e05e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1899={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1900={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1901={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1902={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1903={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1904={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1905={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1906={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_17={\
      gui_name="SW_PAD_CTL_PAD_GPIO_17":start=0x20e05e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1907={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1908={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1909={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1910={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1911={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1912={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1913={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1914={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_18={\
      gui_name="SW_PAD_CTL_PAD_GPIO_18":start=0x20e05ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1915={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1916={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1917={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1918={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1919={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1920={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1921={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1922={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_19={\
      gui_name="SW_PAD_CTL_PAD_GPIO_19":start=0x20e05f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1923={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1924={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1925={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1926={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1927={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1928={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1929={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1930={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_2={\
      gui_name="SW_PAD_CTL_PAD_GPIO_2":start=0x20e05f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1931={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1932={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1933={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1934={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1935={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1936={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1937={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1938={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_3={\
      gui_name="SW_PAD_CTL_PAD_GPIO_3":start=0x20e05f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1939={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1940={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1941={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1942={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1943={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1944={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1945={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1946={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_4={\
      gui_name="SW_PAD_CTL_PAD_GPIO_4":start=0x20e05fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1947={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1948={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1949={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1950={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1951={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1952={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1953={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1954={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_5={\
      gui_name="SW_PAD_CTL_PAD_GPIO_5":start=0x20e0600:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1955={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1956={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1957={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1958={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1959={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1960={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1961={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1962={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_6={\
      gui_name="SW_PAD_CTL_PAD_GPIO_6":start=0x20e0604:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1963={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1964={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1965={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1966={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1967={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1968={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1969={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1970={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_7={\
      gui_name="SW_PAD_CTL_PAD_GPIO_7":start=0x20e0608:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1971={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1972={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1973={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1974={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1975={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1976={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1977={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1978={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_8={\
      gui_name="SW_PAD_CTL_PAD_GPIO_8":start=0x20e060c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1979={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1980={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1981={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1982={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1983={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1984={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1985={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1986={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_9={\
      gui_name="SW_PAD_CTL_PAD_GPIO_9":start=0x20e0610:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1987={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1988={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1989={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1990={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1991={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1992={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1993={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1994={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD={\
      gui_name="SW_PAD_CTL_PAD_JTAG_MOD":start=0x20e0614:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1995={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1996={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1997={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1998={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG1999={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2000={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2001={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2002={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TCK":start=0x20e0618:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2003={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2004={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2005={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2006={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2007={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2008={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2009={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2010={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TDI":start=0x20e061c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2011={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2012={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2013={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2014={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2015={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2016={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2017={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2018={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TDO":start=0x20e0620:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2019={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2020={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2021={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2022={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2023={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2024={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2025={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2026={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TMS":start=0x20e0624:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2027={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2028={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2029={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2030={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2031={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2032={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2033={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2034={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG2035={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TRSTB":start=0x20e0628:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2036={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2037={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2038={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2039={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2040={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2041={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2042={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2043={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL0={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL0":start=0x20e062c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2044={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2045={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2046={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2047={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2048={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2049={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2050={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2051={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL1={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL1":start=0x20e0630:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2052={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2053={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2054={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2055={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2056={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2057={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2058={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2059={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL2={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL2":start=0x20e0634:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2060={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2061={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2062={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2063={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2064={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2065={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2066={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2067={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL3={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL3":start=0x20e0638:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2068={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2069={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2070={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2071={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2072={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2073={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2074={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2075={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL4={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL4":start=0x20e063c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2076={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2077={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2078={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2079={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2080={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2081={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2082={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2083={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW0":start=0x20e0640:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2084={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2085={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2086={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2087={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2088={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2089={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2090={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2091={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW1":start=0x20e0644:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2092={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2093={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2094={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2095={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2096={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2097={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2098={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2099={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW2":start=0x20e0648:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2100={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2101={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2102={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2103={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2104={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2105={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2106={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2107={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW3":start=0x20e064c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2108={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2109={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2110={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2111={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2112={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2113={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2114={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2115={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW4":start=0x20e0650:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2116={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2117={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2118={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2119={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2120={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2121={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2122={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_2123={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2124={\
      gui_name="SW_PAD_CTL_PAD_NANDF_ALE":start=0x20e0654:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2125={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2126={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2127={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2128={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2129={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2130={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2131={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2132={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2133={\
      gui_name="SW_PAD_CTL_PAD_NANDF_CLE":start=0x20e0658:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2134={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2135={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2136={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2137={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2138={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2139={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2140={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2141={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2142={\
      gui_name="SW_PAD_CTL_PAD_NANDF_CS0":start=0x20e065c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2143={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2144={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2145={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2146={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2147={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2148={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2149={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2150={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2151={\
      gui_name="SW_PAD_CTL_PAD_NANDF_CS1":start=0x20e0660:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2152={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2153={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2154={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2155={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2156={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2157={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2158={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2159={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2160={\
      gui_name="SW_PAD_CTL_PAD_NANDF_CS2":start=0x20e0664:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2161={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2162={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2163={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2164={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2165={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2166={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2167={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2168={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2169={\
      gui_name="SW_PAD_CTL_PAD_NANDF_CS3":start=0x20e0668:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2170={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2171={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2172={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2173={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2174={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2175={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2176={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2177={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D0={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D0":start=0x20e066c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2178={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2179={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2180={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2181={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2182={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2183={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2184={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2185={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D1={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D1":start=0x20e0670:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2186={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2187={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2188={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2189={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2190={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2191={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2192={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2193={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D2={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D2":start=0x20e0674:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2194={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2195={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2196={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2197={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2198={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2199={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2200={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2201={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D3={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D3":start=0x20e0678:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2202={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2203={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2204={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2205={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2206={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2207={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2208={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2209={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D4={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D4":start=0x20e067c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2210={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2211={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2212={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2213={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2214={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2215={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2216={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2217={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D5={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D5":start=0x20e0680:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2218={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2219={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2220={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2221={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2222={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2223={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2224={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2225={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D6={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D6":start=0x20e0684:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2226={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2227={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2228={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2229={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2230={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2231={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2232={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2233={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D7={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D7":start=0x20e0688:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2234={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2235={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2236={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2237={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2238={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2239={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2240={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2241={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2242={\
      gui_name="SW_PAD_CTL_PAD_NANDF_RB0":start=0x20e068c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2243={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2244={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2245={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2246={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2247={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2248={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2249={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2250={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2251={\
      gui_name="SW_PAD_CTL_PAD_NANDF_WP_B":start=0x20e0690:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2252={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2253={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2254={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2255={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2256={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2257={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2258={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2259={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMI2260={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RD0":start=0x20e0694:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2261={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2262={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2263={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2264={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2265={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2266={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2267={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2268={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2269={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMI2270={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RD1":start=0x20e0698:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2271={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2272={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2273={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2274={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2275={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2276={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2277={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2278={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2279={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMI2280={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RD2":start=0x20e069c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2281={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2282={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2283={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2284={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2285={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2286={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2287={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2288={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2289={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMI2290={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RD3":start=0x20e06a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2291={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2292={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2293={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2294={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2295={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2296={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2297={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2298={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2299={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMI2300={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RX_CTL":start=0x20e06a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2301={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2302={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2303={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2304={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2305={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2306={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2307={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2308={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2309={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMI2310={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RXC":start=0x20e06a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2311={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2312={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2313={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2314={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2315={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2316={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2317={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2318={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2319={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMI2320={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TD0":start=0x20e06ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2321={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2322={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2323={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2324={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2325={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2326={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2327={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2328={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2329={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMI2330={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TD1":start=0x20e06b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2331={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2332={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2333={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2334={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2335={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2336={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2337={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2338={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2339={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMI2340={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TD2":start=0x20e06b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2341={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2342={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2343={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2344={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2345={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2346={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2347={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2348={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2349={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMI2350={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TD3":start=0x20e06b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2351={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2352={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2353={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2354={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2355={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2356={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2357={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2358={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2359={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMI2360={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TX_CTL":start=0x20e06bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2361={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2362={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2363={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2364={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2365={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2366={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2367={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2368={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2369={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMI2370={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TXC":start=0x20e06c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2371={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2372={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2373={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2374={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2375={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2376={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2377={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2378={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMI2379={\
        gui_name="DO_TRIM":position=20:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD1_CLK":start=0x20e06c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2380={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2381={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2382={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2383={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2384={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2385={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2386={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2387={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD1_CMD":start=0x20e06c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2388={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2389={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2390={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2391={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2392={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2393={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2394={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2395={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT0={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT0":start=0x20e06cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2396={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2397={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2398={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2399={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2400={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2401={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2402={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2403={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT1={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT1":start=0x20e06d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2404={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2405={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2406={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2407={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2408={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2409={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2410={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2411={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT2={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT2":start=0x20e06d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2412={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2413={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2414={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2415={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2416={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2417={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2418={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2419={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT3={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT3":start=0x20e06d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2420={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2421={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2422={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2423={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2424={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2425={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2426={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2427={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD2_CLK":start=0x20e06dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2428={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2429={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2430={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2431={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2432={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2433={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2434={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2435={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD2_CMD":start=0x20e06e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2436={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2437={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2438={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2439={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2440={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2441={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2442={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2443={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT0={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT0":start=0x20e06e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2444={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2445={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2446={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2447={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2448={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2449={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2450={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2451={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT1={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT1":start=0x20e06e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2452={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2453={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2454={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2455={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2456={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2457={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2458={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2459={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT2={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT2":start=0x20e06ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2460={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2461={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2462={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2463={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2464={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2465={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2466={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2467={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT3={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT3":start=0x20e06f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2468={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2469={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2470={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2471={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2472={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2473={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2474={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2475={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD3_CLK":start=0x20e06f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2476={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2477={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2478={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2479={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2480={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2481={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2482={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2483={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD3_CMD":start=0x20e06f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2484={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2485={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2486={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2487={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2488={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2489={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2490={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2491={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT0={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT0":start=0x20e06fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2492={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2493={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2494={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2495={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2496={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2497={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2498={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2499={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT1={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT1":start=0x20e0700:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2500={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2501={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2502={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2503={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2504={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2505={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2506={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2507={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT2={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT2":start=0x20e0704:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2508={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2509={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2510={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2511={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2512={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2513={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2514={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2515={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT3={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT3":start=0x20e0708:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2516={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2517={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2518={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2519={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2520={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2521={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2522={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2523={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT4={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT4":start=0x20e070c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2524={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2525={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2526={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2527={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2528={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2529={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2530={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2531={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT5={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT5":start=0x20e0710:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2532={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2533={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2534={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2535={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2536={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2537={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2538={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2539={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT6={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT6":start=0x20e0714:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2540={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2541={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2542={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2543={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2544={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2545={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2546={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2547={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT7={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT7":start=0x20e0718:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2548={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2549={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2550={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2551={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2552={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2553={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2554={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2555={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_RST={\
      gui_name="SW_PAD_CTL_PAD_SD3_RST":start=0x20e071c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2556={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2557={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2558={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2559={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2560={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2561={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2562={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2563={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD4_CLK":start=0x20e0720:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2564={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2565={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2566={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2567={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2568={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2569={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2570={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2571={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD4_CMD":start=0x20e0724:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2572={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2573={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2574={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2575={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2576={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2577={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2578={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2579={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT0={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT0":start=0x20e0728:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2580={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2581={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2582={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2583={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2584={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2585={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2586={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2587={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT1={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT1":start=0x20e072c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2588={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2589={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2590={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2591={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2592={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2593={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2594={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2595={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT2={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT2":start=0x20e0730:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2596={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2597={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2598={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2599={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2600={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2601={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2602={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2603={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT3={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT3":start=0x20e0734:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2604={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2605={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2606={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2607={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2608={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2609={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2610={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2611={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT4={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT4":start=0x20e0738:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2612={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2613={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2614={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2615={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2616={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2617={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2618={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2619={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT5={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT5":start=0x20e073c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2620={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2621={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2622={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2623={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2624={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2625={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2626={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2627={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT6={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT6":start=0x20e0740:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2628={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2629={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2630={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2631={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2632={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2633={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2634={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2635={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT7={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT7":start=0x20e0744:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2636={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2637={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2638={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2639={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2640={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2641={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2642={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2643={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B7DS={\
      gui_name="SW_PAD_CTL_GRP_B7DS":start=0x20e0748:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_ADDDS={\
      gui_name="SW_PAD_CTL_GRP_ADDDS":start=0x20e074c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_ADDD2644={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRM2645={\
      gui_name="SW_PAD_CTL_GRP_DDRMODE_CTL":start=0x20e0750:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRM2646={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRPKE={\
      gui_name="SW_PAD_CTL_GRP_DDRPKE":start=0x20e0754:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRP2647={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRPK={\
      gui_name="SW_PAD_CTL_GRP_DDRPK":start=0x20e0758:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRP2648={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRHYS={\
      gui_name="SW_PAD_CTL_GRP_DDRHYS":start=0x20e075c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRH2649={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRMODE={\
      gui_name="SW_PAD_CTL_GRP_DDRMODE":start=0x20e0760:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRM2650={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B0DS={\
      gui_name="SW_PAD_CTL_GRP_B0DS":start=0x20e0764:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDR_2651={\
      gui_name="SW_PAD_CTL_GRP_DDR_TYPE_RGMII":start=0x20e0768:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDR_2652={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_CTLDS={\
      gui_name="SW_PAD_CTL_GRP_CTLDS":start=0x20e076c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_CTLD2653={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B1DS={\
      gui_name="SW_PAD_CTL_GRP_B1DS":start=0x20e0770:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE={\
      gui_name="SW_PAD_CTL_GRP_DDR_TYPE":start=0x20e0774:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDR_2654={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B2DS={\
      gui_name="SW_PAD_CTL_GRP_B2DS":start=0x20e0778:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B3DS={\
      gui_name="SW_PAD_CTL_GRP_B3DS":start=0x20e077c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B4DS={\
      gui_name="SW_PAD_CTL_GRP_B4DS":start=0x20e0780:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B5DS={\
      gui_name="SW_PAD_CTL_GRP_B5DS":start=0x20e0784:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_RGMI2655={\
      gui_name="SW_PAD_CTL_GRP_RGMII_TERM":start=0x20e0788:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_RGMI2656={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B6DS={\
      gui_name="SW_PAD_CTL_GRP_B6DS":start=0x20e078c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USB_OTG_ID_SELECT_INPUT={\
      gui_name="USB_OTG_ID_SELECT_INPUT":start=0x20e0790:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USB_OTG_ID_SELECT_I2657={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ASRC_ASRCK_CLOCK_6_2658={\
      gui_name="ASRC_ASRCK_CLOCK_6_SELECT_INPUT":start=0x20e0794:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ASRC_ASRCK_CLOCK_6_2659={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P4_INPUT_DA_2660={\
      gui_name="AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT":start=0x20e0798:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_DA_2661={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P4_INPUT_DB_2662={\
      gui_name="AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT":start=0x20e079c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_DB_2663={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P4_INPUT_RXC2664={\
      gui_name="AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x20e07a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_RXC2665={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P4_INPUT_RXF2666={\
      gui_name="AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT":start=0x20e07a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_RXF2667={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P4_INPUT_TXC2668={\
      gui_name="AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x20e07a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_TXC2669={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P4_INPUT_TXF2670={\
      gui_name="AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT":start=0x20e07ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_TXF2671={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P5_INPUT_DA_2672={\
      gui_name="AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT":start=0x20e07b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_DA_2673={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P5_INPUT_DB_2674={\
      gui_name="AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT":start=0x20e07b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_DB_2675={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P5_INPUT_RXC2676={\
      gui_name="AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x20e07b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_RXC2677={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P5_INPUT_RXF2678={\
      gui_name="AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT":start=0x20e07bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_RXF2679={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P5_INPUT_TXC2680={\
      gui_name="AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x20e07c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_TXC2681={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P5_INPUT_TXF2682={\
      gui_name="AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT":start=0x20e07c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_TXF2683={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CAN1_IPP_IND_CANRX_2684={\
      gui_name="CAN1_IPP_IND_CANRX_SELECT_INPUT":start=0x20e07c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CAN1_IPP_IND_CANRX_2685={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CAN2_IPP_IND_CANRX_2686={\
      gui_name="CAN2_IPP_IND_CANRX_SELECT_INPUT":start=0x20e07cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CAN2_IPP_IND_CANRX_2687={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CCM_IPP_DI1_CLK_SEL2688={\
      gui_name="CCM_IPP_DI1_CLK_SELECT_INPUT":start=0x20e07d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CCM_IPP_DI1_CLK_SEL2689={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CCM_PMIC_VFUNCIONAL2690={\
      gui_name="CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT":start=0x20e07d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CCM_PMIC_VFUNCIONAL2691={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_CSPI_CLK2692={\
      gui_name="ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT":start=0x20e07d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_CSPI_CLK2693={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_IND_MISO2694={\
      gui_name="ECSPI1_IPP_IND_MISO_SELECT_INPUT":start=0x20e07dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_IND_MISO2695={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_IND_MOSI2696={\
      gui_name="ECSPI1_IPP_IND_MOSI_SELECT_INPUT":start=0x20e07e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_IND_MOSI2697={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_IND_SS_B2698={\
      gui_name="ECSPI1_IPP_IND_SS_B_0_SELECT_INPUT":start=0x20e07e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_IND_SS_B2699={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_IND_SS_B2700={\
      gui_name="ECSPI1_IPP_IND_SS_B_1_SELECT_INPUT":start=0x20e07e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_IND_SS_B2701={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_IND_SS_B2702={\
      gui_name="ECSPI1_IPP_IND_SS_B_2_SELECT_INPUT":start=0x20e07ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_IND_SS_B2703={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_IND_SS_B2704={\
      gui_name="ECSPI1_IPP_IND_SS_B_3_SELECT_INPUT":start=0x20e07f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_IND_SS_B2705={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_IPP_CSPI_CLK2706={\
      gui_name="ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT":start=0x20e07f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_IPP_CSPI_CLK2707={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_IPP_IND_MISO2708={\
      gui_name="ECSPI2_IPP_IND_MISO_SELECT_INPUT":start=0x20e07f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_IPP_IND_MISO2709={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_IPP_IND_MOSI2710={\
      gui_name="ECSPI2_IPP_IND_MOSI_SELECT_INPUT":start=0x20e07fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_IPP_IND_MOSI2711={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_IPP_IND_SS_B2712={\
      gui_name="ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT":start=0x20e0800:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_IPP_IND_SS_B2713={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_IPP_IND_SS_B2714={\
      gui_name="ECSPI2_IPP_IND_SS_B_1_SELECT_INPUT":start=0x20e0804:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_IPP_IND_SS_B2715={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI4_IPP_IND_SS_B2716={\
      gui_name="ECSPI4_IPP_IND_SS_B_0_SELECT_INPUT":start=0x20e0808:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI4_IPP_IND_SS_B2717={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPG_CLK_RMII_S2718={\
      gui_name="ENET_IPG_CLK_RMII_SELECT_INPUT":start=0x20e080c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPG_CLK_RMII_S2719={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_M2720={\
      gui_name="ENET_IPP_IND_MAC0_MDIO_SELECT_INPUT":start=0x20e0810:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_M2721={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_R2722={\
      gui_name="ENET_IPP_IND_MAC0_RXCLK_SELECT_INPUT":start=0x20e0814:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_R2723={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_R2724={\
      gui_name="ENET_IPP_IND_MAC0_RXDATA_0_SELECT_INPUT":start=0x20e0818:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_R2725={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_R2726={\
      gui_name="ENET_IPP_IND_MAC0_RXDATA_1_SELECT_INPUT":start=0x20e081c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_R2727={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_R2728={\
      gui_name="ENET_IPP_IND_MAC0_RXDATA_2_SELECT_INPUT":start=0x20e0820:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_R2729={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_R2730={\
      gui_name="ENET_IPP_IND_MAC0_RXDATA_3_SELECT_INPUT":start=0x20e0824:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_R2731={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_R2732={\
      gui_name="ENET_IPP_IND_MAC0_RXEN_SELECT_INPUT":start=0x20e0828:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_R2733={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_FSR_SE2734={\
      gui_name="ESAI_IPP_IND_FSR_SELECT_INPUT":start=0x20e082c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_FSR_SE2735={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_FST_SE2736={\
      gui_name="ESAI_IPP_IND_FST_SELECT_INPUT":start=0x20e0830:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_FST_SE2737={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_HCKR_S2738={\
      gui_name="ESAI_IPP_IND_HCKR_SELECT_INPUT":start=0x20e0834:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_HCKR_S2739={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_HCKT_S2740={\
      gui_name="ESAI_IPP_IND_HCKT_SELECT_INPUT":start=0x20e0838:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_HCKT_S2741={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SCKR_S2742={\
      gui_name="ESAI_IPP_IND_SCKR_SELECT_INPUT":start=0x20e083c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SCKR_S2743={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SCKT_S2744={\
      gui_name="ESAI_IPP_IND_SCKT_SELECT_INPUT":start=0x20e0840:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SCKT_S2745={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SDO0_S2746={\
      gui_name="ESAI_IPP_IND_SDO0_SELECT_INPUT":start=0x20e0844:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SDO0_S2747={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SDO1_S2748={\
      gui_name="ESAI_IPP_IND_SDO1_SELECT_INPUT":start=0x20e0848:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SDO1_S2749={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SDO2_S2750={\
      gui_name="ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT":start=0x20e084c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SDO2_S2751={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SDO3_S2752={\
      gui_name="ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT":start=0x20e0850:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SDO3_S2753={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SDO4_S2754={\
      gui_name="ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT":start=0x20e0854:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SDO4_S2755={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SDO5_S2756={\
      gui_name="ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT":start=0x20e0858:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SDO5_S2757={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_HDMI_TX_ICECIN_SELE2758={\
      gui_name="HDMI_TX_ICECIN_SELECT_INPUT":start=0x20e085c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_HDMI_TX_ICECIN_SELE2759={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_HDMI_TX_II2C_MSTH132760={\
      gui_name="HDMI_TX_II2C_MSTH13TDDC_SCLIN_SELECT_INPUT":start=0x20e0860:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_HDMI_TX_II2C_MSTH132761={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_HDMI_TX_II2C_MSTH132762={\
      gui_name="HDMI_TX_II2C_MSTH13TDDC_SDAIN_SELECT_INPUT":start=0x20e0864:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_HDMI_TX_II2C_MSTH132763={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C1_IPP_SCL_IN_SEL2764={\
      gui_name="I2C1_IPP_SCL_IN_SELECT_INPUT":start=0x20e0868:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C1_IPP_SCL_IN_SEL2765={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C1_IPP_SDA_IN_SEL2766={\
      gui_name="I2C1_IPP_SDA_IN_SELECT_INPUT":start=0x20e086c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C1_IPP_SDA_IN_SEL2767={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C2_IPP_SCL_IN_SEL2768={\
      gui_name="I2C2_IPP_SCL_IN_SELECT_INPUT":start=0x20e0870:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C2_IPP_SCL_IN_SEL2769={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C2_IPP_SDA_IN_SEL2770={\
      gui_name="I2C2_IPP_SDA_IN_SELECT_INPUT":start=0x20e0874:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C2_IPP_SDA_IN_SEL2771={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C3_IPP_SCL_IN_SEL2772={\
      gui_name="I2C3_IPP_SCL_IN_SELECT_INPUT":start=0x20e0878:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C3_IPP_SCL_IN_SEL2773={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C3_IPP_SDA_IN_SEL2774={\
      gui_name="I2C3_IPP_SDA_IN_SELECT_INPUT":start=0x20e087c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C3_IPP_SDA_IN_SEL2775={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C4_IPP_SCL_IN_SEL2776={\
      gui_name="I2C4_IPP_SCL_IN_SELECT_INPUT":start=0x20e0880:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C4_IPP_SCL_IN_SEL2777={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C4_IPP_SDA_IN_SEL2778={\
      gui_name="I2C4_IPP_SDA_IN_SELECT_INPUT":start=0x20e0884:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C4_IPP_SDA_IN_SEL2779={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2780={\
      gui_name="IPU1_IPP_IND_SENS1_DATA_10_SELECT_INPUT":start=0x20e0888:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2781={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2782={\
      gui_name="IPU1_IPP_IND_SENS1_DATA_11_SELECT_INPUT":start=0x20e088c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2783={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2784={\
      gui_name="IPU1_IPP_IND_SENS1_DATA_12_SELECT_INPUT":start=0x20e0890:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2785={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2786={\
      gui_name="IPU1_IPP_IND_SENS1_DATA_13_SELECT_INPUT":start=0x20e0894:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2787={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2788={\
      gui_name="IPU1_IPP_IND_SENS1_DATA_14_SELECT_INPUT":start=0x20e0898:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2789={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2790={\
      gui_name="IPU1_IPP_IND_SENS1_DATA_15_SELECT_INPUT":start=0x20e089c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2791={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2792={\
      gui_name="IPU1_IPP_IND_SENS1_DATA_16_SELECT_INPUT":start=0x20e08a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2793={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2794={\
      gui_name="IPU1_IPP_IND_SENS1_DATA_17_SELECT_INPUT":start=0x20e08a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2795={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2796={\
      gui_name="IPU1_IPP_IND_SENS1_DATA_18_SELECT_INPUT":start=0x20e08a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2797={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2798={\
      gui_name="IPU1_IPP_IND_SENS1_DATA_19_SELECT_INPUT":start=0x20e08ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2799={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2800={\
      gui_name="IPU1_IPP_IND_SENS1_DATA_EN_SELECT_INPUT":start=0x20e08b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2801={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2802={\
      gui_name="IPU1_IPP_IND_SENS1_HSYNC_SELECT_INPUT":start=0x20e08b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2803={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2804={\
      gui_name="IPU1_IPP_IND_SENS1_PIX_CLK_SELECT_INPUT":start=0x20e08b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2805={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU1_IPP_IND_SENS1_2806={\
      gui_name="IPU1_IPP_IND_SENS1_VSYNC_SELECT_INPUT":start=0x20e08bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU1_IPP_IND_SENS1_2807={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KPP_IPP_IND_COL_5_S2808={\
      gui_name="KPP_IPP_IND_COL_5_SELECT_INPUT":start=0x20e08c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KPP_IPP_IND_COL_5_S2809={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KPP_IPP_IND_COL_6_S2810={\
      gui_name="KPP_IPP_IND_COL_6_SELECT_INPUT":start=0x20e08c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KPP_IPP_IND_COL_6_S2811={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KPP_IPP_IND_COL_7_S2812={\
      gui_name="KPP_IPP_IND_COL_7_SELECT_INPUT":start=0x20e08c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KPP_IPP_IND_COL_7_S2813={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KPP_IPP_IND_ROW_5_S2814={\
      gui_name="KPP_IPP_IND_ROW_5_SELECT_INPUT":start=0x20e08cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_5_S2815={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KPP_IPP_IND_ROW_6_S2816={\
      gui_name="KPP_IPP_IND_ROW_6_SELECT_INPUT":start=0x20e08d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_6_S2817={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KPP_IPP_IND_ROW_7_S2818={\
      gui_name="KPP_IPP_IND_ROW_7_SELECT_INPUT":start=0x20e08d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_7_S2819={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_LCDIF_LCDIF_BUSY_SE2820={\
      gui_name="LCDIF_LCDIF_BUSY_SELECT_INPUT":start=0x20e08d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_LCDIF_LCDIF_BUSY_SE2821={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MLB_MLB_CLK_IN_SELE2822={\
      gui_name="MLB_MLB_CLK_IN_SELECT_INPUT":start=0x20e08dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MLB_MLB_CLK_IN_SELE2823={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MLB_MLB_DATA_IN_SEL2824={\
      gui_name="MLB_MLB_DATA_IN_SELECT_INPUT":start=0x20e08e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MLB_MLB_DATA_IN_SEL2825={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MLB_MLB_SIG_IN_SELE2826={\
      gui_name="MLB_MLB_SIG_IN_SELECT_INPUT":start=0x20e08e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MLB_MLB_SIG_IN_SELE2827={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SDMA_EVENTS_14_SELE2828={\
      gui_name="SDMA_EVENTS_14_SELECT_INPUT":start=0x20e08e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SDMA_EVENTS_14_SELE2829={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SDMA_EVENTS_15_SELE2830={\
      gui_name="SDMA_EVENTS_15_SELECT_INPUT":start=0x20e08ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SDMA_EVENTS_15_SELE2831={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SPDIF_SPDIF_IN1_SEL2832={\
      gui_name="SPDIF_SPDIF_IN1_SELECT_INPUT":start=0x20e08f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SPDIF_SPDIF_IN1_SEL2833={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SPDIF_TX_CLK2_SELEC2834={\
      gui_name="SPDIF_TX_CLK2_SELECT_INPUT":start=0x20e08f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SPDIF_TX_CLK2_SELEC2835={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART1_IPP_UART_RTS_2836={\
      gui_name="UART1_IPP_UART_RTS_B_SELECT_INPUT":start=0x20e08f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART1_IPP_UART_RTS_2837={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART1_IPP_UART_RXD_2838={\
      gui_name="UART1_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x20e08fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART1_IPP_UART_RXD_2839={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART2_IPP_UART_RTS_2840={\
      gui_name="UART2_IPP_UART_RTS_B_SELECT_INPUT":start=0x20e0900:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART2_IPP_UART_RTS_2841={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART2_IPP_UART_RXD_2842={\
      gui_name="UART2_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x20e0904:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART2_IPP_UART_RXD_2843={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART3_IPP_UART_RTS_2844={\
      gui_name="UART3_IPP_UART_RTS_B_SELECT_INPUT":start=0x20e0908:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART3_IPP_UART_RTS_2845={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART3_IPP_UART_RXD_2846={\
      gui_name="UART3_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x20e090c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART3_IPP_UART_RXD_2847={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART4_IPP_UART_RTS_2848={\
      gui_name="UART4_IPP_UART_RTS_B_SELECT_INPUT":start=0x20e0910:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART4_IPP_UART_RTS_2849={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART4_IPP_UART_RXD_2850={\
      gui_name="UART4_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x20e0914:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART4_IPP_UART_RXD_2851={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART5_IPP_UART_RTS_2852={\
      gui_name="UART5_IPP_UART_RTS_B_SELECT_INPUT":start=0x20e0918:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART5_IPP_UART_RTS_2853={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART5_IPP_UART_RXD_2854={\
      gui_name="UART5_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x20e091c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART5_IPP_UART_RXD_2855={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USB_IPP_IND_OTG_OC_2856={\
      gui_name="USB_IPP_IND_OTG_OC_SELECT_INPUT":start=0x20e0920:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USB_IPP_IND_OTG_OC_2857={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USB_IPP_IND_H1_OC_S2858={\
      gui_name="USB_IPP_IND_H1_OC_SELECT_INPUT":start=0x20e0924:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USB_IPP_IND_H1_OC_S2859={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC1_IPP_CARD_CLK2860={\
      gui_name="USDHC1_IPP_CARD_CLK_IN_SELECT_INPUT":start=0x20e0928:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC1_IPP_CARD_CLK2861={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC1_IPP_WP_ON_SE2862={\
      gui_name="USDHC1_IPP_WP_ON_SELECT_INPUT":start=0x20e092c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC1_IPP_WP_ON_SE2863={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC2_IPP_CARD_CLK2864={\
      gui_name="USDHC2_IPP_CARD_CLK_IN_SELECT_INPUT":start=0x20e0930:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC2_IPP_CARD_CLK2865={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC3_IPP_CARD_CLK2866={\
      gui_name="USDHC3_IPP_CARD_CLK_IN_SELECT_INPUT":start=0x20e0934:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC3_IPP_CARD_CLK2867={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC4_IPP_CARD_CLK2868={\
      gui_name="USDHC4_IPP_CARD_CLK_IN_SELECT_INPUT":start=0x20e0938:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC4_IPP_CARD_CLK2869={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
  }\
  :Register_window.IOMUXC={\
    line="$+":\
    line="=G_IOMUXC_GPR0":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL0":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL1":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL2":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL3":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL4":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL5":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL6":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL7":\
    line="B_IOMUXC_GPR0_PCIE_RX0_EQ":\
    line="B_IOMUXC_GPR0_TX_CLK2_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_1_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_9_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_2_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_A_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_3_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_B_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_0_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_8_MUX_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR1":\
    line="B_IOMUXC_GPR1_ACT_CS0":\
    line="B_IOMUXC_GPR1_ADDRS0":\
    line="B_IOMUXC_GPR1_ACT_CS1":\
    line="B_IOMUXC_GPR1_ADDRS1":\
    line="B_IOMUXC_GPR1_ACT_CS2":\
    line="B_IOMUXC_GPR1_ADDRS2":\
    line="B_IOMUXC_GPR1_ACT_CS3":\
    line="B_IOMUXC_GPR1_ADDRS3":\
    line="B_IOMUXC_GPR1_GINT":\
    line="B_IOMUXC_GPR1_SYS_INT":\
    line="B_IOMUXC_GPR1_USB_EXP_MODE":\
    line="B_IOMUXC_GPR1_REF_SSP_EN":\
    line="B_IOMUXC_GPR1_TEST_POWERDOWN":\
    line="B_IOMUXC_GPR1_ENET_CLK_SEL":\
    line="B_IOMUXC_GPR1_EXC_MON":\
    line="B_IOMUXC_GPR1_MIPI_DPI_OFF":\
    line="B_IOMUXC_GPR1_MIPI_COLOR_SW":\
    line="B_IOMUXC_GPR1_APP_REQ_ENTR_L1":\
    line="B_IOMUXC_GPR1_APP_READY_ENTR_L23":\
    line="B_IOMUXC_GPR1_APP_REQ_EXIT_L1":\
    line="B_IOMUXC_GPR1_APP_CLK_REQ_N":\
    line="B_IOMUXC_GPR1_CFG_L1_CLK_REMOVA1":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR2":\
    line="B_IOMUXC_GPR2_CH0_MODE":\
    line="B_IOMUXC_GPR2_CH1_MODE":\
    line="B_IOMUXC_GPR2_SPLIT_MODE_EN":\
    line="B_IOMUXC_GPR2_DATA_WIDTH_CH0":\
    line="B_IOMUXC_GPR2_BIT_MAPPING_CH0":\
    line="B_IOMUXC_GPR2_DATA_WIDTH_CH1":\
    line="B_IOMUXC_GPR2_BIT_MAPPING_CH1":\
    line="B_IOMUXC_GPR2_DI0_VS_POLARITY":\
    line="B_IOMUXC_GPR2_DI1_VS_POLARITY":\
    line="B_IOMUXC_GPR2_LVDS_CLK_SHIFT":\
    line="B_IOMUXC_GPR2_COUNTER_RESET_VAL":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR3":\
    line="B_IOMUXC_GPR3_HDMI_MUX_CTL":\
    line="B_IOMUXC_GPR3_MIPI_MUX_CTL":\
    line="B_IOMUXC_GPR3_LVDS0_MUX_CTL":\
    line="B_IOMUXC_GPR3_LVDS1_MUX_CTL":\
    line="B_IOMUXC_GPR3_MIPI_DBI_MUX_CTL":\
    line="B_IOMUXC_GPR3_TZASC1_BOOT_LOCK":\
    line="B_IOMUXC_GPR3_TZASC2_BOOT_LOCK":\
    line="B_IOMUXC_GPR3_CORE0_DBG_ACK_EN":\
    line="B_IOMUXC_GPR3_CORE1_DBG_ACK_EN":\
    line="B_IOMUXC_GPR3_OCRAM_STATUS":\
    line="B_IOMUXC_GPR3_OCRAM_CTL":\
    line="B_IOMUXC_GPR3_USDHCX_RD_CACHE_C2":\
    line="B_IOMUXC_GPR3_USDHCX_WR_CACHE_C3":\
    line="B_IOMUXC_GPR3_BCH_RD_CACHE_CTL":\
    line="B_IOMUXC_GPR3_BCH_WR_CACHE_CTL":\
    line="B_IOMUXC_GPR3_GPU_DBG":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR4":\
    line="B_IOMUXC_GPR4_IPU_RD_CACHE_CTL":\
    line="B_IOMUXC_GPR4_IPU_WR_CACHE_CTL":\
    line="B_IOMUXC_GPR4_VPU_P_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VPU_P_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VPU_S_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VPU_S_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VPU_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR4_VPU_WR_CACHE_SEL":\
    line="B_IOMUXC_GPR4_SOC_VERSION":\
    line="B_IOMUXC_GPR4_ENET_STOP_ACK":\
    line="B_IOMUXC_GPR4_CAN1_STOP_ACK":\
    line="B_IOMUXC_GPR4_CAN2_STOP_ACK":\
    line="B_IOMUXC_GPR4_SDMA_STOP_ACK":\
    line="B_IOMUXC_GPR4_PCIE_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR4_PCIE_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR4_PCIE_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR4_PCIE_WR_CACHE_SEL":\
    line="B_IOMUXC_GPR4_VDOA_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VDOA_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VDOA_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR4_VDOA_WR_CACHE_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR5":\
    line="B_IOMUXC_GPR5_ARM_WFI":\
    line="B_IOMUXC_GPR5_ARM_WFE":\
    line="B_IOMUXC_GPR5_L2_CLK_STOP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR6":\
    line="B_IOMUXC_GPR6_IPU1_ID00_WR_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID01_WR_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID10_WR_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID11_WR_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID00_RD_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID01_RD_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID10_RD_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID11_RD_QOS":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR7":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR8":\
    line="B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN1":\
    line="B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN4":\
    line="B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN5":\
    line="B_IOMUXC_GPR8_PCS_TX_SWING_FULL":\
    line="B_IOMUXC_GPR8_PCS_TX_SWING_LOW":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR9":\
    line="B_IOMUXC_GPR9_TZASC1_BYP":\
    line="B_IOMUXC_GPR9_TZASC2_BYP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR10":\
    line="B_IOMUXC_GPR10_DCIC1_MUX_CTL":\
    line="B_IOMUXC_GPR10_DCIC2_MUX_CTL":\
    line="B_IOMUXC_GPR10_OCRAM_TZ_EN":\
    line="B_IOMUXC_GPR10_OCRAM_TZ_ADDR":\
    line="B_IOMUXC_GPR10_SEC_ERR_RESP":\
    line="B_IOMUXC_GPR10_DBG_CLK_EN":\
    line="B_IOMUXC_GPR10_DBG_EN":\
    line="B_IOMUXC_GPR10_LOCK_DCIC1_MUX_C6":\
    line="B_IOMUXC_GPR10_LOCK_DCIC2_MUX_C7":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_TZ_EN":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_TZ_AD8":\
    line="B_IOMUXC_GPR10_LOCK_SEC_ERR_RESP":\
    line="B_IOMUXC_GPR10_LOCK_DBG_CLK_EN":\
    line="B_IOMUXC_GPR10_LOCK_DBG_EN":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR11":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR12":\
    line="B_IOMUXC_GPR12_USDHC_DBG_MUX":\
    line="B_IOMUXC_GPR12_LOS_LEVEL":\
    line="B_IOMUXC_GPR12_APPS_PM_XMT_PME":\
    line="B_IOMUXC_GPR12_APP_LTSSM_ENABLE":\
    line="B_IOMUXC_GPR12_APP_INIT_RST":\
    line="B_IOMUXC_GPR12_DEVICE_TYPE":\
    line="B_IOMUXC_GPR12_APPS_PM_XMT_TURN9":\
    line="B_IOMUXC_GPR12_DIAG_STATUS_BUS10":\
    line="B_IOMUXC_GPR12_PCIE_CTL_7":\
    line="B_IOMUXC_GPR12_ARMP_APB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_ATB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_AHB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_IPG_CLK_EN":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR13":\
    line="B_IOMUXC_GPR13_IPU_CSI0_MUX":\
    line="B_IOMUXC_GPR13_IPU_CSI1_MUX":\
    line="B_IOMUXC_GPR13_PXP_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR13_PXP_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR13_PXP_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR13_PXP_WR_CACHE_SEL":\
    line="B_IOMUXC_GPR13_EPDC_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR13_EPDC_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR13_EPDC_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR13_EPDC_WR_CACHE_SEL":\
    line="B_IOMUXC_GPR13_LCDIF_RD_CACHE_11":\
    line="B_IOMUXC_GPR13_LCDIF_RD_CACHE_12":\
    line="B_IOMUXC_GPR13_ENET_STOP_REQ":\
    line="B_IOMUXC_GPR13_CAN1_STOP_REQ":\
    line="B_IOMUXC_GPR13_CAN2_STOP_REQ":\
    line="B_IOMUXC_GPR13_SDMA_STOP_REQ":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D13":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D14":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D15":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D16":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D17":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D18":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D19":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D20":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D21":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D22":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D23":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D24":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D25":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D26":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D27":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D28":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D29":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D30":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D31":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D32":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D33":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D34":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D35":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D36":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D37":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D38":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D39":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D40":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D41":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D42":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D43":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D44":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D45":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D46":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D47":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D48":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D49":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D50":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D51":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D52":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D53":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D54":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D55":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D56":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D57":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D58":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D59":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D60":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_D61":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D62":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_D63":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_M64":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_M65":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_M66":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_P67":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_P68":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_P69":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_V70":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_V71":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_V72":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_DI73":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_DI74":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_DI75":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_PI76":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI77":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI78":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI79":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI80":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI81":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI82":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI83":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_PI84":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0_85":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0_86":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0_87":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0_88":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0_89":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0_90":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0_91":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0_92":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0_93":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0_94":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0_95":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0_96":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0_97":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0_98":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0_99":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0100":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0101":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0102":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0103":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0104":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0105":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0106":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0107":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0108":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0109":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0110":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0111":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0112":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0113":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0114":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0115":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0116":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0117":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0118":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0119":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0120":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0121":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0122":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0123":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0124":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0125":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0126":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0127":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0128":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0129":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0130":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0131":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0132":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0133":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0134":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0135":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0136":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0137":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0138":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0139":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0140":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0141":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0142":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0143":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0144":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0145":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0146":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0147":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0148":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0149":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0150":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0151":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0152":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0153":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0154":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0155":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0156":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A16":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A157":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A158":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A17":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A159":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A160":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A18":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A161":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A162":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A19":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A163":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A164":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A20":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A165":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A166":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A21":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A167":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A168":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A22":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A169":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A170":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A23":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A171":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A172":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A24":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A173":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A174":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A25":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A175":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A176":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_B177":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_B178":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_CS0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_C179":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_C180":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_CS1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_C181":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_C182":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D16":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D183":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D184":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D17":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D185":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D186":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D18":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D187":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D188":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D19":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D189":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D190":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D20":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D191":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D192":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D21":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D193":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D194":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D22":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D195":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D196":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D23":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D197":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D198":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D24":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D199":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D200":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D25":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D201":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D202":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D26":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D203":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D204":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D27":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D205":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D206":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D28":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D207":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D208":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D29":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D209":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D210":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D30":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D211":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D212":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D31":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D213":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D214":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D215":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D216":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D217":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D218":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA10":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D219":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D220":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA11":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D221":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D222":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA12":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D223":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D224":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA13":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D225":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D226":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA14":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D227":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D228":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA15":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D229":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D230":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D231":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D232":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D233":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D234":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D235":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D236":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D237":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D238":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D239":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D240":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D241":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D242":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA8":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D243":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D244":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA9":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D245":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D246":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E247":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E248":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E249":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E250":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E251":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E252":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E253":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E254":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_L255":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_L256":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_OE":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_O257":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_O258":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_RW":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_R259":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_R260":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_W261":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_W262":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_263":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_264":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_265":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_MDC":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_266":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_267":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_268":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_269":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_270":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_271":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_272":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_273":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_274":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_275":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_276":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_277":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_278":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_279":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_280":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_281":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_282":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_283":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_284":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_285":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_286":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_287":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_288":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_289":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_290":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_291":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_292":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_293":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_294":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_295":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_16":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_296":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_297":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_17":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_298":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_299":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_18":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_300":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_301":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_19":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_302":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_303":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_304":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_305":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_306":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_307":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_308":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_309":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_310":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_311":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_312":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_313":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_314":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_315":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_8":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_316":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_317":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_9":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_318":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_319":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C320":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C321":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C322":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C323":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C324":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C325":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C326":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C327":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C328":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C329":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R330":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R331":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R332":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R333":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R334":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R335":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R336":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R337":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R338":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R339":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF340":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF341":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF342":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF343":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF344":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF345":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF346":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF347":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF348":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF349":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF350":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF351":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF352":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF353":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF354":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF355":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF356":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF357":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF358":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF359":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF360":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF361":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF362":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF363":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF364":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF365":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF366":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF367":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF368":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF369":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF370":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF371":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF372":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF373":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF374":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF375":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF376":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF377":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF378":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF379":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII380":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII381":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII382":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII383":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII384":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII385":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII386":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII387":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII388":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII389":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII390":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII391":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII392":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII393":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII394":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII395":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII396":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII397":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII398":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII399":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII400":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII401":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII402":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII403":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII404":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII405":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII406":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII407":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII408":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII409":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII410":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII411":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII412":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII413":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII414":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII415":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C416":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C417":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C418":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C419":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D420":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D421":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D422":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D423":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D424":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D425":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D426":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D427":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C428":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C429":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C430":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C431":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D432":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D433":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D434":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D435":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D436":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D437":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D438":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D439":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C440":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C441":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C442":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C443":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D444":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D445":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D446":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D447":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D448":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D449":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D450":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D451":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D452":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D453":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D454":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D455":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D456":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D457":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D458":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D459":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_RST":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_R460":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_R461":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_C462":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_C463":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_C464":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_C465":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D466":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D467":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D468":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D469":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D470":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D471":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D472":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D473":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D474":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D475":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D476":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D477":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D478":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D479":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D480":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D481":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_482":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_483":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_484":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_485":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_486":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_487":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_488":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_489":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_490":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_491":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_492":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_493":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_494":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_495":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_496":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_497":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_498":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_499":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_500":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_501":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_502":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_503":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_504":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_505":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_506":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_507":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_508":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_509":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_510":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_511":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_512":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_513":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_514":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_515":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_516":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_517":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_518":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_519":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_520":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_521":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_522":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_523":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_524":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_525":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_526":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_527":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_528":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_529":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_530":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_531":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_532":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_533":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_534":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_535":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_536":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_537":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_538":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_539":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_541":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_542":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_543":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_544":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_545":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_546":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_547":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_548":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_550":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_552":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_553":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_555":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_556":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_557":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_558":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_559":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_561":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_562":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_563":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_564":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_565":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_566":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_568":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_569":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_570":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_571":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_573":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_574":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_575":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_577":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_579":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_580":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_582":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_583":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_584":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_585":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_586":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_587":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_588":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_589":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_590":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_591":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_592":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_593":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_594":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_595":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_596":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_597":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_598":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_599":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_600":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_601":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_602":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_603":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_604":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_605":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_606":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_607":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_608":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_609":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_610":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_611":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_612":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_613":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_614":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_615":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_616":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_617":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_618":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_619":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_620":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_621":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_622":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_623":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_624":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_625":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_626":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_627":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_628":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_629":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_630":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_631":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_632":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_633":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_634":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_635":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_636":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_637":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_638":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_639":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_640":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_641":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_642":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_643":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_644":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_645":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_646":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_647":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_648":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_649":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_650":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_651":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_652":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI0_653":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_654":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_655":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_656":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_657":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_658":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_659":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_660":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI0_661":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_D662":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_D663":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_D664":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_D665":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_D666":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_D667":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_D668":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_D669":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_D670":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_P671":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P672":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P673":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P674":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P675":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P676":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P677":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P678":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P679":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P680":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P681":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P682":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P683":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P684":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P685":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P686":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P687":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P688":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P689":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P690":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P691":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P692":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P693":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P694":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P695":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P696":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P697":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P698":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P699":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P700":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P701":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P702":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_P703":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0704":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0705":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0706":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0707":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0708":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0709":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0710":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0711":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0712":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0713":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0714":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0715":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0716":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0717":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0718":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0719":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0720":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0721":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0722":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0723":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0724":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0725":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0726":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0727":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0728":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0729":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0730":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0731":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0732":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0733":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0734":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0735":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0736":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0737":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0738":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0739":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0740":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0741":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0742":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0743":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0744":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0745":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0746":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0747":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0748":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0749":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0750":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0751":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0752":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0753":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0754":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0755":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0756":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0757":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0758":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0759":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0760":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0761":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0762":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0763":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0764":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0765":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0766":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0767":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0768":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0769":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0770":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0771":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0772":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0773":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0774":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0775":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0776":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0777":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0778":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0779":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0780":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0781":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0782":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0783":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0784":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0785":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0786":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0787":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0788":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0789":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0790":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0791":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0792":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0793":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0794":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0795":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0796":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0797":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0798":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0799":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0800":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0801":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0802":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0803":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0804":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0805":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0806":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0807":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0808":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0809":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0810":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0811":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0812":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0813":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0814":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0815":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0816":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0817":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0818":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0819":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0820":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0821":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0822":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0823":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0824":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0825":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0826":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0827":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0828":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0829":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0830":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0831":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0832":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0833":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0834":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0835":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0836":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0837":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0838":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0839":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0840":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0841":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0842":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0843":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0844":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0845":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0846":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0847":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0848":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0849":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0850":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0851":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0852":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0853":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0854":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0855":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0856":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0857":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0858":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0859":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0860":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0861":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0862":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0863":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0864":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0865":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0866":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0867":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0868":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0869":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0870":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0871":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0872":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0873":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0874":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0875":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0876":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0877":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0878":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0879":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0880":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0881":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0882":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0883":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0884":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0885":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0886":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0887":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0888":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0889":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0890":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0891":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0892":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0893":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0894":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0895":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0896":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0897":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0898":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0899":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0900":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0901":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0902":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0903":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0904":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0905":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0906":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0907":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0908":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0909":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0910":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP0911":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0912":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0913":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0914":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0915":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0916":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0917":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0918":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP0919":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_920":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_921":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_922":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_923":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_924":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_925":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_926":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_927":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_928":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_929":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_930":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_931":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_932":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_933":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_934":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_935":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_936":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_937":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A10":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_938":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_939":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_940":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_941":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_942":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_943":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_944":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_945":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_946":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A11":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_947":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_948":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_949":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_950":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_951":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_952":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_953":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_954":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_955":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A12":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_956":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_957":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_958":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_959":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_960":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_961":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_962":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_963":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_964":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A13":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_965":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_966":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_967":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_968":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_969":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_970":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_971":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_972":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_973":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A14":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_974":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_975":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_976":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_977":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_978":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_979":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_980":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_981":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_982":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A15":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_983":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_984":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_985":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_986":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_987":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_988":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_989":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_990":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_991":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_992":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_993":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_994":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_995":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_996":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_997":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_998":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM_999":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1000":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1001":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1002":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1003":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1004":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1005":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1006":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1007":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1008":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1009":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1010":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1011":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1012":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1013":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1014":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1015":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1016":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1017":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1018":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1019":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1020":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1021":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1022":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1023":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1024":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1025":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1026":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1027":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1028":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1029":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1030":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1031":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1032":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1033":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1034":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1035":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1036":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1037":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1038":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1039":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1040":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1041":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1042":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1043":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1044":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1045":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A8":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1046":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1047":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1048":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1049":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1050":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1051":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1052":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1053":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1054":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A9":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1055":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1056":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1057":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1058":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1059":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1060":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1061":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1062":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1063":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1064":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1065":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1066":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1067":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1068":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1069":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1070":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1071":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1072":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1073":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1074":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1075":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1076":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1077":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1078":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1079":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1080":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1081":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1082":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1083":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1084":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1085":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1086":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1087":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1088":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1089":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1090":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1091":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1092":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1093":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1094":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1095":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1096":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1097":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1098":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1099":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1100":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1101":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1102":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1103":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1104":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1105":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1106":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1107":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1108":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1109":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1110":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1111":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1112":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1113":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1114":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1115":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1116":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1117":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1118":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1119":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1120":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1121":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1122":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1123":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1124":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1125":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1126":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1127":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1128":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1129":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1130":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1131":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1132":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1133":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1134":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1135":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1136":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1137":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1138":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1139":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1140":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1141":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1142":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1143":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1144":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1145":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1146":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1147":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1148":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1149":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1150":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1151":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1152":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1153":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1154":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1155":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1156":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1157":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1158":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1159":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1160":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1161":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1162":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1163":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1164":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1165":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1166":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1167":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1168":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1169":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1170":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1171":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1172":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1173":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1174":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1175":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1176":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1177":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1178":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1179":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1180":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1181":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1182":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1183":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1184":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1185":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1186":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1187":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1188":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1189":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1190":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1191":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1192":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1193":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1194":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1195":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1196":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1197":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1198":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1199":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1200":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1201":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1202":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1203":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1204":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1205":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1206":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1207":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1208":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1209":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1210":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1211":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1212":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1213":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1214":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1215":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1216":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1217":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1218":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1219":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1220":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1221":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1222":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1223":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1224":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1225":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1226":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1227":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1228":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1229":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1230":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1231":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1232":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1233":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1234":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1235":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1236":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1237":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1238":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1239":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1240":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1241":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1242":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1243":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1244":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1245":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1246":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1247":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1248":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1249":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1250":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1251":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1252":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1253":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1254":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1255":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1256":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1257":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1258":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1259":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1260":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1261":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1262":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1263":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1264":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1265":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1266":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1267":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1268":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1269":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1270":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1271":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1272":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1273":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1274":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1275":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1276":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1277":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1278":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1279":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1280":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1281":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1282":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1283":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1284":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1285":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1286":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1287":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1288":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1289":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1290":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1291":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1292":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1293":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1294":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1295":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1296":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1297":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1298":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1299":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1300":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1301":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1302":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1303":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1304":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1305":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1306":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1307":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1308":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1309":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1310":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1311":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1312":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1313":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1314":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1315":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1316":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1317":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1318":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1319":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1320":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1321":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1322":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1323":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1324":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1325":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1326":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1327":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1328":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1329":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1330":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1331":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1332":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1333":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1334":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1335":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1336":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1337":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1338":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1339":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1340":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1341":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1342":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1343":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1344":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1345":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1346":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1347":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1348":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1349":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1350":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1351":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1352":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1353":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1354":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1355":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1356":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1357":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1358":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1359":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1360":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1361":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1362":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1363":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1364":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1365":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1366":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1367":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1368":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1369":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A16":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1370":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1371":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1372":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1373":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1374":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1375":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1376":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1377":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A17":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1378":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1379":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1380":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1381":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1382":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1383":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1384":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1385":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A18":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1386":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1387":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1388":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1389":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1390":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1391":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1392":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1393":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A19":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1394":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1395":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1396":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1397":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1398":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1399":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1400":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1401":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A20":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1402":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1403":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1404":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1405":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1406":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1407":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1408":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1409":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A21":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1410":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1411":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1412":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1413":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1414":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1415":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1416":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1417":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A22":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1418":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1419":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1420":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1421":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1422":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1423":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1424":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1425":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A23":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1426":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1427":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1428":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1429":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1430":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1431":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1432":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1433":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A24":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1434":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1435":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1436":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1437":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1438":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1439":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1440":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1441":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A25":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1442":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1443":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1444":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1445":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1446":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1447":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1448":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1449":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1450":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1451":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1452":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1453":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1454":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1455":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1456":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1457":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1458":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1459":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1460":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1461":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1462":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1463":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1464":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1465":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1466":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1467":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1468":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1469":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1470":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1471":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1472":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1473":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D16":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1474":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1475":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1476":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1477":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1478":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1479":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1480":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1481":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D17":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1482":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1483":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1484":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1485":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1486":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1487":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1488":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1489":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D18":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1490":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1491":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1492":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1493":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1494":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1495":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1496":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1497":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D19":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1498":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1499":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1500":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1501":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1502":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1503":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1504":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1505":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D20":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1506":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1507":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1508":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1509":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1510":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1511":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1512":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1513":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D21":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1514":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1515":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1516":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1517":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1518":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1519":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1520":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1521":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D22":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1522":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1523":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1524":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1525":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1526":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1527":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1528":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1529":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D23":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1530":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1531":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1532":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1533":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1534":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1535":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1536":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1537":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D24":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1538":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1539":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1541":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1542":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1543":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1544":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1545":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D25":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1546":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1547":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1548":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1550":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1552":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1553":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D26":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1555":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1556":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1557":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1558":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1559":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1561":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D27":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1562":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1563":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1564":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1565":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1566":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1568":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1569":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D28":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1570":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1571":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1573":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1574":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1575":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1577":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D29":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1579":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1580":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1582":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1583":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1584":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1585":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D30":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1586":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1587":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1588":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1589":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1590":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1591":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1592":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1593":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D31":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1594":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1595":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1596":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1597":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1598":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1599":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1600":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1601":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1602":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1603":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1604":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1605":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1606":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1607":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1608":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1609":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1610":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1611":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1612":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1613":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1614":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1615":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1616":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1617":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA10":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1618":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1619":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1620":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1621":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1622":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1623":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1624":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1625":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA11":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1626":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1627":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1628":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1629":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1630":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1631":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1632":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1633":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA12":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1634":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1635":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1636":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1637":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1638":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1639":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1640":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1641":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA13":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1642":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1643":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1644":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1645":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1646":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1647":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1648":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1649":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA14":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1650":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1651":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1652":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1653":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1654":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1655":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1656":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1657":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA15":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1658":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1659":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1660":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1661":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1662":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1663":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1664":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1665":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1666":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1667":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1668":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1669":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1670":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1671":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1672":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1673":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1674":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1675":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1676":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1677":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1678":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1679":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1680":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1681":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1682":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1683":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1684":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1685":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1686":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1687":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1688":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1689":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1690":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1691":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1692":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1693":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1694":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1695":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1696":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1697":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1698":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1699":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1700":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1701":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1702":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1703":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1704":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1705":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1706":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1707":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1708":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1709":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1710":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1711":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1712":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1713":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA8":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1714":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1715":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1716":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1717":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1718":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1719":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1720":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1721":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA9":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1722":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1723":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1724":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1725":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1726":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1727":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1728":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1729":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1730":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1731":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1732":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1733":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1734":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1735":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1736":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1737":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1738":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1739":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1740":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1741":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1742":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1743":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1744":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1745":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1746":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1747":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1748":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1749":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1750":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1751":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1752":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1753":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1754":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1755":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1756":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1757":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1758":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1759":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1760":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1761":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1762":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1763":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1764":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1765":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1766":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1767":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1768":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1769":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_OE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1770":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1771":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1772":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1773":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1774":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1775":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1776":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1777":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_RW":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1778":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1779":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1780":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1781":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1782":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1783":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1784":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1785":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1786":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1787":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1788":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1789":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1790":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1791":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1792":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1793":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1794":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1795":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1796":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1797":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1798":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1799":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1800":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1801":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1802":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET_MDC":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1803":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1804":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1805":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1806":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1807":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1808":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1809":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1810":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1811":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1812":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1813":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1814":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1815":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1816":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1817":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1818":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1819":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1820":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1821":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1822":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1823":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1824":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1825":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1826":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1827":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1828":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1829":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1830":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1831":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1832":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1833":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1834":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1835":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1836":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1837":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1838":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1839":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1840":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1841":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1842":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1843":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1844":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1845":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1846":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1847":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1848":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1849":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1850":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1851":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1852":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1853":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1854":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1855":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1856":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1857":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1858":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1859":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1860":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1861":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1862":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1863":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1864":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1865":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1866":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1867":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1868":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1869":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1870":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1871":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1872":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1873":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1874":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1875":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1876":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1877":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1878":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1879":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1880":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1881":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1882":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1883":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1884":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1885":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1886":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1887":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1888":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1889":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1890":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1891":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1892":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1893":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1894":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1895":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1896":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1897":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1898":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_16":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1899":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1900":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1901":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1902":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1903":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1904":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1905":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1906":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_17":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1907":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1908":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1909":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1910":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1911":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1912":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1913":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1914":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_18":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1915":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1916":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1917":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1918":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1919":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1920":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1921":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1922":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_19":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1923":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1924":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1925":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1926":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1927":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1928":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1929":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1930":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1931":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1932":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1933":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1934":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1935":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1936":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1937":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1938":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1939":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1940":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1941":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1942":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1943":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1944":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1945":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1946":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1947":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1948":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1949":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1950":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1951":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1952":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1953":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1954":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1955":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1956":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1957":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1958":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1959":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1960":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1961":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1962":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1963":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1964":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1965":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1966":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1967":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1968":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1969":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1970":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1971":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1972":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1973":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1974":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1975":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1976":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1977":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1978":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_8":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1979":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1980":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1981":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1982":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1983":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1984":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1985":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1986":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_9":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1987":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1988":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1989":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1990":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1991":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1992":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1993":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1994":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1995":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1996":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1997":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1998":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG1999":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2000":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2001":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2002":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2003":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2004":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2005":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2006":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2007":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2008":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2009":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2010":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2011":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2012":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2013":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2014":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2015":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2016":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2017":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2018":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2019":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2020":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2021":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2022":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2023":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2024":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2025":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2026":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2027":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2028":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2029":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2030":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2031":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2032":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2033":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2034":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG2035":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2036":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2037":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2038":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2039":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2040":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2041":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2042":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2043":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2044":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2045":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2046":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2047":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2048":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2049":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2050":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2051":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2052":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2053":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2054":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2055":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2056":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2057":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2058":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2059":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2060":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2061":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2062":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2063":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2064":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2065":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2066":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2067":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2068":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2069":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2070":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2071":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2072":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2073":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2074":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2075":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2076":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2077":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2078":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2079":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2080":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2081":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2082":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2083":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2084":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2085":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2086":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2087":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2088":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2089":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2090":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2091":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2092":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2093":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2094":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2095":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2096":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2097":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2098":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2099":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2100":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2101":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2102":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2103":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2104":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2105":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2106":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2107":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2108":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2109":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2110":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2111":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2112":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2113":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2114":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2115":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2116":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2117":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2118":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2119":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2120":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2121":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2122":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_2123":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2124":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2125":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2126":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2127":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2128":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2129":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2130":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2131":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2132":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2133":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2134":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2135":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2136":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2137":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2138":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2139":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2140":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2141":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2142":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2143":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2144":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2145":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2146":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2147":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2148":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2149":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2150":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2151":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2152":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2153":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2154":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2155":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2156":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2157":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2158":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2159":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2160":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2161":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2162":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2163":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2164":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2165":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2166":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2167":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2168":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2169":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2170":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2171":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2172":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2173":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2174":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2175":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2176":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2177":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2178":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2179":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2180":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2181":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2182":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2183":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2184":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2185":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2186":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2187":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2188":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2189":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2190":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2191":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2192":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2193":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2194":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2195":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2196":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2197":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2198":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2199":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2200":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2201":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2202":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2203":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2204":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2205":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2206":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2207":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2208":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2209":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2210":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2211":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2212":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2213":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2214":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2215":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2216":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2217":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2218":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2219":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2220":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2221":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2222":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2223":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2224":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2225":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2226":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2227":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2228":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2229":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2230":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2231":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2232":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2233":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2234":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2235":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2236":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2237":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2238":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2239":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2240":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2241":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2242":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2243":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2244":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2245":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2246":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2247":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2248":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2249":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2250":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2251":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2252":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2253":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2254":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2255":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2256":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2257":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2258":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2259":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMI2260":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2261":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2262":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2263":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2264":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2265":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2266":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2267":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2268":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2269":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMI2270":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2271":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2272":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2273":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2274":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2275":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2276":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2277":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2278":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2279":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMI2280":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2281":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2282":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2283":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2284":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2285":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2286":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2287":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2288":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2289":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMI2290":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2291":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2292":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2293":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2294":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2295":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2296":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2297":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2298":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2299":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMI2300":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2301":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2302":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2303":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2304":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2305":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2306":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2307":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2308":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2309":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMI2310":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2311":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2312":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2313":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2314":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2315":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2316":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2317":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2318":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2319":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMI2320":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2321":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2322":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2323":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2324":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2325":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2326":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2327":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2328":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2329":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMI2330":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2331":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2332":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2333":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2334":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2335":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2336":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2337":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2338":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2339":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMI2340":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2341":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2342":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2343":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2344":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2345":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2346":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2347":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2348":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2349":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMI2350":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2351":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2352":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2353":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2354":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2355":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2356":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2357":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2358":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2359":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMI2360":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2361":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2362":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2363":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2364":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2365":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2366":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2367":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2368":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2369":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMI2370":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2371":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2372":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2373":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2374":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2375":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2376":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2377":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2378":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMI2379":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2380":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2381":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2382":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2383":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2384":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2385":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2386":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2387":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2388":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2389":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2390":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2391":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2392":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2393":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2394":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2395":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2396":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2397":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2398":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2399":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2400":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2401":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2402":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2403":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2404":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2405":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2406":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2407":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2408":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2409":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2410":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2411":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2412":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2413":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2414":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2415":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2416":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2417":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2418":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2419":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2420":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2421":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2422":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2423":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2424":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2425":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2426":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2427":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2428":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2429":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2430":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2431":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2432":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2433":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2434":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2435":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2436":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2437":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2438":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2439":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2440":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2441":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2442":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2443":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2444":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2445":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2446":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2447":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2448":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2449":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2450":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2451":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2452":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2453":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2454":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2455":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2456":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2457":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2458":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2459":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2460":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2461":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2462":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2463":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2464":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2465":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2466":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2467":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2468":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2469":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2470":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2471":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2472":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2473":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2474":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2475":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2476":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2477":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2478":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2479":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2480":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2481":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2482":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2483":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2484":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2485":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2486":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2487":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2488":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2489":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2490":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2491":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2492":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2493":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2494":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2495":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2496":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2497":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2498":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2499":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2500":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2501":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2502":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2503":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2504":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2505":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2506":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2507":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2508":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2509":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2510":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2511":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2512":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2513":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2514":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2515":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2516":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2517":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2518":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2519":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2520":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2521":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2522":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2523":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2524":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2525":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2526":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2527":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2528":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2529":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2530":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2531":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2532":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2533":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2534":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2535":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2536":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2537":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2538":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2539":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2541":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2542":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2543":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2544":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2545":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2546":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2547":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2548":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2550":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2552":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2553":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2555":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_RST":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2556":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2557":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2558":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2559":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2561":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2562":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2563":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2564":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2565":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2566":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2568":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2569":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2570":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2571":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2573":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2574":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2575":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2577":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2579":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2580":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2582":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2583":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2584":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2585":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2586":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2587":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2588":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2589":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2590":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2591":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2592":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2593":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2594":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2595":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2596":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2597":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2598":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2599":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2600":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2601":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2602":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2603":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2604":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2605":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2606":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2607":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2608":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2609":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2610":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2611":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2612":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2613":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2614":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2615":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2616":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2617":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2618":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2619":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2620":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2621":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2622":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2623":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2624":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2625":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2626":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2627":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2628":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2629":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2630":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2631":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2632":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2633":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2634":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2635":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2636":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2637":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2638":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2639":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2640":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2641":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2642":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2643":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B7DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_ADDDS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_ADDD2644":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRM2645":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRM2646":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRPKE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRP2647":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRPK":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRP2648":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRHYS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRH2649":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRMODE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRM2650":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B0DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDR_2651":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDR_2652":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_CTLDS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_CTLD2653":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B1DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDR_2654":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B2DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B3DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B4DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B5DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_RGMI2655":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_RGMI2656":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B6DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USB_OTG_ID_SELECT_INPUT":\
    line="B_IOMUXC_USB_OTG_ID_SELECT_I2657":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ASRC_ASRCK_CLOCK_6_2658":\
    line="B_IOMUXC_ASRC_ASRCK_CLOCK_6_2659":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_DA_2660":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_DA_2661":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_DB_2662":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_DB_2663":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_RXC2664":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_RXC2665":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_RXF2666":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_RXF2667":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_TXC2668":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_TXC2669":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_TXF2670":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_TXF2671":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_DA_2672":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_DA_2673":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_DB_2674":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_DB_2675":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_RXC2676":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_RXC2677":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_RXF2678":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_RXF2679":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_TXC2680":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_TXC2681":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_TXF2682":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_TXF2683":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CAN1_IPP_IND_CANRX_2684":\
    line="B_IOMUXC_CAN1_IPP_IND_CANRX_2685":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CAN2_IPP_IND_CANRX_2686":\
    line="B_IOMUXC_CAN2_IPP_IND_CANRX_2687":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CCM_IPP_DI1_CLK_SEL2688":\
    line="B_IOMUXC_CCM_IPP_DI1_CLK_SEL2689":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CCM_PMIC_VFUNCIONAL2690":\
    line="B_IOMUXC_CCM_PMIC_VFUNCIONAL2691":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_CSPI_CLK2692":\
    line="B_IOMUXC_ECSPI1_IPP_CSPI_CLK2693":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_MISO2694":\
    line="B_IOMUXC_ECSPI1_IPP_IND_MISO2695":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_MOSI2696":\
    line="B_IOMUXC_ECSPI1_IPP_IND_MOSI2697":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_SS_B2698":\
    line="B_IOMUXC_ECSPI1_IPP_IND_SS_B2699":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_SS_B2700":\
    line="B_IOMUXC_ECSPI1_IPP_IND_SS_B2701":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_SS_B2702":\
    line="B_IOMUXC_ECSPI1_IPP_IND_SS_B2703":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_SS_B2704":\
    line="B_IOMUXC_ECSPI1_IPP_IND_SS_B2705":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_CSPI_CLK2706":\
    line="B_IOMUXC_ECSPI2_IPP_CSPI_CLK2707":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_IND_MISO2708":\
    line="B_IOMUXC_ECSPI2_IPP_IND_MISO2709":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_IND_MOSI2710":\
    line="B_IOMUXC_ECSPI2_IPP_IND_MOSI2711":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_IND_SS_B2712":\
    line="B_IOMUXC_ECSPI2_IPP_IND_SS_B2713":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_IND_SS_B2714":\
    line="B_IOMUXC_ECSPI2_IPP_IND_SS_B2715":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_IPP_IND_SS_B2716":\
    line="B_IOMUXC_ECSPI4_IPP_IND_SS_B2717":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPG_CLK_RMII_S2718":\
    line="B_IOMUXC_ENET_IPG_CLK_RMII_S2719":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_M2720":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_M2721":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_R2722":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_R2723":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_R2724":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_R2725":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_R2726":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_R2727":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_R2728":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_R2729":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_R2730":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_R2731":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_R2732":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_R2733":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_FSR_SE2734":\
    line="B_IOMUXC_ESAI_IPP_IND_FSR_SE2735":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_FST_SE2736":\
    line="B_IOMUXC_ESAI_IPP_IND_FST_SE2737":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_HCKR_S2738":\
    line="B_IOMUXC_ESAI_IPP_IND_HCKR_S2739":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_HCKT_S2740":\
    line="B_IOMUXC_ESAI_IPP_IND_HCKT_S2741":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SCKR_S2742":\
    line="B_IOMUXC_ESAI_IPP_IND_SCKR_S2743":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SCKT_S2744":\
    line="B_IOMUXC_ESAI_IPP_IND_SCKT_S2745":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SDO0_S2746":\
    line="B_IOMUXC_ESAI_IPP_IND_SDO0_S2747":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SDO1_S2748":\
    line="B_IOMUXC_ESAI_IPP_IND_SDO1_S2749":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SDO2_S2750":\
    line="B_IOMUXC_ESAI_IPP_IND_SDO2_S2751":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SDO3_S2752":\
    line="B_IOMUXC_ESAI_IPP_IND_SDO3_S2753":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SDO4_S2754":\
    line="B_IOMUXC_ESAI_IPP_IND_SDO4_S2755":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SDO5_S2756":\
    line="B_IOMUXC_ESAI_IPP_IND_SDO5_S2757":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_HDMI_TX_ICECIN_SELE2758":\
    line="B_IOMUXC_HDMI_TX_ICECIN_SELE2759":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_HDMI_TX_II2C_MSTH132760":\
    line="B_IOMUXC_HDMI_TX_II2C_MSTH132761":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_HDMI_TX_II2C_MSTH132762":\
    line="B_IOMUXC_HDMI_TX_II2C_MSTH132763":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C1_IPP_SCL_IN_SEL2764":\
    line="B_IOMUXC_I2C1_IPP_SCL_IN_SEL2765":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C1_IPP_SDA_IN_SEL2766":\
    line="B_IOMUXC_I2C1_IPP_SDA_IN_SEL2767":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C2_IPP_SCL_IN_SEL2768":\
    line="B_IOMUXC_I2C2_IPP_SCL_IN_SEL2769":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C2_IPP_SDA_IN_SEL2770":\
    line="B_IOMUXC_I2C2_IPP_SDA_IN_SEL2771":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C3_IPP_SCL_IN_SEL2772":\
    line="B_IOMUXC_I2C3_IPP_SCL_IN_SEL2773":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C3_IPP_SDA_IN_SEL2774":\
    line="B_IOMUXC_I2C3_IPP_SDA_IN_SEL2775":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C4_IPP_SCL_IN_SEL2776":\
    line="B_IOMUXC_I2C4_IPP_SCL_IN_SEL2777":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C4_IPP_SDA_IN_SEL2778":\
    line="B_IOMUXC_I2C4_IPP_SDA_IN_SEL2779":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2780":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2781":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2782":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2783":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2784":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2785":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2786":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2787":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2788":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2789":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2790":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2791":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2792":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2793":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2794":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2795":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2796":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2797":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2798":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2799":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2800":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2801":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2802":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2803":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2804":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2805":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU1_IPP_IND_SENS1_2806":\
    line="B_IOMUXC_IPU1_IPP_IND_SENS1_2807":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_5_S2808":\
    line="B_IOMUXC_KPP_IPP_IND_COL_5_S2809":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_6_S2810":\
    line="B_IOMUXC_KPP_IPP_IND_COL_6_S2811":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_7_S2812":\
    line="B_IOMUXC_KPP_IPP_IND_COL_7_S2813":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_5_S2814":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_5_S2815":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_6_S2816":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_6_S2817":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_7_S2818":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_7_S2819":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_LCDIF_LCDIF_BUSY_SE2820":\
    line="B_IOMUXC_LCDIF_LCDIF_BUSY_SE2821":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MLB_MLB_CLK_IN_SELE2822":\
    line="B_IOMUXC_MLB_MLB_CLK_IN_SELE2823":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MLB_MLB_DATA_IN_SEL2824":\
    line="B_IOMUXC_MLB_MLB_DATA_IN_SEL2825":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MLB_MLB_SIG_IN_SELE2826":\
    line="B_IOMUXC_MLB_MLB_SIG_IN_SELE2827":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SDMA_EVENTS_14_SELE2828":\
    line="B_IOMUXC_SDMA_EVENTS_14_SELE2829":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SDMA_EVENTS_15_SELE2830":\
    line="B_IOMUXC_SDMA_EVENTS_15_SELE2831":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SPDIF_SPDIF_IN1_SEL2832":\
    line="B_IOMUXC_SPDIF_SPDIF_IN1_SEL2833":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SPDIF_TX_CLK2_SELEC2834":\
    line="B_IOMUXC_SPDIF_TX_CLK2_SELEC2835":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART1_IPP_UART_RTS_2836":\
    line="B_IOMUXC_UART1_IPP_UART_RTS_2837":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART1_IPP_UART_RXD_2838":\
    line="B_IOMUXC_UART1_IPP_UART_RXD_2839":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART2_IPP_UART_RTS_2840":\
    line="B_IOMUXC_UART2_IPP_UART_RTS_2841":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART2_IPP_UART_RXD_2842":\
    line="B_IOMUXC_UART2_IPP_UART_RXD_2843":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART3_IPP_UART_RTS_2844":\
    line="B_IOMUXC_UART3_IPP_UART_RTS_2845":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART3_IPP_UART_RXD_2846":\
    line="B_IOMUXC_UART3_IPP_UART_RXD_2847":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART4_IPP_UART_RTS_2848":\
    line="B_IOMUXC_UART4_IPP_UART_RTS_2849":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART4_IPP_UART_RXD_2850":\
    line="B_IOMUXC_UART4_IPP_UART_RXD_2851":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART5_IPP_UART_RTS_2852":\
    line="B_IOMUXC_UART5_IPP_UART_RTS_2853":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART5_IPP_UART_RXD_2854":\
    line="B_IOMUXC_UART5_IPP_UART_RXD_2855":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USB_IPP_IND_OTG_OC_2856":\
    line="B_IOMUXC_USB_IPP_IND_OTG_OC_2857":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USB_IPP_IND_H1_OC_S2858":\
    line="B_IOMUXC_USB_IPP_IND_H1_OC_S2859":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC1_IPP_CARD_CLK2860":\
    line="B_IOMUXC_USDHC1_IPP_CARD_CLK2861":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC1_IPP_WP_ON_SE2862":\
    line="B_IOMUXC_USDHC1_IPP_WP_ON_SE2863":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC2_IPP_CARD_CLK2864":\
    line="B_IOMUXC_USDHC2_IPP_CARD_CLK2865":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC3_IPP_CARD_CLK2866":\
    line="B_IOMUXC_USDHC3_IPP_CARD_CLK2867":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC4_IPP_CARD_CLK2868":\
    line="B_IOMUXC_USDHC4_IPP_CARD_CLK2869":\
    line="$$":\
  }\
  :ARM_config={}\
}
