
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.190383                       # Number of seconds simulated
sim_ticks                                190383048500                       # Number of ticks simulated
final_tick                               16634784961500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59173                       # Simulator instruction rate (inst/s)
host_op_rate                                    77801                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              112654552                       # Simulator tick rate (ticks/s)
host_mem_usage                                2861096                       # Number of bytes of host memory used
host_seconds                                  1689.97                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     131480904                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst               704                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         172209728                       # Number of bytes read from this memory
system.physmem.bytes_read::total            172210432                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          704                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total             704                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     82562496                       # Number of bytes written to this memory
system.physmem.bytes_written::total          82562496                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 11                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2690777                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2690788                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1290039                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1290039                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 3698                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            904543390                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               904547087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            3698                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               3698                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         433665164                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              433665164                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         433665164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                3698                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           904543390                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1338212252                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2688030                       # number of replacements
system.l2.tagsinuse                       4089.318292                       # Cycle average of tags in use
system.l2.total_refs                          2349669                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2692125                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.872793                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16445374124000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             9.114277                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.026400                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            4080.177615                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.002225                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000006                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.996137                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.998369                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               584445                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  584445                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1766675                       # number of Writeback hits
system.l2.Writeback_hits::total               1766675                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               8735                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8735                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                593180                       # number of demand (read+write) hits
system.l2.demand_hits::total                   593180                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               593180                       # number of overall hits
system.l2.overall_hits::total                  593180                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            2690665                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2690676                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              112                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 112                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2690777                       # number of demand (read+write) misses
system.l2.demand_misses::total                2690788                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 11                       # number of overall misses
system.l2.overall_misses::cpu.data            2690777                       # number of overall misses
system.l2.overall_misses::total               2690788                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst       598500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 148226124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    148226723000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      5881500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5881500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst        598500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  148232006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     148232604500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst       598500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 148232006000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    148232604500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          3275110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3275121                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1766675                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1766675                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           8847                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8847                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                11                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3283957                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3283968                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               11                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3283957                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3283968                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.821550                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.821550                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.012660                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012660                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.819370                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.819371                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.819370                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.819371                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 54409.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 55089.029849                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 55089.027070                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52513.392857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52513.392857                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 54409.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 55088.922642                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 55088.919863                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 54409.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 55088.922642                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 55088.919863                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1290039                       # number of writebacks
system.l2.writebacks::total                   1290039                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       2690665                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2690676                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          112                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            112                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2690777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2690788                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2690777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2690788                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst       464000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 115507731000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 115508195000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      4495500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4495500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst       464000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 115512226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 115512690500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst       464000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 115512226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 115512690500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.821550                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.821550                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.012660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012660                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.819370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.819371                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.819370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.819371                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 42181.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 42929.064376                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42929.061321                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40138.392857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40138.392857                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 42181.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42928.948218                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42928.945164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 42181.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42928.948218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42928.945164                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 8667285                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8667285                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            200082                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2963925                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2962826                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.962921                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        380766097                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10056850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      101236900                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     8667285                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2962826                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      38808325                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  400445                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              166549055                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10006116                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1180                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          215614578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.617499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.408144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                176821372     82.01%     82.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7090817      3.29%     85.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   365848      0.17%     85.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    26888      0.01%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 31309653     14.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            215614578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.022763                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.265877                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 39436412                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             137258813                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  23444951                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              15274051                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 200348                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              132849663                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 200348                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 45227041                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               101505788                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  23056747                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              45624653                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              132289587                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               33263137                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           159690152                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             403508068                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        403508068                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             158232972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1457178                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  73711091                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             24205897                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24355770                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 8                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  131944772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 131864613                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined          236879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       448336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     215614578                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.611576                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.836306                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           122766133     56.94%     56.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            64408063     29.87%     86.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18064261      8.38%     95.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10176456      4.72%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              199665      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       215614578                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   28441    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83302956     63.17%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             24205873     18.36%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24355770     18.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              131864613                       # Type of FU issued
system.cpu.iq.rate                           0.346314                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       28441                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000216                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          479372245                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         132181666                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    131630197                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              131893040                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads               12                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       108110                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          473                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 200348                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                41475733                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2547619                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           131944772                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            163258                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              24205897                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24355770                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 697559                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          50060                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       150022                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               200082                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             131692428                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              24176473                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            172185                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     48532057                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8581316                       # Number of branches executed
system.cpu.iew.exec_stores                   24355584                       # Number of stores executed
system.cpu.iew.exec_rate                     0.345862                       # Inst execution rate
system.cpu.iew.wb_sent                      131630219                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     131630197                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  50678292                       # num instructions producing a value
system.cpu.iew.wb_consumers                  66222387                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.345698                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.765274                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          463888                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            200082                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    215414230                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.610363                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.828137                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    118876335     55.18%     55.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     74173389     34.43%     89.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     10516211      4.88%     94.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11118087      5.16%     99.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       730208      0.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    215414230                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              131480904                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       48453082                       # Number of memory references committed
system.cpu.commit.loads                      24097786                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8581311                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 131480903                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                730208                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    346628814                       # The number of ROB reads
system.cpu.rob.rob_writes                   264089935                       # The number of ROB writes
system.cpu.timesIdled                         2213082                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       165151519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     131480904                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.807661                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.807661                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.262628                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.262628                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                336717636                       # number of integer regfile reads
system.cpu.int_regfile_writes               158382421                       # number of integer regfile writes
system.cpu.misc_regfile_reads                65601692                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 10.947506                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10006105                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     11                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               909645.909091                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      10.947506                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.042764                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.042764                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10006105                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10006105                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10006105                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10006105                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10006105                       # number of overall hits
system.cpu.icache.overall_hits::total        10006105                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           11                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            11                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           11                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             11                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           11                       # number of overall misses
system.cpu.icache.overall_misses::total            11                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst       631500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       631500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst       631500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       631500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst       631500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       631500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10006116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10006116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10006116                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10006116                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10006116                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10006116                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57409.090909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57409.090909                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 57409.090909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57409.090909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 57409.090909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57409.090909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           11                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           11                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst       609500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       609500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst       609500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       609500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst       609500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       609500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55409.090909                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55409.090909                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55409.090909                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55409.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55409.090909                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55409.090909                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                3283701                       # number of replacements
system.cpu.dcache.tagsinuse                255.976931                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 44803387                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                3283957                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  13.643110                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16444471820000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.976931                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999910                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999910                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20456956                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20456956                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     24346431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24346431                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      44803387                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44803387                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     44803387                       # number of overall hits
system.cpu.dcache.overall_hits::total        44803387                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3719483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3719483                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8862                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8862                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3728345                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3728345                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3728345                       # number of overall misses
system.cpu.dcache.overall_misses::total       3728345                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 181164478000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 181164478000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    119870000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    119870000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 181284348000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 181284348000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 181284348000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 181284348000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     24176439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24176439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     24355293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24355293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     48531732                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48531732                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     48531732                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48531732                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.153847                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.153847                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000364                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000364                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.076823                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076823                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.076823                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076823                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 48706.897706                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48706.897706                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13526.292033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13526.292033                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 48623.276011                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48623.276011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 48623.276011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48623.276011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1235                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.285714                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1766675                       # number of writebacks
system.cpu.dcache.writebacks::total           1766675                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       444373                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       444373                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       444388                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       444388                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       444388                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       444388                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3275110                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3275110                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8847                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8847                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3283957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3283957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3283957                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3283957                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 157897385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 157897385000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    102084500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102084500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 157999469500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 157999469500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 157999469500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 157999469500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.135467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.135467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.067666                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067666                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.067666                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067666                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48211.322673                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48211.322673                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11538.883237                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11538.883237                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48112.526900                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48112.526900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 48112.526900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48112.526900                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
