// Seed: 1485172615
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input wire id_2,
    output tri0 id_3
);
  wire id_5;
  wire id_6, id_7, id_8;
  wire id_9;
  id_10(
      -1'd0, 1
  );
  wire id_11, id_12;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input wire id_2,
    output wand id_3,
    input wand id_4,
    input wand id_5,
    output supply0 id_6,
    input tri id_7,
    output tri0 id_8,
    input tri1 id_9
);
  id_11(
      id_6, -1
  );
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_8
  );
  assign id_1 = -1;
endmodule
