<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>
defines: 
time_elapsed: 0.008s
ram usage: 11288 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 -e memMod <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p751.sv</a>
proc %memMod.always.285.0 (i1$ %clk, i1$ %avail, i1$ %a.req) -&gt; (i1$ %a.gnt) {
init:
    %clk.prb = prb i1$ %clk
    wait %check, %clk
check:
    %clk.prb1 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk.prb, %0
    %2 = neq i1 %clk.prb1, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %3 = const time 0s 1d
    %a.req.prb = prb i1$ %a.req
    %avail.prb = prb i1$ %avail
    %4 = and i1 %a.req.prb, %avail.prb
    drv i1$ %a.gnt, %4, %3
    br %init
}

entity @memMod (i1$ %clk) -&gt; (i1$ %a.req, i1$ %a.gnt, i8$ %a.addr, i8$ %a.data, i2$ %a.mode, i1$ %a.start, i1$ %a.rdy) {
    %0 = const i1 0
    %avail = sig i1 %0
    inst %memMod.always.285.0 (i1$ %clk, i1$ %avail, i1$ %a.req) -&gt; (i1$ %a.gnt)
    %1 = const time 0s
    drv i1$ %a.req, %0, %1
    %2 = const i8 0
    drv i8$ %a.addr, %2, %1
    drv i8$ %a.data, %2, %1
    %3 = const i2 0
    drv i2$ %a.mode, %3, %1
    drv i1$ %a.start, %0, %1
    drv i1$ %a.rdy, %0, %1
}

</pre>
</body>