Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 13 01:38:52 2024
| Host         : ushita37 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file video_control_sets_placed.rpt
| Design       : video
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            9 |
| No           | No                    | Yes                    |              28 |            7 |
| No           | Yes                   | No                     |              25 |           10 |
| Yes          | No                    | No                     |            2059 |         1113 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             170 |           65 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------+--------------------------+------------------+----------------+--------------+
|    Clock Signal    |         Enable Signal        |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+------------------------------+--------------------------+------------------+----------------+--------------+
|  CLK25M_BUFG       | VGAtiming/hsync_i_2_n_0      | VGAtiming/hsync0         |                1 |              2 |         2.00 |
|  CLK25M_BUFG       | VGAtiming/vsync_i_1_n_0      | SW_IBUF[15]              |                1 |              2 |         2.00 |
|  CLK100M_IBUF_BUFG |                              |                          |                1 |              2 |         2.00 |
|  CLK25M_BUFG       | color/chat1/Btnu_flag_reg[0] |                          |                2 |              4 |         2.00 |
|  CLK25M_BUFG       | color/chat1/Btnu_flag_reg[0] | color/chat1/SW[14]_0     |                2 |              5 |         2.50 |
|  CLK25M_BUFG       | color/chat1/buffer_0         |                          |                3 |              8 |         2.67 |
|  CLK25M_BUFG       | VGAtiming/VCnt[10]_i_1_n_0   | SW_IBUF[15]              |                6 |             11 |         1.83 |
|  CLK25M_BUFG       |                              |                          |                8 |             14 |         1.75 |
|  CLK25M_BUFG       |                              | SW_IBUF[15]              |               10 |             25 |         2.50 |
|  CLK25M_BUFG       |                              | color/chat1/SW[14]       |                7 |             28 |         4.00 |
|  CLK25M_BUFG       | color/chat1/SW[14]           | color/counter[0]_i_1_n_0 |                8 |             32 |         4.00 |
|  CLK25M_BUFG       | color/chat1/y                | color/y2[4]_i_1_n_0      |               47 |            118 |         2.51 |
|  CLK25M_BUFG       | color/p_0_in__0[2047]        |                          |             1108 |           2047 |         1.85 |
+--------------------+------------------------------+--------------------------+------------------+----------------+--------------+


