_WDWORD(0xC0000000, 0xA5C0F17B)  // pds unlock
_WDWORD(0xC0000068, 0x03000030)  // disable ECC

// LPDDR specific part

/* reconfigure SSCG */
// _WDWORD(0xC0000000, 0xA5C0F17B)  // pds unlock
// _WDWORD(0xC0000050, 0x00202142)  // modulation direction is down spread
// target sleep 1
// _WDWORD(0xC0000000, 0xA5C0F17B)  // pds unlock
// _WDWORD(0xC0000050, 0x00202143)  // trigger new setting by reset to 1 to change MODTYPE
// target sleep 1

_WDWORD(0xC0000000, 0xA5C0F17B)  // pds unlock
_WDWORD(0xC0000024, 0x001D3FC8)  // enable LPDDR-clock

_WDWORD(0xC0302294, 0x00000001)  // SDRAM 32 bit

/* DDR-pin configuration */
_WDWORD(0xC0302028, 0x22002200)  // pins DDR_CAS  and DDR_CS
_WDWORD(0xC030202C, 0x22002200)  // pins DDR_CKE  and DDR_CK
_WDWORD(0xC0302030, 0x22002200)  // pins DDR_CKN  and DDR_BA0
_WDWORD(0xC0302024, 0x22002200)  // pins DDR_WE   and DDR_RAS

_WDWORD(0xC0302000, 0x22002200)  // pins DDR_DQ0  and DDR_DQ1
_WDWORD(0xC0302004, 0x22002200)  // pins DDR_DQ2  and DDR_DQ3
_WDWORD(0xC0302008, 0x22002200)  // pins DDR_DQ4  and DDR_DQ5
_WDWORD(0xC030200C, 0x22002200)  // pins DDR_DQ6  and DDR_DQ7
_WDWORD(0xC0302010, 0x22002200)  // pins DDR_DQ8  and DDR_DQ9
_WDWORD(0xC0302014, 0x22002200)  // pins DDR_DQ10 and DDR_DQ11
_WDWORD(0xC0302018, 0x22002200)  // pins DDR_DQ12 and DDR_DQ13
_WDWORD(0xC030201C, 0x22002200)  // pins DDR_DQ14 and DDR_DQ15
_WDWORD(0xC0302020, 0x22002200)  // pins DDR_DM0  and DDR_DM1
_WDWORD(0xC0302034, 0x22002200)  // pins DDR_BA1  and DDR_A0
_WDWORD(0xC0302038, 0x22002200)  // pins DDR_A1   and DDR_A2
_WDWORD(0xC030203C, 0x22002200)  // pins DDR_A3   and DDR_A4
_WDWORD(0xC0302040, 0x22002200)  // pins DDR_A5   and DDR_A6
_WDWORD(0xC0302044, 0x22002200)  // pins DDR_A7   and DDR_A8
_WDWORD(0xC0302048, 0x22002200)  // pins DDR_A9   and DDR_A10
_WDWORD(0xC030204C, 0x22002200)  // pins DDR_A11  and DDR_A12
_WDWORD(0xC0302050, 0x22002200)  // pins DDR_A13  and DDR_DQS0
_WDWORD(0xC0302054, 0x00002200)  // pins DDR_DQS1
_WDWORD(0xC0302060, 0x22002200)  // pins DDR_DQS2 and DDR_DQS3
_WDWORD(0xC0302064, 0x22002200)  // pins DDR_DM2  and DDR_DM3
_WDWORD(0xC0302068, 0x22002200)  // pins DDR_DQ16 and DDR_DQ17
_WDWORD(0xC030206C, 0x22002200)  // pins DDR_DQ18 and DDR_DQ19
_WDWORD(0xC0302070, 0x22002200)  // pins DDR_DQ20 and DDR_DQ21
_WDWORD(0xC0302074, 0x22002200)  // pins DDR_DQ22 and DDR_DQ23
_WDWORD(0xC0302078, 0x22002200)  // pins DDR_DQ24 and DDR_DQ25
_WDWORD(0xC030207C, 0x22002200)  // pins DDR_DQ26 and DDR_DQ27
_WDWORD(0xC0302080, 0x22002200)  // pins DDR_DQ28 and DDR_DQ29
_WDWORD(0xC0302084, 0x22002200)  // pins DDR_DQ30 and DDR_DQ31

/* Memory Controller Initialization*/
_WDWORD(0xC0D0104C, 0x000002D4)  // memory_cfg2
_WDWORD(0xC0D01304, 0x03FF03FF)  // user_config
_WDWORD(0xC0D01308, 0x03FF73FF)  // user_config1
_WDWORD(0xC0D01014, 0x00000006)  // t_cas
_WDWORD(0xC0D01018, 0x00000001)  // dqss
_WDWORD(0xC0D0101C, 0x00000002)  // t_mrd
_WDWORD(0xC0D01020, 0x00000007)  // t_ras
_WDWORD(0xC0D01024, 0x0000000B)  // t_rc
_WDWORD(0xC0D01028, 0x00000003)  // t_rcd
_WDWORD(0xC0D0102C, 0x00000212)  // t_rfc
_WDWORD(0xC0D01030, 0x0000001D)  // t_rp
_WDWORD(0xC0D01034, 0x00000002)  // t_rrd
_WDWORD(0xC0D01038, 0x00000003)  // t_wr
_WDWORD(0xC0D0103C, 0x00000002)  // t_wtr
_WDWORD(0xC0D01040, 0x00000001)  // t_xp
_WDWORD(0xC0D01044, 0x0000000C)  // t_xsr
_WDWORD(0xC0D01048, 0x00000014)  // t_esr
_WDWORD(0xC0D01010, 0x000004B0)  // setrefresh_prd
_WDWORD(0xC0D01200, 0x0001003E)  // setchip_cfg
_WDWORD(0xC0D0100C, 0x000C8009)  // setmemory_cfg

/* memory device initialisation */
_WDWORD(0xC0D01008, 0x000C0000)  // NOP
_WDWORD(0xC0D01008, 0x00000000)  // PRECHARGEALL
_WDWORD(0xC0D01008, 0x00040000)  // AUTOREFRESH
_WDWORD(0xC0D01008, 0x00040000)  // AUTOREFRESH
_WDWORD(0xC0D01008, 0x00080031)  // Configure Mode Registers
_WDWORD(0xC0D01008, 0x000A0020)  // Configure Extended Mode Registers

_WDWORD(0xc0d01004, 0x00000000)  // go


LOAD ..\out\ram.axf INCREMENTAL  // Download

SP = 0x830000                    // Setup Stack Pointer
PC = 0x00                        // Setup Program Counter
