void __init mx27_map_io(void)\r\n{\r\niotable_init(imx27_io_desc, ARRAY_SIZE(imx27_io_desc));\r\n}\r\nvoid __init imx27_init_early(void)\r\n{\r\nmxc_set_cpu_type(MXC_CPU_MX27);\r\nmxc_arch_reset_init(MX27_IO_ADDRESS(MX27_WDOG_BASE_ADDR));\r\nimx_iomuxv1_init(MX27_IO_ADDRESS(MX27_GPIO_BASE_ADDR),\r\nMX27_NUM_GPIO_PORT);\r\n}\r\nvoid __init mx27_init_irq(void)\r\n{\r\nmxc_init_irq(MX27_IO_ADDRESS(MX27_AVIC_BASE_ADDR));\r\n}\r\nvoid __init imx27_soc_init(void)\r\n{\r\nmxc_register_gpio("imx21-gpio", 0, MX27_GPIO1_BASE_ADDR, SZ_256, MX27_INT_GPIO, 0);\r\nmxc_register_gpio("imx21-gpio", 1, MX27_GPIO2_BASE_ADDR, SZ_256, MX27_INT_GPIO, 0);\r\nmxc_register_gpio("imx21-gpio", 2, MX27_GPIO3_BASE_ADDR, SZ_256, MX27_INT_GPIO, 0);\r\nmxc_register_gpio("imx21-gpio", 3, MX27_GPIO4_BASE_ADDR, SZ_256, MX27_INT_GPIO, 0);\r\nmxc_register_gpio("imx21-gpio", 4, MX27_GPIO5_BASE_ADDR, SZ_256, MX27_INT_GPIO, 0);\r\nmxc_register_gpio("imx21-gpio", 5, MX27_GPIO6_BASE_ADDR, SZ_256, MX27_INT_GPIO, 0);\r\npinctrl_provide_dummies();\r\nimx_add_imx_dma();\r\nplatform_device_register_simple("imx21-audmux", 0, imx27_audmux_res,\r\nARRAY_SIZE(imx27_audmux_res));\r\n}
