#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 05:07:13 2025
# Process ID: 100833
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2631.117 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.113 ; gain = 113.992 ; free physical = 546874 ; free virtual = 637010
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 100844
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2823.602 ; gain = 391.621 ; free physical = 558613 ; free virtual = 648749
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1000/reduction-in1000-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3207.602 ; gain = 775.621 ; free physical = 563344 ; free virtual = 653486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3207.602 ; gain = 775.621 ; free physical = 562053 ; free virtual = 652194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3215.605 ; gain = 783.625 ; free physical = 561952 ; free virtual = 652093
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3955.262 ; gain = 1523.281 ; free physical = 562692 ; free virtual = 652839
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 40    
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               16 Bit    Registers := 1350  
	               12 Bit    Registers := 270   
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1486  
	   2 Input   15 Bit        Muxes := 1494  
	   2 Input   12 Bit        Muxes := 1916  
	   2 Input   10 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 96    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[2]' (FDE) to 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[4]' (FDE) to 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[5]' (FDE) to 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[7]' (FDE) to 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[8]' (FDE) to 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i68_i_i_i_1_reg_60251_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i68_i_i_i_reg_60246_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i945_i_i_reg_60396_reg[15]' (FDE) to 'agg_tmp3_i_i627_i_i628_i_reg_60466_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60141_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60141_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60141_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60141_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60141_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60141_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60141_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60141_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[8]' (FDE) to 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60141_reg[8]' (FDE) to 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60141_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60141_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_1_reg_60181_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_1_reg_60141_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i_i186_i_i_i_reg_60176_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i260_i_i_i_reg_60136_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i_i_i_reg_60376_reg[15]' (FDE) to 'agg_tmp3_i_i627_i_i628_i_reg_60466_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i_i_i_i_i_reg_58036_reg[15]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i1209_i_i_reg_58556_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59661_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i454_i_1_reg_59561_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[2]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59661_reg[3]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59661_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i454_i_1_reg_59561_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[3]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59661_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i454_i_1_reg_59561_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59661_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i454_i_1_reg_59561_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i454_i_1_reg_59561_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59661_reg[6]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59661_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i454_i_1_reg_59561_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[6]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59661_reg[7]' (FDE) to 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59661_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i454_i_1_reg_59561_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i454_i_1_reg_59561_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59661_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i454_i_1_reg_59561_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59661_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i454_i_1_reg_59561_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_1_reg_59661_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i454_i_1_reg_59561_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_reg_59666_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i262_i_1_reg_59671_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i454_i_reg_59556_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i259_i_i260_i_reg_59656_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i_i_1_reg_59011_reg[2]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i_i_1_reg_59011_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i_i_1_reg_59011_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i_i_1_reg_59011_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i_i_1_reg_59011_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i_i_1_reg_59011_reg[6]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i_i_1_reg_59011_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i_i_1_reg_59011_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i295_i_i_1_reg_59011_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i_i_1_reg_59011_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i_i_1_reg_59011_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i_i_1_reg_59011_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i295_i_i_reg_59006_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i293_i_i_reg_58996_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[7]' (FDE) to 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_1_reg_58981_reg[11]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i67_i_i381_i381_i_i_reg_58966_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i345_i345_i_i_reg_58976_reg[15]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_1_reg_58951_reg[2]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_1_reg_58951_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_1_reg_58951_reg[3]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_1_reg_58951_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_1_reg_58951_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[4]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_1_reg_58951_reg[5]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_1_reg_58951_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_1_reg_58951_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[6]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_1_reg_58951_reg[7]' (FDE) to 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_1_reg_58951_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_1_reg_58951_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[9]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i421_i421_i_i_1_reg_58951_reg[10]' (FDE) to 'agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i455_i455_i_i_1_reg_58931_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i1261_i_i_reg_60386_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21526_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i607_i_i_i_reg_58256_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i67_i_i221_i221_i_i222_i_reg_59686_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21586_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i_i187_i_i_i_i_reg_58176_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i499_i_i500_i_reg_59536_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i_i_i_reg_57996_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i_i699_i_i_reg_58796_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21622_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i1260_i_reg_60436_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i_i_i533_i_i534_i_reg_59516_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_21562_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i_i_reg_58326_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i_i454_i_i_reg_59876_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i_i948_i_reg_60456_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i_i345_i_i_i_reg_58376_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i142_i_i_i_1_reg_60211_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i_i609_i609_i_i_reg_58846_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i_i_i_i1133_i_i_reg_58576_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i65_i65_i65_i_i_reg_59116_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 4132.906 ; gain = 1700.926 ; free physical = 538428 ; free virtual = 628636
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:17 . Memory (MB): peak = 4132.906 ; gain = 1700.926 ; free physical = 542562 ; free virtual = 632827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_20_4_U0/agg_tmp_i31_i_i105_i105_i_i_i_i_1_reg_58211_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_20_4_U0/reg_21544_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_20_4_U0/agg_tmp_i31_i31_i_i_i499_i_i_i_1_reg_58311_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_20_4_U0/agg_tmp3_i_i_i141_i_i_i1089_i_i_1_reg_58611_reg[4] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:02:23 . Memory (MB): peak = 4140.910 ; gain = 1708.930 ; free physical = 532169 ; free virtual = 622445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:05 ; elapsed = 00:02:41 . Memory (MB): peak = 4169.020 ; gain = 1737.039 ; free physical = 536197 ; free virtual = 626526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:42 . Memory (MB): peak = 4169.020 ; gain = 1737.039 ; free physical = 538072 ; free virtual = 628401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:45 . Memory (MB): peak = 4169.020 ; gain = 1737.039 ; free physical = 536607 ; free virtual = 626936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:09 ; elapsed = 00:02:46 . Memory (MB): peak = 4169.020 ; gain = 1737.039 ; free physical = 536595 ; free virtual = 626924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:03:08 . Memory (MB): peak = 4169.020 ; gain = 1737.039 ; free physical = 536458 ; free virtual = 626788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:32 ; elapsed = 00:03:09 . Memory (MB): peak = 4169.020 ; gain = 1737.039 ; free physical = 536451 ; free virtual = 626781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1494|
|3     |LUT1   |   134|
|4     |LUT2   |  4987|
|5     |LUT3   |  4526|
|6     |LUT4   | 16540|
|7     |LUT5   | 19428|
|8     |LUT6   | 18777|
|9     |MUXF7  |   129|
|10    |FDRE   | 22696|
|11    |FDSE   |    61|
|12    |IBUF   | 16004|
|13    |OBUF   |   343|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 105120|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    300|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |     72|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_64                                       |     61|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |     70|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_63                                       |     61|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |     70|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_62                                       |     61|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |     71|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_61                                       |     61|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |     72|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_60                                       |     61|
|13    |  sparse_arr_feat_reduce_out_15_U                                    |hls_dummy_fifo_w16_d2_S_4                                                 |     70|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_59                                       |     61|
|15    |  sparse_arr_feat_reduce_out_16_U                                    |hls_dummy_fifo_w16_d2_S_5                                                 |     70|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_58                                       |     61|
|17    |  sparse_arr_feat_reduce_out_17_U                                    |hls_dummy_fifo_w16_d2_S_6                                                 |     72|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_57                                       |     61|
|19    |  sparse_arr_feat_reduce_out_18_U                                    |hls_dummy_fifo_w16_d2_S_7                                                 |     71|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_56                                       |     61|
|21    |  sparse_arr_feat_reduce_out_19_U                                    |hls_dummy_fifo_w16_d2_S_8                                                 |     70|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_55                                       |     61|
|23    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |     72|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_54                                       |     61|
|25    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_10                                                |     70|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_53                                       |     61|
|27    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_11                                                |     73|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_52                                       |     61|
|29    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_12                                                |     70|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_51                                       |     61|
|31    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_13                                                |     71|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_50                                       |     61|
|33    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_14                                                |     71|
|34    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_49                                       |     61|
|35    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_15                                                |     72|
|36    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_48                                       |     61|
|37    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_16                                                |     70|
|38    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_47                                       |     61|
|39    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_17                                                |     71|
|40    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_46                                       |     61|
|41    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_18                                                |     70|
|42    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     61|
|43    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_20_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_20_4 |  87034|
|44    |    call_ret590_operator_s_fu_16300                                  |hls_dummy_operator_s_21                                                   |      2|
|45    |    call_ret591_operator_s_fu_16310                                  |hls_dummy_operator_s_22                                                   |      2|
|46    |    call_ret592_operator_s_fu_16320                                  |hls_dummy_operator_s_23                                                   |      2|
|47    |    call_ret609_operator_s_fu_16440                                  |hls_dummy_operator_s_24                                                   |      2|
|48    |    call_ret610_operator_s_fu_16450                                  |hls_dummy_operator_s_25                                                   |      2|
|49    |    call_ret611_operator_s_fu_16460                                  |hls_dummy_operator_s_26                                                   |      2|
|50    |    call_ret767_operator_s_fu_17532                                  |hls_dummy_operator_s_27                                                   |      2|
|51    |    call_ret768_operator_s_fu_17542                                  |hls_dummy_operator_s_28                                                   |      2|
|52    |    call_ret769_operator_s_fu_17552                                  |hls_dummy_operator_s_29                                                   |      2|
|53    |    call_ret777_operator_s_fu_17616                                  |hls_dummy_operator_s_30                                                   |      2|
|54    |    call_ret778_operator_s_fu_17626                                  |hls_dummy_operator_s_31                                                   |      2|
|55    |    call_ret779_operator_s_fu_17636                                  |hls_dummy_operator_s_32                                                   |      2|
|56    |    call_ret805_operator_s_fu_17812                                  |hls_dummy_operator_s_33                                                   |      2|
|57    |    call_ret806_operator_s_fu_17822                                  |hls_dummy_operator_s_34                                                   |      2|
|58    |    call_ret807_operator_s_fu_17832                                  |hls_dummy_operator_s_35                                                   |      2|
|59    |    call_ret808_operator_s_fu_17840                                  |hls_dummy_operator_s_36                                                   |      2|
|60    |    call_ret809_operator_s_fu_17850                                  |hls_dummy_operator_s_37                                                   |      2|
|61    |    call_ret810_operator_s_fu_17860                                  |hls_dummy_operator_s_38                                                   |      2|
|62    |    call_ret840_operator_s_fu_18064                                  |hls_dummy_operator_s_39                                                   |      2|
|63    |    call_ret841_operator_s_fu_18074                                  |hls_dummy_operator_s_40                                                   |      2|
|64    |    call_ret842_operator_s_fu_18084                                  |hls_dummy_operator_s_41                                                   |      2|
|65    |    call_ret919_operator_s_fu_18624                                  |hls_dummy_operator_s_42                                                   |      2|
|66    |    call_ret920_operator_s_fu_18634                                  |hls_dummy_operator_s_43                                                   |      2|
|67    |    call_ret921_operator_s_fu_18644                                  |hls_dummy_operator_s_44                                                   |      2|
|68    |    grp_operator_s_fu_14182                                          |hls_dummy_operator_s_45                                                   |      2|
|69    |    call_ret372_operator_s_fu_14788                                  |hls_dummy_operator_s                                                      |      2|
|70    |    call_ret373_operator_s_fu_14798                                  |hls_dummy_operator_s_19                                                   |      2|
|71    |    call_ret374_operator_s_fu_14808                                  |hls_dummy_operator_s_20                                                   |      2|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:32 ; elapsed = 00:03:09 . Memory (MB): peak = 4169.020 ; gain = 1737.039 ; free physical = 536449 ; free virtual = 626778
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:35 ; elapsed = 00:03:14 . Memory (MB): peak = 4172.930 ; gain = 1740.949 ; free physical = 562599 ; free virtual = 652928
Synthesis Optimization Complete : Time (s): cpu = 00:02:35 ; elapsed = 00:03:14 . Memory (MB): peak = 4172.930 ; gain = 1740.949 ; free physical = 562604 ; free virtual = 652920
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4184.027 ; gain = 0.000 ; free physical = 554544 ; free virtual = 644860
INFO: [Netlist 29-17] Analyzing 17628 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_20_1_20_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4448.574 ; gain = 0.000 ; free physical = 560608 ; free virtual = 650924
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 16004 instances

Synth Design complete | Checksum: 7b24498d
INFO: [Common 17-83] Releasing license: Synthesis
158 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:04 ; elapsed = 00:03:42 . Memory (MB): peak = 4448.574 ; gain = 2040.461 ; free physical = 556051 ; free virtual = 646367
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16604.870; main = 3733.065; forked = 13334.097
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21656.535; main = 4448.578; forked = 17487.512
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4512.605 ; gain = 64.031 ; free physical = 548055 ; free virtual = 638371

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11aa84a18

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 4608.996 ; gain = 96.391 ; free physical = 562290 ; free virtual = 652606

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 48 inverters resulting in an inversion of 1150 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 177ce3ce2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4774.949 ; gain = 0.000 ; free physical = 544167 ; free virtual = 634483
INFO: [Opt 31-389] Phase Retarget created 20 cells and removed 68 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15e3cd454

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4774.949 ; gain = 0.000 ; free physical = 544348 ; free virtual = 634665
INFO: [Opt 31-389] Phase Constant propagation created 23 cells and removed 45 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f01314f0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4774.949 ; gain = 0.000 ; free physical = 562308 ; free virtual = 652624
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: dc60d547

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 4774.949 ; gain = 0.000 ; free physical = 550719 ; free virtual = 641035
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 14ef1d6a1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4774.949 ; gain = 0.000 ; free physical = 548040 ; free virtual = 638356
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              20  |              68  |                                              0  |
|  Constant propagation         |              23  |              45  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 637e902e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 4774.949 ; gain = 0.000 ; free physical = 546727 ; free virtual = 637043

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 637e902e

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4774.949 ; gain = 0.000 ; free physical = 542337 ; free virtual = 632653

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 637e902e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4774.949 ; gain = 0.000 ; free physical = 542208 ; free virtual = 632525

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4774.949 ; gain = 0.000 ; free physical = 541961 ; free virtual = 632277
Ending Netlist Obfuscation Task | Checksum: 637e902e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4774.949 ; gain = 0.000 ; free physical = 541814 ; free virtual = 632131
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 4774.949 ; gain = 326.375 ; free physical = 541794 ; free virtual = 632110
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 05:11:38 2025...
