GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v'
Compiling module 'main'("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":8)
Compiling module 'trigger_cnt'("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":133)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":151)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":162)
Compiling module 'echo_cnt'("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":175)
WARN  (EX3791) : Expression size 19 truncated to fit in target size 18("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":197)
Compiling module 'distance_cal'("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":217)
WARN  (EX3791) : Expression size 51 truncated to fit in target size 7("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":231)
Compiling module 'display'("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":83)
WARN  (EX3778) : Edge of vector 'displayClk' is only sensitive to the least significant bit("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":95)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 4("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":96)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":128)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 7 for port 'displayClk'("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":25)
Compiling module 'servo'("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":236)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":246)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 27("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":258)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 20("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":264)
WARN  (EX3791) : Expression size 28 truncated to fit in target size 27("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":274)
WARN  (EX3791) : Expression size 21 truncated to fit in target size 20("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":280)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":292)
Compiling module 'speaker'("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":32)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":43)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 30("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":48)
WARN  (EX3771) : Module instantiation should have an instance name("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":28)
Compiling module 'displayClk'("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":62)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 26("F:\Radar_VHDL\gowin\VDHL_RADAR\src\radar_controller.v":74)
NOTE  (EX0101) : Current top module is "main"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "F:\Radar_VHDL\gowin\VDHL_RADAR\impl\gwsynthesis\VDHL_RADAR.vg" completed
[100%] Generate report file "F:\Radar_VHDL\gowin\VDHL_RADAR\impl\gwsynthesis\VDHL_RADAR_syn.rpt.html" completed
GowinSynthesis finish
