{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716540982390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716540982396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:56:22 2024 " "Processing started: Fri May 24 15:56:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716540982396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540982396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540982396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716540983569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716540983569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file first_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_register " "Found entity 1: first_register" {  } { { "first_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/first_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file second_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Second_register " "Found entity 1: Second_register" {  } { { "Second_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Second_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "third_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file third_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 third_register " "Found entity 1: third_register" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourth_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file fourth_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fourth_register " "Found entity 1: fourth_register" {  } { { "fourth_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/fourth_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Generator " "Found entity 1: Address_Generator" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Fetch " "Found entity 1: Instruction_Fetch" {  } { { "Instruction_Fetch.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcplus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcplus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCPlus4 " "Found entity 1: PCPlus4" {  } { { "PCPlus4.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/PCPlus4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pctarget.sv 1 1 " "Found 1 design units, including 1 entities, in source file pctarget.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCTarget " "Found entity 1: PCTarget" {  } { { "PCTarget.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/PCTarget.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993159 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.sv " "Entity \"mux\" obtained from \"mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "mux.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1716540993167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_alu " "Found entity 1: mux2_alu" {  } { { "mux2_alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux2_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993184 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.sv(14) " "Verilog HDL warning at sign_extend.sv(14): extended using \"x\" or \"z\"" {  } { { "sign_extend.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/sign_extend.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716540993189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompress.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompress.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decompress " "Found entity 1: Decompress" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "mux5to1.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/mux5to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file ls_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LS_sel " "Found entity 1: LS_sel" {  } { { "LS_sel.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/LS_sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716540993229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993229 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716540993300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Generator Address_Generator:i_ag " "Elaborating entity \"Address_Generator\" for hierarchy \"Address_Generator:i_ag\"" {  } { { "main.sv" "i_ag" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:i_im " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:i_im\"" {  } { { "main.sv" "i_im" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993332 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "7 0 255 Instruction_Memory.sv(9) " "Verilog HDL warning at Instruction_Memory.sv(9): number of words (7) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1716540993335 "|main|Instruction_Memory:i_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_Value.data_a 0 Instruction_Memory.sv(5) " "Net \"instructions_Value.data_a\" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716540993339 "|main|Instruction_Memory:i_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_Value.waddr_a 0 Instruction_Memory.sv(5) " "Net \"instructions_Value.waddr_a\" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716540993339 "|main|Instruction_Memory:i_im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions_Value.we_a 0 Instruction_Memory.sv(5) " "Net \"instructions_Value.we_a\" at Instruction_Memory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Instruction_Memory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716540993339 "|main|Instruction_Memory:i_im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decompress Decompress:De " "Elaborating entity \"Decompress\" for hierarchy \"Decompress:De\"" {  } { { "main.sv" "De" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993349 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "compress_o Decompress.sv(19) " "Verilog HDL Always Construct warning at Decompress.sv(19): inferring latch(es) for variable \"compress_o\", which holds its previous value in one or more paths through the always construct" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_PC Decompress.sv(19) " "Verilog HDL Always Construct warning at Decompress.sv(19): inferring latch(es) for variable \"flag_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCF_co Decompress.sv(19) " "Verilog HDL Always Construct warning at Decompress.sv(19): inferring latch(es) for variable \"PCF_co\", which holds its previous value in one or more paths through the always construct" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "register_instruction Decompress.sv(19) " "Verilog HDL Always Construct warning at Decompress.sv(19): inferring latch(es) for variable \"register_instruction\", which holds its previous value in one or more paths through the always construct" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_un Decompress.sv(19) " "Verilog HDL Always Construct warning at Decompress.sv(19): inferring latch(es) for variable \"flag_un\", which holds its previous value in one or more paths through the always construct" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 Decompress.sv(102) " "Verilog HDL assignment warning at Decompress.sv(102): truncated value with size 35 to match size of target (32)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 Decompress.sv(106) " "Verilog HDL assignment warning at Decompress.sv(106): truncated value with size 35 to match size of target (32)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_un Decompress.sv(23) " "Inferred latch for \"flag_un\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[0\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[0\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[1\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[1\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[2\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[2\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[3\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[3\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[4\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[4\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[5\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[5\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[6\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[6\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[7\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[7\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[8\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[8\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[9\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[9\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[10\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[10\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[11\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[11\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[12\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[12\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[13\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[13\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[14\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[14\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_instruction\[15\] Decompress.sv(23) " "Inferred latch for \"register_instruction\[15\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[0\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[0\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[1\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[1\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[2\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[2\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[3\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[3\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[4\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[4\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[5\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[5\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[6\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[6\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[7\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[7\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[8\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[8\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993353 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[9\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[9\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[10\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[10\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[11\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[11\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[12\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[12\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[13\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[13\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[14\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[14\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[15\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[15\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[16\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[16\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[17\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[17\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[18\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[18\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[19\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[19\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[20\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[20\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[21\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[21\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[22\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[22\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[23\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[23\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[24\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[24\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[25\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[25\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[26\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[26\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[27\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[27\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[28\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[28\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[29\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[29\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[30\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[30\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCF_co\[31\] Decompress.sv(23) " "Inferred latch for \"PCF_co\[31\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_PC Decompress.sv(23) " "Inferred latch for \"flag_PC\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[0\] Decompress.sv(23) " "Inferred latch for \"compress_o\[0\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[1\] Decompress.sv(23) " "Inferred latch for \"compress_o\[1\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[2\] Decompress.sv(23) " "Inferred latch for \"compress_o\[2\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[3\] Decompress.sv(23) " "Inferred latch for \"compress_o\[3\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[4\] Decompress.sv(23) " "Inferred latch for \"compress_o\[4\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[5\] Decompress.sv(23) " "Inferred latch for \"compress_o\[5\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[6\] Decompress.sv(23) " "Inferred latch for \"compress_o\[6\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[7\] Decompress.sv(23) " "Inferred latch for \"compress_o\[7\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[8\] Decompress.sv(23) " "Inferred latch for \"compress_o\[8\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[9\] Decompress.sv(23) " "Inferred latch for \"compress_o\[9\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[10\] Decompress.sv(23) " "Inferred latch for \"compress_o\[10\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[11\] Decompress.sv(23) " "Inferred latch for \"compress_o\[11\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[12\] Decompress.sv(23) " "Inferred latch for \"compress_o\[12\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[13\] Decompress.sv(23) " "Inferred latch for \"compress_o\[13\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[14\] Decompress.sv(23) " "Inferred latch for \"compress_o\[14\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[15\] Decompress.sv(23) " "Inferred latch for \"compress_o\[15\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[16\] Decompress.sv(23) " "Inferred latch for \"compress_o\[16\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[17\] Decompress.sv(23) " "Inferred latch for \"compress_o\[17\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[18\] Decompress.sv(23) " "Inferred latch for \"compress_o\[18\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[19\] Decompress.sv(23) " "Inferred latch for \"compress_o\[19\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993354 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[20\] Decompress.sv(23) " "Inferred latch for \"compress_o\[20\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993355 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[21\] Decompress.sv(23) " "Inferred latch for \"compress_o\[21\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993355 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[22\] Decompress.sv(23) " "Inferred latch for \"compress_o\[22\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993355 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[23\] Decompress.sv(23) " "Inferred latch for \"compress_o\[23\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993355 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[24\] Decompress.sv(23) " "Inferred latch for \"compress_o\[24\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993355 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[25\] Decompress.sv(23) " "Inferred latch for \"compress_o\[25\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993355 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[26\] Decompress.sv(23) " "Inferred latch for \"compress_o\[26\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993355 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[27\] Decompress.sv(23) " "Inferred latch for \"compress_o\[27\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993355 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[28\] Decompress.sv(23) " "Inferred latch for \"compress_o\[28\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993355 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[29\] Decompress.sv(23) " "Inferred latch for \"compress_o\[29\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993355 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[30\] Decompress.sv(23) " "Inferred latch for \"compress_o\[30\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993355 "|main|Decompress:De"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "compress_o\[31\] Decompress.sv(23) " "Inferred latch for \"compress_o\[31\]\" at Decompress.sv(23)" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716540993355 "|main|Decompress:De"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_register first_register:i_1 " "Elaborating entity \"first_register\" for hierarchy \"first_register:i_1\"" {  } { { "main.sv" "i_1" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCPlus4 PCPlus4:i_pcp4 " "Elaborating entity \"PCPlus4\" for hierarchy \"PCPlus4:i_pcp4\"" {  } { { "main.sv" "i_pcp4" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Fetch Instruction_Fetch:i_iff " "Elaborating entity \"Instruction_Fetch\" for hierarchy \"Instruction_Fetch:i_iff\"" {  } { { "main.sv" "i_iff" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:i_rf " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:i_rf\"" {  } { { "main.sv" "i_rf" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993370 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Register_File.sv(22) " "Verilog HDL Always Construct warning at Register_File.sv(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Register_File.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Register_File.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716540993376 "|main|Register_File:i_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Register_File.sv(44) " "Verilog HDL assignment warning at Register_File.sv(44): truncated value with size 32 to match size of target (2)" {  } { { "Register_File.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Register_File.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716540993379 "|main|Register_File:i_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:i_se " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:i_se\"" {  } { { "main.sv" "i_se" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Second_register Second_register:i_2 " "Elaborating entity \"Second_register\" for hierarchy \"Second_register:i_2\"" {  } { { "main.sv" "i_2" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCTarget PCTarget:i_pct " "Elaborating entity \"PCTarget\" for hierarchy \"PCTarget:i_pct\"" {  } { { "main.sv" "i_pct" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_alu mux2_alu:mux_scrb " "Elaborating entity \"mux2_alu\" for hierarchy \"mux2_alu:mux_scrb\"" {  } { { "main.sv" "mux_scrb" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:i_alu " "Elaborating entity \"alu\" for hierarchy \"alu:i_alu\"" {  } { { "main.sv" "i_alu" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "third_register third_register:i_3 " "Elaborating entity \"third_register\" for hierarchy \"third_register:i_3\"" {  } { { "main.sv" "i_3" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:i_dm " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:i_dm\"" {  } { { "main.sv" "i_dm" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540993508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LS_sel LS_sel:sel " "Elaborating entity \"LS_sel\" for hierarchy \"LS_sel:sel\"" {  } { { "main.sv" "sel" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540994366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1 mux5to1:muxx " "Elaborating entity \"mux5to1\" for hierarchy \"mux5to1:muxx\"" {  } { { "main.sv" "muxx" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540994371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourth_register fourth_register:i_4 " "Elaborating entity \"fourth_register\" for hierarchy \"fourth_register:i_4\"" {  } { { "main.sv" "i_4" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540994376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux1 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux1\"" {  } { { "main.sv" "mux1" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540994386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:i_c " "Elaborating entity \"Controller\" for hierarchy \"Controller:i_c\"" {  } { { "main.sv" "i_c" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540994390 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALUOp Controller.sv(23) " "Verilog HDL or VHDL warning at Controller.sv(23): object \"ALUOp\" assigned a value but never read" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716540994390 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(128) " "Verilog HDL Case Statement warning at Controller.sv(128): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 128 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1716540994392 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(130) " "Verilog HDL Case Statement warning at Controller.sv(130): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 130 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1716540994392 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(131) " "Verilog HDL Case Statement warning at Controller.sv(131): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 131 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1716540994392 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(132) " "Verilog HDL Case Statement warning at Controller.sv(132): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 132 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1716540994392 "|main|Controller:i_c"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "Controller.sv(133) " "Verilog HDL Case Statement warning at Controller.sv(133): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "Controller.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Controller.sv" 133 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1716540994392 "|main|Controller:i_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:i_hu " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:i_hu\"" {  } { { "main.sv" "i_hu" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540994402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:muxxx " "Elaborating entity \"mux5\" for hierarchy \"mux5:muxxx\"" {  } { { "main.sv" "muxxx" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540994409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:muxxxxx " "Elaborating entity \"mux4\" for hierarchy \"mux4:muxxxxx\"" {  } { { "main.sv" "muxxxxx" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716540994417 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/intelFPGA_lite/18.1/pipe_line/db/main.ram0_Instruction_Memory_6c21a04c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/intelFPGA_lite/18.1/pipe_line/db/main.ram0_Instruction_Memory_6c21a04c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1716540996511 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[0\] " "LATCH primitive \"Decompress:De\|PCF_co\[0\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998299 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[1\] " "LATCH primitive \"Decompress:De\|PCF_co\[1\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[2\] " "LATCH primitive \"Decompress:De\|PCF_co\[2\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[3\] " "LATCH primitive \"Decompress:De\|PCF_co\[3\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[4\] " "LATCH primitive \"Decompress:De\|PCF_co\[4\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[5\] " "LATCH primitive \"Decompress:De\|PCF_co\[5\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[6\] " "LATCH primitive \"Decompress:De\|PCF_co\[6\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[7\] " "LATCH primitive \"Decompress:De\|PCF_co\[7\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[8\] " "LATCH primitive \"Decompress:De\|PCF_co\[8\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[9\] " "LATCH primitive \"Decompress:De\|PCF_co\[9\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[10\] " "LATCH primitive \"Decompress:De\|PCF_co\[10\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998301 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[11\] " "LATCH primitive \"Decompress:De\|PCF_co\[11\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[12\] " "LATCH primitive \"Decompress:De\|PCF_co\[12\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[13\] " "LATCH primitive \"Decompress:De\|PCF_co\[13\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998310 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[14\] " "LATCH primitive \"Decompress:De\|PCF_co\[14\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[15\] " "LATCH primitive \"Decompress:De\|PCF_co\[15\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[16\] " "LATCH primitive \"Decompress:De\|PCF_co\[16\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998325 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[17\] " "LATCH primitive \"Decompress:De\|PCF_co\[17\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[18\] " "LATCH primitive \"Decompress:De\|PCF_co\[18\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[19\] " "LATCH primitive \"Decompress:De\|PCF_co\[19\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[20\] " "LATCH primitive \"Decompress:De\|PCF_co\[20\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[21\] " "LATCH primitive \"Decompress:De\|PCF_co\[21\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998356 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[22\] " "LATCH primitive \"Decompress:De\|PCF_co\[22\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[23\] " "LATCH primitive \"Decompress:De\|PCF_co\[23\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[24\] " "LATCH primitive \"Decompress:De\|PCF_co\[24\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998371 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[25\] " "LATCH primitive \"Decompress:De\|PCF_co\[25\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[26\] " "LATCH primitive \"Decompress:De\|PCF_co\[26\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998387 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[27\] " "LATCH primitive \"Decompress:De\|PCF_co\[27\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[28\] " "LATCH primitive \"Decompress:De\|PCF_co\[28\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[29\] " "LATCH primitive \"Decompress:De\|PCF_co\[29\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998402 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[30\] " "LATCH primitive \"Decompress:De\|PCF_co\[30\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|PCF_co\[31\] " "LATCH primitive \"Decompress:De\|PCF_co\[31\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[0\] " "LATCH primitive \"Decompress:De\|compress_o\[0\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998417 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[1\] " "LATCH primitive \"Decompress:De\|compress_o\[1\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[2\] " "LATCH primitive \"Decompress:De\|compress_o\[2\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998433 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[3\] " "LATCH primitive \"Decompress:De\|compress_o\[3\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[4\] " "LATCH primitive \"Decompress:De\|compress_o\[4\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[5\] " "LATCH primitive \"Decompress:De\|compress_o\[5\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[6\] " "LATCH primitive \"Decompress:De\|compress_o\[6\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[7\] " "LATCH primitive \"Decompress:De\|compress_o\[7\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[8\] " "LATCH primitive \"Decompress:De\|compress_o\[8\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998463 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[9\] " "LATCH primitive \"Decompress:De\|compress_o\[9\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[10\] " "LATCH primitive \"Decompress:De\|compress_o\[10\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[11\] " "LATCH primitive \"Decompress:De\|compress_o\[11\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[12\] " "LATCH primitive \"Decompress:De\|compress_o\[12\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[13\] " "LATCH primitive \"Decompress:De\|compress_o\[13\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998494 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[14\] " "LATCH primitive \"Decompress:De\|compress_o\[14\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998510 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Decompress:De\|compress_o\[15\] " "LATCH primitive \"Decompress:De\|compress_o\[15\]\" is permanently enabled" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 2 1716540998510 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:i_alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:i_alu\|Div0\"" {  } { { "alu.sv" "Div0" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716541000481 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716541000481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:i_alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:i_alu\|lpm_divide:Div0\"" {  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716541000584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:i_alu\|lpm_divide:Div0 " "Instantiated megafunction \"alu:i_alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716541000585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716541000585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716541000585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716541000585 ""}  } { { "alu.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/alu.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716541000585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/db/lpm_divide_3dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716541000648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716541000648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716541000681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716541000681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716541000764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716541000764 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716541001024 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "third_register:i_3\|funct3M\[0\] third_register:i_3\|funct3M\[0\]~synth third_register:i_3\|funct3M\[0\]~synth " "Register \"third_register:i_3\|funct3M\[0\]\" is converted into an equivalent circuit using register \"third_register:i_3\|funct3M\[0\]~synth\" and latch \"third_register:i_3\|funct3M\[0\]~synth\"" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1716541002282 "|main|third_register:i_3|funct3M[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "third_register:i_3\|funct3M\[1\] third_register:i_3\|funct3M\[1\]~synth third_register:i_3\|funct3M\[1\]~synth " "Register \"third_register:i_3\|funct3M\[1\]\" is converted into an equivalent circuit using register \"third_register:i_3\|funct3M\[1\]~synth\" and latch \"third_register:i_3\|funct3M\[1\]~synth\"" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1716541002282 "|main|third_register:i_3|funct3M[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "third_register:i_3\|funct3M\[2\] third_register:i_3\|funct3M\[2\]~synth third_register:i_3\|funct3M\[2\]~synth " "Register \"third_register:i_3\|funct3M\[2\]\" is converted into an equivalent circuit using register \"third_register:i_3\|funct3M\[2\]~synth\" and latch \"third_register:i_3\|funct3M\[2\]~synth\"" {  } { { "third_register.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/third_register.sv" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 3 1716541002282 "|main|third_register:i_3|funct3M[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 3 1716541002282 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Decompress:De\|compress_o\[26\] Decompress:De\|compress_o\[27\] " "Duplicate LATCH primitive \"Decompress:De\|compress_o\[26\]\" merged with LATCH primitive \"Decompress:De\|compress_o\[27\]\"" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 2 1716541002429 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Decompress:De\|register_instruction\[11\] Decompress:De\|register_instruction\[10\] " "Duplicate LATCH primitive \"Decompress:De\|register_instruction\[11\]\" merged with LATCH primitive \"Decompress:De\|register_instruction\[10\]\"" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 2 1716541002429 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 2 1716541002429 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|flag_un " "Latch Decompress:De\|flag_un has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decompress:De\|Equal0~synth " "Ports D and ENA on the latch are fed by the same signal Decompress:De\|Equal0~synth" {  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002431 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[0\] " "Latch Decompress:De\|register_instruction\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002431 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[1\] " "Latch Decompress:De\|register_instruction\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002432 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[3\] " "Latch Decompress:De\|register_instruction\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002432 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[4\] " "Latch Decompress:De\|register_instruction\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002432 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[5\] " "Latch Decompress:De\|register_instruction\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002432 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[6\] " "Latch Decompress:De\|register_instruction\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002447 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002447 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[7\] " "Latch Decompress:De\|register_instruction\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002463 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[8\] " "Latch Decompress:De\|register_instruction\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002478 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[9\] " "Latch Decompress:De\|register_instruction\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002478 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[10\] " "Latch Decompress:De\|register_instruction\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002493 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002493 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[13\] " "Latch Decompress:De\|register_instruction\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002509 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decompress:De\|register_instruction\[15\] " "Latch Decompress:De\|register_instruction\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Address_Generator:i_ag\|PCF\[9\]~synth " "Ports D and ENA on the latch are fed by the same signal Address_Generator:i_ag\|PCF\[9\]~synth" {  } { { "Address_Generator.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Address_Generator.sv" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 2 1716541002524 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 2 1716541002524 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[2\] GND " "Pin \"checkx3\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[3\] GND " "Pin \"checkx3\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[4\] GND " "Pin \"checkx3\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[5\] GND " "Pin \"checkx3\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[6\] GND " "Pin \"checkx3\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[7\] GND " "Pin \"checkx3\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[8\] GND " "Pin \"checkx3\[8\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[9\] GND " "Pin \"checkx3\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[10\] GND " "Pin \"checkx3\[10\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[11\] GND " "Pin \"checkx3\[11\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[12\] GND " "Pin \"checkx3\[12\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[13\] GND " "Pin \"checkx3\[13\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[14\] GND " "Pin \"checkx3\[14\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[15\] GND " "Pin \"checkx3\[15\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[16\] GND " "Pin \"checkx3\[16\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[17\] GND " "Pin \"checkx3\[17\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[18\] GND " "Pin \"checkx3\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[19\] GND " "Pin \"checkx3\[19\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[20\] GND " "Pin \"checkx3\[20\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[21\] GND " "Pin \"checkx3\[21\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[22\] GND " "Pin \"checkx3\[22\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[23\] GND " "Pin \"checkx3\[23\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[24\] GND " "Pin \"checkx3\[24\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[25\] GND " "Pin \"checkx3\[25\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[26\] GND " "Pin \"checkx3\[26\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[27\] GND " "Pin \"checkx3\[27\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[28\] GND " "Pin \"checkx3\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[29\] GND " "Pin \"checkx3\[29\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[30\] GND " "Pin \"checkx3\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "checkx3\[31\] GND " "Pin \"checkx3\[31\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|checkx3[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp_inss\[4\] GND " "Pin \"temp_inss\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|temp_inss[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp_inss\[18\] GND " "Pin \"temp_inss\[18\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|temp_inss[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp_inss\[28\] GND " "Pin \"temp_inss\[28\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|temp_inss[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "temp_inss\[30\] GND " "Pin \"temp_inss\[30\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/main.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716541005755 "|main|temp_inss[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716541005755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716541006347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/pipe_line/output_files/main.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/pipe_line/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716541010604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716541011327 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716541011327 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15756 " "Implemented 15756 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716541012208 ""} { "Info" "ICUT_CUT_TM_OPINS" "325 " "Implemented 325 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716541012208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15427 " "Implemented 15427 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716541012208 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716541012208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716541012208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716541012238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 15:56:52 2024 " "Processing ended: Fri May 24 15:56:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716541012238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716541012238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716541012238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716541012238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716541013509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716541013514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 15:56:53 2024 " "Processing started: Fri May 24 15:56:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716541013514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716541013514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716541013514 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716541013734 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1716541013735 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1716541013736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716541013952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716541013952 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CGXFC9E6F35C7 " "Selected device 5CGXFC9E6F35C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716541014043 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716541014092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716541014092 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716541014754 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716541014819 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716541015398 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "327 327 " "No exact pin location assignment(s) for 327 pins of 327 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1716541015938 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1716541027493 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 9701 global CLKCTRL_G6 " "clk~inputCLKENA0 with 9701 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1716541031202 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 1228 global CLKCTRL_G9 " "rst~inputCLKENA0 with 1228 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1716541031202 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1716541031202 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716541031204 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716541031287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716541031302 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716541031350 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716541031379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716541031380 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716541031394 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1716541033072 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716541033088 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716541033089 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "De\|flag_PC~0\|combout " "Node \"De\|flag_PC~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716541033152 ""} { "Warning" "WSTA_SCC_NODE" "De\|flag_PC~0\|dataa " "Node \"De\|flag_PC~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716541033152 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1716541033152 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: datac  to: combout " "Cell: De\|flag_un~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541033198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: datad  to: combout " "Cell: De\|flag_un~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541033198 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: datae  to: combout " "Cell: De\|flag_un~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541033198 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1716541033198 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716541033320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716541033320 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716541033327 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716541034433 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716541034449 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716541034449 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716541034881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716541045343 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1716541048264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:45 " "Fitter placement preparation operations ending: elapsed time is 00:00:45" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716541090876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716541124599 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716541172702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:48 " "Fitter placement operations ending: elapsed time is 00:00:48" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716541172703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716541178930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X85_Y46 X96_Y57 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X85_Y46 to location X96_Y57" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/pipe_line/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X85_Y46 to location X96_Y57"} { { 12 { 0 ""} 85 46 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716541212653 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716541212653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716541303451 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716541303451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:53 " "Fitter routing operations ending: elapsed time is 00:01:53" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716541303457 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 44.80 " "Total time spent on timing analysis during the Fitter is 44.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716541322454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716541322598 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716541332244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716541332252 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716541342576 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:10 " "Fitter post-fit operations ending: elapsed time is 00:01:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716541392140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/pipe_line/output_files/main.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/pipe_line/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716541393893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7205 " "Peak virtual memory: 7205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716541397251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 16:03:17 2024 " "Processing ended: Fri May 24 16:03:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716541397251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:24 " "Elapsed time: 00:06:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716541397251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:39 " "Total CPU time (on all processors): 00:13:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716541397251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716541397251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716541398460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716541398464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 16:03:18 2024 " "Processing started: Fri May 24 16:03:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716541398464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716541398464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716541398464 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716541400123 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716541414474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716541415216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 16:03:35 2024 " "Processing ended: Fri May 24 16:03:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716541415216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716541415216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716541415216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716541415216 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716541416002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716541416579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716541416584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 16:03:36 2024 " "Processing started: Fri May 24 16:03:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716541416584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716541416584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716541416584 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716541416761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716541419153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716541419153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541419206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541419206 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1716541420465 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716541420766 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541420767 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716541420807 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Address_Generator:i_ag\|PCF\[2\] Address_Generator:i_ag\|PCF\[2\] " "create_clock -period 1.000 -name Address_Generator:i_ag\|PCF\[2\] Address_Generator:i_ag\|PCF\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716541420807 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rst rst " "create_clock -period 1.000 -name rst rst" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716541420807 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716541420807 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "De\|flag_PC~0\|combout " "Node \"De\|flag_PC~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716541420836 ""} { "Warning" "WSTA_SCC_NODE" "De\|flag_PC~0\|datab " "Node \"De\|flag_PC~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716541420836 ""}  } { { "Decompress.sv" "" { Text "C:/intelFPGA_lite/18.1/pipe_line/Decompress.sv" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1716541420836 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: dataa  to: combout " "Cell: De\|flag_un~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541420898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: datac  to: combout " "Cell: De\|flag_un~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541420898 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: datad  to: combout " "Cell: De\|flag_un~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541420898 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716541420898 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716541420974 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716541420974 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716541420980 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716541421001 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716541423643 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716541423643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -87.004 " "Worst-case setup slack is -87.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -87.004         -135867.401 clk  " "  -87.004         -135867.401 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.288            -140.791 Address_Generator:i_ag\|PCF\[2\]  " "  -13.288            -140.791 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.638              -7.318 rst  " "   -2.638              -7.318 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541423644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.001 " "Worst-case hold slack is 0.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.001               0.000 clk  " "    0.001               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 rst  " "    0.765               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.457               0.000 Address_Generator:i_ag\|PCF\[2\]  " "    1.457               0.000 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541423887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.115 " "Worst-case recovery slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115            -105.652 clk  " "   -0.115            -105.652 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541423920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.065 " "Worst-case removal slack is -0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065             -44.824 clk  " "   -0.065             -44.824 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541423947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.097 " "Worst-case minimum pulse width slack is -3.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.097            -258.703 Address_Generator:i_ag\|PCF\[2\]  " "   -3.097            -258.703 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -7637.169 clk  " "   -0.538           -7637.169 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 rst  " "    0.266               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541423954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541423954 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716541424149 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716541424149 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716541424157 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716541424215 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716541433448 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: dataa  to: combout " "Cell: De\|flag_un~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541434214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: datac  to: combout " "Cell: De\|flag_un~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541434214 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: datad  to: combout " "Cell: De\|flag_un~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541434214 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716541434214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716541434215 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716541434834 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716541434834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -90.662 " "Worst-case setup slack is -90.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541434835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541434835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -90.662         -131747.085 clk  " "  -90.662         -131747.085 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541434835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.048            -139.075 Address_Generator:i_ag\|PCF\[2\]  " "  -13.048            -139.075 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541434835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.739              -7.747 rst  " "   -2.739              -7.747 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541434835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541434835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.080 " "Worst-case hold slack is -0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -0.080 clk  " "   -0.080              -0.080 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 rst  " "    0.887               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.075               0.000 Address_Generator:i_ag\|PCF\[2\]  " "    1.075               0.000 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541435110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.086 " "Worst-case recovery slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086             -72.719 clk  " "   -0.086             -72.719 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541435137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.011 " "Worst-case removal slack is -0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.102 clk  " "   -0.011              -0.102 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541435164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.956 " "Worst-case minimum pulse width slack is -2.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.956            -258.656 Address_Generator:i_ag\|PCF\[2\]  " "   -2.956            -258.656 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538           -7878.264 clk  " "   -0.538           -7878.264 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 rst  " "    0.205               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541435172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541435172 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716541435418 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716541435418 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716541435427 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716541435632 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716541445183 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: dataa  to: combout " "Cell: De\|flag_un~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541445868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: datac  to: combout " "Cell: De\|flag_un~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541445868 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: datad  to: combout " "Cell: De\|flag_un~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541445868 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716541445868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716541445869 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716541446112 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716541446112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -41.647 " "Worst-case setup slack is -41.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -41.647          -73414.520 clk  " "  -41.647          -73414.520 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.245             -74.427 Address_Generator:i_ag\|PCF\[2\]  " "   -7.245             -74.427 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717              -1.699 rst  " "   -0.717              -1.699 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541446113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.047 " "Worst-case hold slack is 0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 clk  " "    0.047               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 rst  " "    0.164               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 Address_Generator:i_ag\|PCF\[2\]  " "    0.965               0.000 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541446359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.103 " "Worst-case recovery slack is -0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103            -112.619 clk  " "   -0.103            -112.619 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541446386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.086 " "Worst-case removal slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086             -92.674 clk  " "   -0.086             -92.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541446412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.274 " "Worst-case minimum pulse width slack is -1.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.274             -95.642 Address_Generator:i_ag\|PCF\[2\]  " "   -1.274             -95.642 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -0.424 rst  " "   -0.103              -0.424 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078            -677.022 clk  " "   -0.078            -677.022 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541446419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541446419 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716541446632 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716541446632 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716541446641 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: dataa  to: combout " "Cell: De\|flag_un~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541447140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: datac  to: combout " "Cell: De\|flag_un~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541447140 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: De\|flag_un~0  from: datad  to: combout " "Cell: De\|flag_un~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1716541447140 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1716541447140 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716541447140 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716541447395 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716541447395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -39.211 " "Worst-case setup slack is -39.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.211          -63656.411 clk  " "  -39.211          -63656.411 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.520             -67.440 Address_Generator:i_ag\|PCF\[2\]  " "   -6.520             -67.440 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644              -1.526 rst  " "   -0.644              -1.526 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541447397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.068 " "Worst-case hold slack is -0.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.068 clk  " "   -0.068              -0.068 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 rst  " "    0.209               0.000 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934               0.000 Address_Generator:i_ag\|PCF\[2\]  " "    0.934               0.000 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541447632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.125 " "Worst-case recovery slack is -0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125            -142.934 clk  " "   -0.125            -142.934 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541447657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.071 " "Worst-case removal slack is -0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071             -72.238 clk  " "   -0.071             -72.238 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541447682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.093 " "Worst-case minimum pulse width slack is -1.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.093             -81.516 Address_Generator:i_ag\|PCF\[2\]  " "   -1.093             -81.516 Address_Generator:i_ag\|PCF\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.128              -0.621 rst  " "   -0.128              -0.621 rst " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077            -699.964 clk  " "   -0.077            -699.964 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716541447689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716541447689 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716541447892 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716541447892 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716541452353 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716541452403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5505 " "Peak virtual memory: 5505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716541452629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 16:04:12 2024 " "Processing ended: Fri May 24 16:04:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716541452629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716541452629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716541452629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716541452629 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 156 s " "Quartus Prime Full Compilation was successful. 0 errors, 156 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716541453477 ""}
