# VLSI CAD - WL Estimation
Placement and routing during EDA flow of VLSI designs, using Wirelength Estimation and Static Timing Analysis
