INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Admin' on host 'desktop-ftkp38h' (Windows NT_amd64 version 6.2) on Wed Dec 18 23:05:31 +0700 2024
INFO: [HLS 200-10] In directory 'C:/Users/Admin/Downloads/btl'
INFO: [HLS 200-10] Opening project 'C:/Users/Admin/Downloads/btl/final'.
INFO: [HLS 200-10] Opening solution 'C:/Users/Admin/Downloads/btl/final/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-369] AXI_master port 'input' has a depth of '5'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'kernel' has a depth of '3'. Insufficient depth may result in simulation mismatch or freeze.
WARNING: [COSIM 212-369] AXI_master port 'gmem2' has a depth of '9'. Insufficient depth may result in simulation mismatch or freeze.
   Build using "C:/Xilinx/Vivado/2018.3/msys64/mingw64/bin/g++"
   Compiling apatb_conv2D.cpp
   Compiling (apcc) testbench.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Admin' on host 'desktop-ftkp38h' (Windows NT_amd64 version 6.2) on Wed Dec 18 23:05:38 +0700 2024
INFO: [HLS 200-10] In directory 'C:/Users/Admin/Downloads/btl/final/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) conv2D.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Admin' on host 'desktop-ftkp38h' (Windows NT_amd64 version 6.2) on Wed Dec 18 23:05:41 +0700 2024
INFO: [HLS 200-10] In directory 'C:/Users/Admin/Downloads/btl/final/solution1/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Input Matrix:
1 2 3 0 1 
4 5 6 1 0 
7 8 9 0 1 
1 2 1 2 3 
0 1 0 2 1 

Output Matrix after Convolution:
-6 14 16 
-4 12 12 
-2 7 5 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Users\Admin\Downloads\btl\final\solution1\sim\verilog>set PATH= 

C:\Users\Admin\Downloads\btl\final\solution1\sim\verilog>call C:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_conv2D_top glbl -prj conv2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s conv2D  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_conv2D_top glbl -prj conv2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s conv2D 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_conv2D_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D_conv2D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_throttl
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem0_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_gmem0_m_axi.v:2241]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_throttl
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem1_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_gmem1_m_axi.v:2241]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_buffer
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_decoder
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_throttl
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_gmem2_m_axi_write
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_gmem2_m_axi.v:2241]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/conv2D_conv2D_mul_32s_32s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_mul_32s_32s_32_4_1_Mul4S_0
INFO: [VRFC 10-311] analyzing module conv2D_conv2D_mul_32s_32s_32_4_1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.conv2D_conv2D_AXILiteS_s_axi
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_thrott...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_reg_sl...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_buffer...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_write(...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_buffer...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_reg_sl...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi_read(N...
Compiling module xil_defaultlib.conv2D_conv2D_gmem0_m_axi(CONSER...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_thrott...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_reg_sl...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_buffer...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_write(...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_buffer...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_reg_sl...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi_read(N...
Compiling module xil_defaultlib.conv2D_conv2D_gmem1_m_axi(CONSER...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_thrott...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_reg_sl...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_buffer...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_fifo(D...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_write(...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_buffer...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_reg_sl...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi_read(N...
Compiling module xil_defaultlib.conv2D_conv2D_gmem2_m_axi(CONSER...
Compiling module xil_defaultlib.conv2D_conv2D_mul_32s_32s_32_4_1...
Compiling module xil_defaultlib.conv2D_conv2D_mul_32s_32s_32_4_1...
Compiling module xil_defaultlib.conv2D_conv2D
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_conv2D_top
Compiling module work.glbl
Built simulation snapshot conv2D

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Admin/Downloads/btl/final/solution1/sim/verilog/xsim.dir/conv2D/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 18 23:06:10 2024...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/conv2D/xsim_script.tcl
# xsim {conv2D} -autoloadwcfg -tclbatch {conv2D.tcl}
Vivado Simulator 2018.3
