[14:07:21.788] <TB3>     INFO: *** Welcome to pxar ***
[14:07:21.788] <TB3>     INFO: *** Today: 2016/03/11
[14:07:21.794] <TB3>     INFO: *** Version: b2a7-dirty
[14:07:21.794] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C15.dat
[14:07:21.795] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:07:21.795] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//defaultMaskFile.dat
[14:07:21.795] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters_C15.dat
[14:07:21.872] <TB3>     INFO:         clk: 4
[14:07:21.872] <TB3>     INFO:         ctr: 4
[14:07:21.872] <TB3>     INFO:         sda: 19
[14:07:21.872] <TB3>     INFO:         tin: 9
[14:07:21.872] <TB3>     INFO:         level: 15
[14:07:21.873] <TB3>     INFO:         triggerdelay: 0
[14:07:21.873] <TB3>    QUIET: Instanciating API for pxar v1.9.0+785~g1267d37
[14:07:21.873] <TB3>     INFO: Log level: DEBUG
[14:07:21.883] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:07:21.902] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:07:21.906] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:07:21.908] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:07:23.465] <TB3>     INFO: DUT info: 
[14:07:23.465] <TB3>     INFO: The DUT currently contains the following objects:
[14:07:23.465] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:07:23.465] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:07:23.465] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:07:23.465] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:07:23.465] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.465] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.465] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.465] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.465] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.465] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.465] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.465] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.465] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.465] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.465] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.466] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.466] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.466] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.466] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.466] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:07:23.466] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:07:23.467] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:07:23.468] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:07:23.469] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:07:23.479] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29519872
[14:07:23.479] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xddfd70
[14:07:23.479] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xd54770
[14:07:23.479] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7999d94010
[14:07:23.479] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f799ffff510
[14:07:23.479] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29585408 fPxarMemory = 0x7f7999d94010
[14:07:23.480] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 362.6mA
[14:07:23.481] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[14:07:23.481] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 1.3 C
[14:07:23.481] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:07:23.882] <TB3>     INFO: enter 'restricted' command line mode
[14:07:23.882] <TB3>     INFO: enter test to run
[14:07:23.882] <TB3>     INFO:   test: FPIXTest no parameter change
[14:07:23.882] <TB3>     INFO:   running: fpixtest
[14:07:23.882] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:07:23.885] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:07:23.885] <TB3>     INFO: ######################################################################
[14:07:23.885] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:07:23.885] <TB3>     INFO: ######################################################################
[14:07:23.888] <TB3>     INFO: ######################################################################
[14:07:23.888] <TB3>     INFO: PixTestPretest::doTest()
[14:07:23.888] <TB3>     INFO: ######################################################################
[14:07:23.891] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:23.891] <TB3>     INFO:    PixTestPretest::programROC() 
[14:07:23.891] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:41.908] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:07:41.908] <TB3>     INFO: IA differences per ROC:  18.5 16.1 17.7 16.9 16.1 19.3 18.5 20.9 18.5 16.9 17.7 16.9 16.9 17.7 18.5 18.5
[14:07:41.978] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:41.978] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:07:41.978] <TB3>     INFO:    ----------------------------------------------------------------------
[14:07:42.081] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[14:07:42.183] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.7188 mA
[14:07:42.284] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  80 Ia 24.5188 mA
[14:07:42.385] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  78 Ia 22.9188 mA
[14:07:42.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  85 Ia 25.3187 mA
[14:07:42.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 22.9188 mA
[14:07:42.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 25.3187 mA
[14:07:42.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  78 Ia 23.7188 mA
[14:07:42.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  80 Ia 24.5188 mA
[14:07:42.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 23.7188 mA
[14:07:43.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  80 Ia 24.5188 mA
[14:07:43.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  78 Ia 22.9188 mA
[14:07:43.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  85 Ia 25.3187 mA
[14:07:43.398] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.3187 mA
[14:07:43.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 24.5188 mA
[14:07:43.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  92 Ia 23.7188 mA
[14:07:43.701] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  94 Ia 24.5188 mA
[14:07:43.801] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  92 Ia 23.7188 mA
[14:07:43.902] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  94 Ia 24.5188 mA
[14:07:43.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  92 Ia 23.7188 mA
[14:07:44.103] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  94 Ia 24.5188 mA
[14:07:44.204] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  92 Ia 23.7188 mA
[14:07:44.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  94 Ia 24.5188 mA
[14:07:44.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  92 Ia 23.7188 mA
[14:07:44.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  94 Ia 24.5188 mA
[14:07:44.608] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.1188 mA
[14:07:44.709] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.5188 mA
[14:07:44.811] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 24.5188 mA
[14:07:44.912] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 23.7188 mA
[14:07:45.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  87 Ia 24.5188 mA
[14:07:45.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  85 Ia 24.5188 mA
[14:07:45.215] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  83 Ia 23.7188 mA
[14:07:45.316] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  85 Ia 24.5188 mA
[14:07:45.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  83 Ia 23.7188 mA
[14:07:45.518] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 23.7188 mA
[14:07:45.619] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  87 Ia 24.5188 mA
[14:07:45.719] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  85 Ia 24.5188 mA
[14:07:45.820] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 21.3187 mA
[14:07:45.921] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  94 Ia 24.5188 mA
[14:07:46.022] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  92 Ia 24.5188 mA
[14:07:46.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  90 Ia 23.7188 mA
[14:07:46.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  92 Ia 24.5188 mA
[14:07:46.324] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  90 Ia 23.7188 mA
[14:07:46.424] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  92 Ia 24.5188 mA
[14:07:46.525] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  90 Ia 23.7188 mA
[14:07:46.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  92 Ia 24.5188 mA
[14:07:46.733] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  90 Ia 24.5188 mA
[14:07:46.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  88 Ia 22.9188 mA
[14:07:46.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  95 Ia 25.3187 mA
[14:07:47.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.3187 mA
[14:07:47.137] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  94 Ia 23.7188 mA
[14:07:47.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  96 Ia 25.3187 mA
[14:07:47.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  89 Ia 22.9188 mA
[14:07:47.440] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  96 Ia 25.3187 mA
[14:07:47.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  89 Ia 22.9188 mA
[14:07:47.641] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  96 Ia 24.5188 mA
[14:07:47.741] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  94 Ia 24.5188 mA
[14:07:47.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  92 Ia 24.5188 mA
[14:07:47.942] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  90 Ia 22.9188 mA
[14:07:48.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  97 Ia 25.3187 mA
[14:07:48.144] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  90 Ia 23.7188 mA
[14:07:48.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.7188 mA
[14:07:48.346] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  80 Ia 25.3187 mA
[14:07:48.446] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  73 Ia 22.9188 mA
[14:07:48.547] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  80 Ia 25.3187 mA
[14:07:48.648] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  73 Ia 22.9188 mA
[14:07:48.749] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  80 Ia 24.5188 mA
[14:07:48.849] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  78 Ia 23.7188 mA
[14:07:48.950] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  80 Ia 25.3187 mA
[14:07:49.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  73 Ia 22.1188 mA
[14:07:49.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  84 Ia 26.1187 mA
[14:07:49.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  72 Ia 22.1188 mA
[14:07:49.353] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  83 Ia 25.3187 mA
[14:07:49.454] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1188 mA
[14:07:49.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 25.3187 mA
[14:07:49.656] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  82 Ia 23.7188 mA
[14:07:49.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  84 Ia 24.5188 mA
[14:07:49.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  82 Ia 23.7188 mA
[14:07:49.958] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 24.5188 mA
[14:07:50.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  82 Ia 23.7188 mA
[14:07:50.159] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  84 Ia 24.5188 mA
[14:07:50.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  82 Ia 23.7188 mA
[14:07:50.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  84 Ia 24.5188 mA
[14:07:50.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  82 Ia 23.7188 mA
[14:07:50.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  84 Ia 24.5188 mA
[14:07:50.663] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 25.3187 mA
[14:07:50.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  71 Ia 23.7188 mA
[14:07:50.865] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  73 Ia 23.7188 mA
[14:07:50.966] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  75 Ia 24.5188 mA
[14:07:51.067] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  73 Ia 23.7188 mA
[14:07:51.168] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  75 Ia 23.7188 mA
[14:07:51.268] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  77 Ia 24.5188 mA
[14:07:51.369] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  75 Ia 24.5188 mA
[14:07:51.469] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  73 Ia 23.7188 mA
[14:07:51.570] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  75 Ia 24.5188 mA
[14:07:51.670] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  73 Ia 23.7188 mA
[14:07:51.771] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  75 Ia 24.5188 mA
[14:07:51.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.1188 mA
[14:07:51.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  89 Ia 25.3187 mA
[14:07:52.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  82 Ia 23.7188 mA
[14:07:52.175] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  84 Ia 24.5188 mA
[14:07:52.276] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  82 Ia 23.7188 mA
[14:07:52.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  84 Ia 24.5188 mA
[14:07:52.477] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  82 Ia 23.7188 mA
[14:07:52.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  84 Ia 24.5188 mA
[14:07:52.679] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  82 Ia 23.7188 mA
[14:07:52.779] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  84 Ia 24.5188 mA
[14:07:52.880] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  82 Ia 24.5188 mA
[14:07:52.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  80 Ia 23.7188 mA
[14:07:53.083] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 21.3187 mA
[14:07:53.184] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  94 Ia 25.3187 mA
[14:07:53.286] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  87 Ia 22.9188 mA
[14:07:53.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  94 Ia 24.5188 mA
[14:07:53.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  92 Ia 24.5188 mA
[14:07:53.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  90 Ia 23.7188 mA
[14:07:53.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  92 Ia 24.5188 mA
[14:07:53.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  90 Ia 23.7188 mA
[14:07:53.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  92 Ia 24.5188 mA
[14:07:53.990] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  90 Ia 23.7188 mA
[14:07:54.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  92 Ia 24.5188 mA
[14:07:54.192] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  90 Ia 23.7188 mA
[14:07:54.294] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1188 mA
[14:07:54.395] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 24.5188 mA
[14:07:54.495] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  87 Ia 24.5188 mA
[14:07:54.596] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  85 Ia 23.7188 mA
[14:07:54.697] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  87 Ia 24.5188 mA
[14:07:54.798] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  85 Ia 23.7188 mA
[14:07:54.899] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  87 Ia 24.5188 mA
[14:07:54.999] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  85 Ia 24.5188 mA
[14:07:55.100] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 23.7188 mA
[14:07:55.201] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  85 Ia 24.5188 mA
[14:07:55.302] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  83 Ia 23.7188 mA
[14:07:55.402] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  85 Ia 24.5188 mA
[14:07:55.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.1188 mA
[14:07:55.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 23.7188 mA
[14:07:55.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  91 Ia 24.5188 mA
[14:07:55.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  89 Ia 23.7188 mA
[14:07:55.907] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  91 Ia 24.5188 mA
[14:07:56.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  89 Ia 23.7188 mA
[14:07:56.109] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  91 Ia 24.5188 mA
[14:07:56.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  89 Ia 23.7188 mA
[14:07:56.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  91 Ia 23.7188 mA
[14:07:56.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  93 Ia 24.5188 mA
[14:07:56.513] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  91 Ia 23.7188 mA
[14:07:56.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  93 Ia 24.5188 mA
[14:07:56.718] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.1188 mA
[14:07:56.819] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  89 Ia 23.7188 mA
[14:07:56.920] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  91 Ia 24.5188 mA
[14:07:57.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  89 Ia 24.5188 mA
[14:07:57.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  87 Ia 24.5188 mA
[14:07:57.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 23.7188 mA
[14:07:57.324] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  87 Ia 23.7188 mA
[14:07:57.424] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  89 Ia 24.5188 mA
[14:07:57.525] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  87 Ia 23.7188 mA
[14:07:57.626] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  89 Ia 23.7188 mA
[14:07:57.726] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  91 Ia 24.5188 mA
[14:07:57.827] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  89 Ia 23.7188 mA
[14:07:57.928] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.1188 mA
[14:07:58.029] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 24.5188 mA
[14:07:58.130] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  87 Ia 24.5188 mA
[14:07:58.231] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 23.7188 mA
[14:07:58.332] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  87 Ia 24.5188 mA
[14:07:58.433] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  85 Ia 23.7188 mA
[14:07:58.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  87 Ia 24.5188 mA
[14:07:58.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  85 Ia 23.7188 mA
[14:07:58.734] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  87 Ia 23.7188 mA
[14:07:58.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  89 Ia 24.5188 mA
[14:07:58.936] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  87 Ia 24.5188 mA
[14:07:59.038] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  85 Ia 23.7188 mA
[14:07:59.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.9188 mA
[14:07:59.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  85 Ia 25.3187 mA
[14:07:59.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  78 Ia 22.9188 mA
[14:07:59.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 25.3187 mA
[14:07:59.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 22.9188 mA
[14:07:59.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 25.3187 mA
[14:07:59.743] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 22.9188 mA
[14:07:59.844] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  85 Ia 25.3187 mA
[14:07:59.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  78 Ia 23.7188 mA
[14:08:00.045] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  80 Ia 24.5188 mA
[14:08:00.146] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  78 Ia 22.9188 mA
[14:08:00.247] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  85 Ia 25.3187 mA
[14:08:00.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.9188 mA
[14:08:00.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 24.5188 mA
[14:08:00.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  83 Ia 24.5188 mA
[14:08:00.650] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  81 Ia 23.7188 mA
[14:08:00.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 24.5188 mA
[14:08:00.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  81 Ia 23.7188 mA
[14:08:00.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 24.5188 mA
[14:08:01.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  81 Ia 23.7188 mA
[14:08:01.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 24.5188 mA
[14:08:01.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  81 Ia 23.7188 mA
[14:08:01.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 24.5188 mA
[14:08:01.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  81 Ia 23.7188 mA
[14:08:01.486] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  85
[14:08:01.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  94
[14:08:01.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  85
[14:08:01.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  95
[14:08:01.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  90
[14:08:01.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  83
[14:08:01.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  84
[14:08:01.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  75
[14:08:01.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[14:08:01.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  90
[14:08:01.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  85
[14:08:01.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  93
[14:08:01.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  89
[14:08:01.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  85
[14:08:01.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  85
[14:08:01.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  81
[14:08:03.321] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 396.3 mA = 24.7688 mA/ROC
[14:08:03.321] <TB3>     INFO: i(loss) [mA/ROC]:     21.7  20.1  20.1  20.9  19.3  21.7  20.1  20.1  19.3  20.1  20.1  20.1  19.3  19.3  21.7  20.1
[14:08:03.352] <TB3>     INFO:    ----------------------------------------------------------------------
[14:08:03.352] <TB3>     INFO:    PixTestPretest::findTiming() 
[14:08:03.352] <TB3>     INFO:    ----------------------------------------------------------------------
[14:08:03.352] <TB3>     INFO: PixTestCmd::init()
[14:08:03.352] <TB3>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[14:08:04.036] <TB3>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[14:09:37.756] <TB3>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[14:09:37.784] <TB3>     INFO: TBM phases:  160MHz: 7, 400MHz: 2, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[14:09:37.784] <TB3>     INFO: (success/tries = 100/100), width = 5
[14:09:37.784] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0xe8 to 0xe8
[14:09:37.784] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[14:09:37.784] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[14:09:37.784] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[14:09:37.784] <TB3>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[14:09:37.787] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:37.787] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:09:37.787] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:37.924] <TB3>     INFO: Expecting 231680 events.
[14:09:42.535] <TB3>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[14:09:42.537] <TB3>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[14:09:45.170] <TB3>     INFO: 231680 events read in total (6531ms).
[14:09:45.175] <TB3>     INFO: Test took 7385ms.
[14:09:45.511] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 106 and Delta(CalDel) = 63
[14:09:45.515] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 62
[14:09:45.518] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 93 and Delta(CalDel) = 61
[14:09:45.522] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 94 and Delta(CalDel) = 62
[14:09:45.525] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 108 and Delta(CalDel) = 60
[14:09:45.529] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 116 and Delta(CalDel) = 63
[14:09:45.532] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 64
[14:09:45.536] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 101 and Delta(CalDel) = 63
[14:09:45.539] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 80 and Delta(CalDel) = 63
[14:09:45.543] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 113 and Delta(CalDel) = 63
[14:09:45.546] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 114 and Delta(CalDel) = 63
[14:09:45.550] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 100 and Delta(CalDel) = 61
[14:09:45.553] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 104 and Delta(CalDel) = 59
[14:09:45.557] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 99 and Delta(CalDel) = 60
[14:09:45.560] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 110 and Delta(CalDel) = 56
[14:09:45.564] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 89 and Delta(CalDel) = 62
[14:09:45.609] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:09:45.641] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:45.641] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:09:45.641] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:45.777] <TB3>     INFO: Expecting 231680 events.
[14:09:53.948] <TB3>     INFO: 231680 events read in total (7456ms).
[14:09:53.954] <TB3>     INFO: Test took 8309ms.
[14:09:53.977] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 31
[14:09:54.289] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[14:09:54.294] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[14:09:54.297] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[14:09:54.301] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 30
[14:09:54.304] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[14:09:54.308] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 32
[14:09:54.312] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 32.5
[14:09:54.316] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 31.5
[14:09:54.320] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[14:09:54.323] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30.5
[14:09:54.328] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[14:09:54.332] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[14:09:54.335] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[14:09:54.338] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 114 +/- 28.5
[14:09:54.342] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31.5
[14:09:54.378] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:09:54.378] <TB3>     INFO: CalDel:      150   139   131   139   123   143   154   149   157   134   135   141   142   141   114   149
[14:09:54.378] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:09:54.382] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C0.dat
[14:09:54.383] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C1.dat
[14:09:54.383] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C2.dat
[14:09:54.383] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C3.dat
[14:09:54.383] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C4.dat
[14:09:54.383] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C5.dat
[14:09:54.383] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C6.dat
[14:09:54.384] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C7.dat
[14:09:54.384] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C8.dat
[14:09:54.384] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C9.dat
[14:09:54.384] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C10.dat
[14:09:54.384] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C11.dat
[14:09:54.384] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C12.dat
[14:09:54.384] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C13.dat
[14:09:54.385] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C14.dat
[14:09:54.385] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters_C15.dat
[14:09:54.385] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:09:54.385] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:09:54.385] <TB3>     INFO: PixTestPretest::doTest() done, duration: 150 seconds
[14:09:54.385] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:09:54.443] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:09:54.443] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:09:54.446] <TB3>     INFO: ######################################################################
[14:09:54.446] <TB3>     INFO: PixTestAlive::doTest()
[14:09:54.446] <TB3>     INFO: ######################################################################
[14:09:54.449] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:54.449] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:09:54.449] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:54.451] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:09:54.794] <TB3>     INFO: Expecting 41600 events.
[14:09:58.858] <TB3>     INFO: 41600 events read in total (3349ms).
[14:09:58.859] <TB3>     INFO: Test took 4408ms.
[14:09:58.866] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:58.866] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:09:58.866] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:09:59.245] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:09:59.245] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[14:09:59.246] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    1    0    0    0    0    0
[14:09:59.249] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:59.249] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:09:59.249] <TB3>     INFO:    ----------------------------------------------------------------------
[14:09:59.250] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:09:59.593] <TB3>     INFO: Expecting 41600 events.
[14:10:02.562] <TB3>     INFO: 41600 events read in total (2254ms).
[14:10:02.562] <TB3>     INFO: Test took 3312ms.
[14:10:02.562] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:02.562] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:10:02.562] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:10:02.562] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:10:02.966] <TB3>     INFO: PixTestAlive::maskTest() done
[14:10:02.966] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:10:02.969] <TB3>     INFO:    ----------------------------------------------------------------------
[14:10:02.969] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:10:02.969] <TB3>     INFO:    ----------------------------------------------------------------------
[14:10:02.970] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:10:03.317] <TB3>     INFO: Expecting 41600 events.
[14:10:07.387] <TB3>     INFO: 41600 events read in total (3356ms).
[14:10:07.388] <TB3>     INFO: Test took 4418ms.
[14:10:07.395] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:07.396] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:10:07.396] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:10:07.770] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:10:07.770] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:10:07.770] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:10:07.770] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:10:07.778] <TB3>     INFO: ######################################################################
[14:10:07.778] <TB3>     INFO: PixTestTrim::doTest()
[14:10:07.778] <TB3>     INFO: ######################################################################
[14:10:07.781] <TB3>     INFO:    ----------------------------------------------------------------------
[14:10:07.781] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:10:07.781] <TB3>     INFO:    ----------------------------------------------------------------------
[14:10:07.861] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:10:07.861] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:10:07.874] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:07.874] <TB3>     INFO:     run 1 of 1
[14:10:07.874] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:08.224] <TB3>     INFO: Expecting 5025280 events.
[14:10:52.693] <TB3>     INFO: 1364816 events read in total (43754ms).
[14:11:36.267] <TB3>     INFO: 2715312 events read in total (87328ms).
[14:12:21.164] <TB3>     INFO: 4071296 events read in total (132226ms).
[14:12:51.464] <TB3>     INFO: 5025280 events read in total (162525ms).
[14:12:51.519] <TB3>     INFO: Test took 163644ms.
[14:12:51.589] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:51.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:53.186] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:54.530] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:55.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:57.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:58.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:00.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:02.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:03.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:05.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:06.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:07.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:09.406] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:10.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:12.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:13.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:15.065] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281083904
[14:13:15.068] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.07 minThrLimit = 102.064 minThrNLimit = 131.841 -> result = 102.07 -> 102
[14:13:15.069] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.6521 minThrLimit = 93.6176 minThrNLimit = 117.345 -> result = 93.6521 -> 93
[14:13:15.069] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.7275 minThrLimit = 95.7119 minThrNLimit = 123.252 -> result = 95.7275 -> 95
[14:13:15.069] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0609 minThrLimit = 98.027 minThrNLimit = 127.729 -> result = 98.0609 -> 98
[14:13:15.070] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.666 minThrLimit = 101.627 minThrNLimit = 130.963 -> result = 101.666 -> 101
[14:13:15.070] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.746 minThrLimit = 106.717 minThrNLimit = 142.784 -> result = 106.746 -> 106
[14:13:15.071] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0038 minThrLimit = 89.9881 minThrNLimit = 117.916 -> result = 90.0038 -> 90
[14:13:15.071] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.55 minThrLimit = 102.508 minThrNLimit = 134.827 -> result = 102.55 -> 102
[14:13:15.071] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2166 minThrLimit = 88.1427 minThrNLimit = 112.631 -> result = 88.2166 -> 88
[14:13:15.072] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2651 minThrLimit = 96.2418 minThrNLimit = 122.408 -> result = 96.2651 -> 96
[14:13:15.072] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9476 minThrLimit = 98.9466 minThrNLimit = 126.51 -> result = 98.9476 -> 98
[14:13:15.073] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7006 minThrLimit = 96.6415 minThrNLimit = 124.924 -> result = 96.7006 -> 96
[14:13:15.073] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4185 minThrLimit = 91.41 minThrNLimit = 118.683 -> result = 91.4185 -> 91
[14:13:15.073] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5724 minThrLimit = 99.5704 minThrNLimit = 127.961 -> result = 99.5724 -> 99
[14:13:15.074] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.557 minThrLimit = 102.532 minThrNLimit = 135.203 -> result = 102.557 -> 102
[14:13:15.074] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2478 minThrLimit = 94.2413 minThrNLimit = 121.146 -> result = 94.2478 -> 94
[14:13:15.074] <TB3>     INFO: ROC 0 VthrComp = 102
[14:13:15.074] <TB3>     INFO: ROC 1 VthrComp = 93
[14:13:15.075] <TB3>     INFO: ROC 2 VthrComp = 95
[14:13:15.075] <TB3>     INFO: ROC 3 VthrComp = 98
[14:13:15.075] <TB3>     INFO: ROC 4 VthrComp = 101
[14:13:15.075] <TB3>     INFO: ROC 5 VthrComp = 106
[14:13:15.075] <TB3>     INFO: ROC 6 VthrComp = 90
[14:13:15.075] <TB3>     INFO: ROC 7 VthrComp = 102
[14:13:15.075] <TB3>     INFO: ROC 8 VthrComp = 88
[14:13:15.075] <TB3>     INFO: ROC 9 VthrComp = 96
[14:13:15.076] <TB3>     INFO: ROC 10 VthrComp = 98
[14:13:15.076] <TB3>     INFO: ROC 11 VthrComp = 96
[14:13:15.076] <TB3>     INFO: ROC 12 VthrComp = 91
[14:13:15.076] <TB3>     INFO: ROC 13 VthrComp = 99
[14:13:15.076] <TB3>     INFO: ROC 14 VthrComp = 102
[14:13:15.076] <TB3>     INFO: ROC 15 VthrComp = 94
[14:13:15.076] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:13:15.076] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:13:15.090] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:15.090] <TB3>     INFO:     run 1 of 1
[14:13:15.090] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:15.456] <TB3>     INFO: Expecting 5025280 events.
[14:13:51.327] <TB3>     INFO: 885152 events read in total (35156ms).
[14:14:26.469] <TB3>     INFO: 1766976 events read in total (70299ms).
[14:15:01.574] <TB3>     INFO: 2647624 events read in total (105403ms).
[14:15:36.594] <TB3>     INFO: 3519640 events read in total (140423ms).
[14:16:13.355] <TB3>     INFO: 4387448 events read in total (177184ms).
[14:16:38.700] <TB3>     INFO: 5025280 events read in total (202529ms).
[14:16:38.774] <TB3>     INFO: Test took 203684ms.
[14:16:38.955] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:39.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:40.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:42.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:43.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:45.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:47.110] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:48.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:50.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:51.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:53.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:54.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:56.510] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:58.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:59.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:01.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:02.726] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:04.282] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235900928
[14:17:04.285] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.8913 for pixel 12/2 mean/min/max = 44.1391/32.0807/56.1974
[14:17:04.285] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.2726 for pixel 11/6 mean/min/max = 44.8252/33.2904/56.36
[14:17:04.286] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1525 for pixel 3/1 mean/min/max = 45.0891/32.9295/57.2487
[14:17:04.286] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.3515 for pixel 17/6 mean/min/max = 43.2674/31.873/54.6617
[14:17:04.286] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.531 for pixel 8/7 mean/min/max = 43.6285/32.4343/54.8227
[14:17:04.287] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.2226 for pixel 0/2 mean/min/max = 47.0685/34.659/59.478
[14:17:04.287] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.1361 for pixel 11/4 mean/min/max = 44.4211/33.4151/55.4272
[14:17:04.287] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.9524 for pixel 16/1 mean/min/max = 44.7674/32.4748/57.06
[14:17:04.288] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.8103 for pixel 51/79 mean/min/max = 44.4247/33.9702/54.8792
[14:17:04.288] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.9462 for pixel 8/0 mean/min/max = 45.0853/32.0497/58.121
[14:17:04.288] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.4488 for pixel 6/22 mean/min/max = 44.3985/32.3328/56.4642
[14:17:04.289] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.302 for pixel 2/14 mean/min/max = 45.3835/32.3318/58.4352
[14:17:04.289] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.3053 for pixel 17/51 mean/min/max = 44.0892/33.7006/54.4778
[14:17:04.289] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.089 for pixel 2/2 mean/min/max = 44.1303/31.9485/56.312
[14:17:04.290] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.2397 for pixel 10/6 mean/min/max = 43.9937/32.5719/55.4155
[14:17:04.290] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.1801 for pixel 0/1 mean/min/max = 44.0353/32.6173/55.4534
[14:17:04.290] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:17:04.423] <TB3>     INFO: Expecting 411648 events.
[14:17:12.121] <TB3>     INFO: 411648 events read in total (6984ms).
[14:17:12.128] <TB3>     INFO: Expecting 411648 events.
[14:17:19.770] <TB3>     INFO: 411648 events read in total (6980ms).
[14:17:19.780] <TB3>     INFO: Expecting 411648 events.
[14:17:27.417] <TB3>     INFO: 411648 events read in total (6980ms).
[14:17:27.430] <TB3>     INFO: Expecting 411648 events.
[14:17:35.156] <TB3>     INFO: 411648 events read in total (7071ms).
[14:17:35.173] <TB3>     INFO: Expecting 411648 events.
[14:17:42.872] <TB3>     INFO: 411648 events read in total (7050ms).
[14:17:42.891] <TB3>     INFO: Expecting 411648 events.
[14:17:50.592] <TB3>     INFO: 411648 events read in total (7054ms).
[14:17:50.614] <TB3>     INFO: Expecting 411648 events.
[14:17:58.225] <TB3>     INFO: 411648 events read in total (6964ms).
[14:17:58.249] <TB3>     INFO: Expecting 411648 events.
[14:18:05.875] <TB3>     INFO: 411648 events read in total (6980ms).
[14:18:05.903] <TB3>     INFO: Expecting 411648 events.
[14:18:13.472] <TB3>     INFO: 411648 events read in total (6930ms).
[14:18:13.500] <TB3>     INFO: Expecting 411648 events.
[14:18:21.164] <TB3>     INFO: 411648 events read in total (7016ms).
[14:18:21.195] <TB3>     INFO: Expecting 411648 events.
[14:18:28.904] <TB3>     INFO: 411648 events read in total (7073ms).
[14:18:28.940] <TB3>     INFO: Expecting 411648 events.
[14:18:36.531] <TB3>     INFO: 411648 events read in total (6965ms).
[14:18:36.569] <TB3>     INFO: Expecting 411648 events.
[14:18:44.166] <TB3>     INFO: 411648 events read in total (6969ms).
[14:18:44.207] <TB3>     INFO: Expecting 411648 events.
[14:18:51.715] <TB3>     INFO: 411648 events read in total (6885ms).
[14:18:51.757] <TB3>     INFO: Expecting 411648 events.
[14:18:59.379] <TB3>     INFO: 411648 events read in total (6990ms).
[14:18:59.426] <TB3>     INFO: Expecting 411648 events.
[14:19:06.870] <TB3>     INFO: 411648 events read in total (6826ms).
[14:19:06.916] <TB3>     INFO: Test took 122626ms.
[14:19:07.457] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1519 < 35 for itrim = 107; old thr = 33.5677 ... break
[14:19:07.502] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9059 < 35 for itrim+1 = 108; old thr = 34.8094 ... break
[14:19:07.544] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.756 < 35 for itrim+1 = 115; old thr = 34.678 ... break
[14:19:07.597] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2673 < 35 for itrim = 115; old thr = 34.1628 ... break
[14:19:07.650] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5801 < 35 for itrim+1 = 106; old thr = 34.8986 ... break
[14:19:07.693] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5266 < 35 for itrim+1 = 114; old thr = 34.8427 ... break
[14:19:07.736] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1139 < 35 for itrim = 99; old thr = 33.609 ... break
[14:19:07.784] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8338 < 35 for itrim+1 = 115; old thr = 34.609 ... break
[14:19:07.813] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1603 < 35 for itrim = 86; old thr = 34.231 ... break
[14:19:07.855] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1532 < 35 for itrim = 115; old thr = 34.1989 ... break
[14:19:07.903] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1738 < 35 for itrim = 116; old thr = 34.6036 ... break
[14:19:07.947] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2997 < 35 for itrim = 117; old thr = 33.8546 ... break
[14:19:07.991] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1278 < 35 for itrim = 111; old thr = 34.3269 ... break
[14:19:08.027] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4776 < 35 for itrim+1 = 102; old thr = 34.5911 ... break
[14:19:08.081] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8033 < 35 for itrim = 112; old thr = 34.1277 ... break
[14:19:08.115] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3137 < 35 for itrim = 95; old thr = 34.0324 ... break
[14:19:08.196] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:19:08.207] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:08.207] <TB3>     INFO:     run 1 of 1
[14:19:08.207] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:08.551] <TB3>     INFO: Expecting 5025280 events.
[14:19:44.099] <TB3>     INFO: 870784 events read in total (34833ms).
[14:20:18.973] <TB3>     INFO: 1739320 events read in total (69707ms).
[14:20:53.948] <TB3>     INFO: 2607480 events read in total (104683ms).
[14:21:28.714] <TB3>     INFO: 3465888 events read in total (139448ms).
[14:22:04.679] <TB3>     INFO: 4319456 events read in total (175413ms).
[14:22:32.892] <TB3>     INFO: 5025280 events read in total (203626ms).
[14:22:32.977] <TB3>     INFO: Test took 204771ms.
[14:22:33.162] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:33.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:35.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:36.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:38.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:39.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:41.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:42.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:44.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:46.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:47.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:49.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:51.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:52.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:54.031] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:55.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:57.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:58.535] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287150080
[14:22:58.536] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.263102 .. 50.855443
[14:22:58.612] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:22:58.621] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:22:58.621] <TB3>     INFO:     run 1 of 1
[14:22:58.622] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:58.964] <TB3>     INFO: Expecting 1963520 events.
[14:23:41.082] <TB3>     INFO: 1149088 events read in total (41397ms).
[14:24:09.629] <TB3>     INFO: 1963520 events read in total (69945ms).
[14:24:09.652] <TB3>     INFO: Test took 71031ms.
[14:24:09.696] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:09.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:10.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:11.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:12.847] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:13.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:14.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:15.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:16.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:17.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:18.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:19.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:20.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:21.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:22.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:23.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:24.976] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:25.983] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 208994304
[14:24:26.064] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.988093 .. 45.222508
[14:24:26.139] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:24:26.149] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:24:26.149] <TB3>     INFO:     run 1 of 1
[14:24:26.149] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:24:26.491] <TB3>     INFO: Expecting 1664000 events.
[14:25:08.787] <TB3>     INFO: 1156648 events read in total (41581ms).
[14:25:26.537] <TB3>     INFO: 1664000 events read in total (59331ms).
[14:25:26.553] <TB3>     INFO: Test took 60404ms.
[14:25:26.587] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:26.665] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:27.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:28.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:29.590] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:30.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:31.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:32.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:33.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:34.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:35.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:36.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:37.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:38.373] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:39.341] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:40.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:41.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:42.240] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 208732160
[14:25:42.325] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.583925 .. 41.976013
[14:25:42.401] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:25:42.411] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:25:42.411] <TB3>     INFO:     run 1 of 1
[14:25:42.411] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:42.755] <TB3>     INFO: Expecting 1364480 events.
[14:26:24.028] <TB3>     INFO: 1167600 events read in total (40558ms).
[14:26:31.317] <TB3>     INFO: 1364480 events read in total (47847ms).
[14:26:31.331] <TB3>     INFO: Test took 48920ms.
[14:26:31.361] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:31.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:32.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:33.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:34.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:35.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:36.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:37.451] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:38.443] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:39.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:40.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:41.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:42.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:43.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:44.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:45.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:46.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:47.311] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 295354368
[14:26:47.393] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.560293 .. 41.957343
[14:26:47.470] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:26:47.481] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:26:47.481] <TB3>     INFO:     run 1 of 1
[14:26:47.481] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:47.829] <TB3>     INFO: Expecting 1264640 events.
[14:27:28.742] <TB3>     INFO: 1137120 events read in total (40198ms).
[14:27:33.745] <TB3>     INFO: 1264640 events read in total (45201ms).
[14:27:33.760] <TB3>     INFO: Test took 46280ms.
[14:27:33.791] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:33.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:34.794] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:35.732] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:36.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:37.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:38.522] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:39.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:40.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:41.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:42.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:43.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:44.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:45.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:46.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:47.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:48.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:49.324] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341442560
[14:27:49.408] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:27:49.408] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:27:49.418] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:49.418] <TB3>     INFO:     run 1 of 1
[14:27:49.418] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:49.762] <TB3>     INFO: Expecting 1364480 events.
[14:28:30.181] <TB3>     INFO: 1075480 events read in total (39705ms).
[14:28:40.789] <TB3>     INFO: 1364480 events read in total (50313ms).
[14:28:40.814] <TB3>     INFO: Test took 51396ms.
[14:28:40.854] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:40.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:41.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:42.867] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:43.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:44.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:45.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:47.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:48.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:49.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:50.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:51.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:52.282] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:53.309] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:54.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:55.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:56.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:57.385] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 349368320
[14:28:57.420] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C0.dat
[14:28:57.421] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C1.dat
[14:28:57.421] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C2.dat
[14:28:57.421] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C3.dat
[14:28:57.421] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C4.dat
[14:28:57.421] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C5.dat
[14:28:57.421] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C6.dat
[14:28:57.421] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C7.dat
[14:28:57.421] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C8.dat
[14:28:57.421] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C9.dat
[14:28:57.422] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C10.dat
[14:28:57.422] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C11.dat
[14:28:57.422] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C12.dat
[14:28:57.422] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C13.dat
[14:28:57.422] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C14.dat
[14:28:57.422] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C15.dat
[14:28:57.422] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C0.dat
[14:28:57.430] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C1.dat
[14:28:57.438] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C2.dat
[14:28:57.445] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C3.dat
[14:28:57.452] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C4.dat
[14:28:57.459] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C5.dat
[14:28:57.466] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C6.dat
[14:28:57.473] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C7.dat
[14:28:57.480] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C8.dat
[14:28:57.487] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C9.dat
[14:28:57.494] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C10.dat
[14:28:57.501] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C11.dat
[14:28:57.508] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C12.dat
[14:28:57.515] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C13.dat
[14:28:57.522] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C14.dat
[14:28:57.529] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//trimParameters35_C15.dat
[14:28:57.536] <TB3>     INFO: PixTestTrim::trimTest() done
[14:28:57.536] <TB3>     INFO: vtrim:     107 108 115 115 106 114  99 115  86 115 116 117 111 102 112  95 
[14:28:57.536] <TB3>     INFO: vthrcomp:  102  93  95  98 101 106  90 102  88  96  98  96  91  99 102  94 
[14:28:57.536] <TB3>     INFO: vcal mean:  35.01  35.01  35.02  35.00  34.97  34.89  35.03  35.03  35.05  34.99  35.00  34.96  35.06  35.00  35.02  35.10 
[14:28:57.536] <TB3>     INFO: vcal RMS:    0.80   0.81   0.78   0.82   0.79   0.79   0.78   0.84   0.72   0.85   0.98   0.83   0.77   0.81   0.77   0.74 
[14:28:57.536] <TB3>     INFO: bits mean:   9.97   9.55   9.59  10.50  10.08   8.06   9.79   9.72   8.70   9.80  10.03   9.53  10.04  10.12   9.96   9.48 
[14:28:57.536] <TB3>     INFO: bits RMS:    2.60   2.59   2.55   2.43   2.51   2.81   2.47   2.61   2.82   2.66   2.54   2.70   2.33   2.55   2.55   2.73 
[14:28:57.547] <TB3>     INFO:    ----------------------------------------------------------------------
[14:28:57.547] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:28:57.547] <TB3>     INFO:    ----------------------------------------------------------------------
[14:28:57.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:28:57.550] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:28:57.561] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:28:57.561] <TB3>     INFO:     run 1 of 1
[14:28:57.561] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:57.910] <TB3>     INFO: Expecting 4160000 events.
[14:29:44.334] <TB3>     INFO: 1124625 events read in total (45709ms).
[14:30:29.874] <TB3>     INFO: 2236680 events read in total (91249ms).
[14:31:15.804] <TB3>     INFO: 3337870 events read in total (137180ms).
[14:31:48.895] <TB3>     INFO: 4160000 events read in total (170270ms).
[14:31:48.961] <TB3>     INFO: Test took 171400ms.
[14:31:49.094] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:49.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:51.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:53.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:54.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:56.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:58.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:00.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:02.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:04.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:06.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:08.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:10.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:11.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:13.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:15.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:17.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:19.702] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 391725056
[14:32:19.703] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:32:19.776] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:32:19.776] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 207 (-1/-1) hits flags = 528 (plus default)
[14:32:19.786] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:19.786] <TB3>     INFO:     run 1 of 1
[14:32:19.787] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:20.129] <TB3>     INFO: Expecting 4326400 events.
[14:33:05.203] <TB3>     INFO: 1070665 events read in total (44359ms).
[14:33:49.627] <TB3>     INFO: 2131220 events read in total (88784ms).
[14:34:36.564] <TB3>     INFO: 3180285 events read in total (135720ms).
[14:35:20.303] <TB3>     INFO: 4229650 events read in total (179459ms).
[14:35:24.735] <TB3>     INFO: 4326400 events read in total (183892ms).
[14:35:24.788] <TB3>     INFO: Test took 185002ms.
[14:35:24.947] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:25.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:27.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:29.066] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:30.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:32.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:34.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:36.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:38.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:40.523] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:42.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:44.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:46.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:48.166] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:50.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:51.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:53.846] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:55.773] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 341078016
[14:35:55.774] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:35:55.847] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:35:55.847] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 201 (-1/-1) hits flags = 528 (plus default)
[14:35:55.857] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:35:55.857] <TB3>     INFO:     run 1 of 1
[14:35:55.857] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:56.205] <TB3>     INFO: Expecting 4201600 events.
[14:36:41.769] <TB3>     INFO: 1083135 events read in total (44850ms).
[14:37:25.990] <TB3>     INFO: 2155455 events read in total (89071ms).
[14:38:10.057] <TB3>     INFO: 3216415 events read in total (133138ms).
[14:38:50.871] <TB3>     INFO: 4201600 events read in total (173952ms).
[14:38:50.939] <TB3>     INFO: Test took 175082ms.
[14:38:51.088] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:51.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:38:53.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:38:55.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:38:57.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:38:58.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:00.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:02.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:04.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:06.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:08.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:10.159] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:12.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:13.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:15.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:17.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:19.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:21.389] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331493376
[14:39:21.390] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:39:21.463] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:39:21.464] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:39:21.474] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:21.474] <TB3>     INFO:     run 1 of 1
[14:39:21.475] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:21.819] <TB3>     INFO: Expecting 3161600 events.
[14:40:09.805] <TB3>     INFO: 1254050 events read in total (47271ms).
[14:40:57.849] <TB3>     INFO: 2478870 events read in total (95315ms).
[14:41:24.805] <TB3>     INFO: 3161600 events read in total (122271ms).
[14:41:24.838] <TB3>     INFO: Test took 123363ms.
[14:41:24.919] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:25.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:26.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:28.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:29.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:31.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:32.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:34.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:36.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:37.696] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:39.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:40.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:42.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:44.051] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:45.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:47.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:48.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:50.411] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 331493376
[14:41:50.411] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:41:50.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:41:50.484] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:41:50.494] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:41:50.494] <TB3>     INFO:     run 1 of 1
[14:41:50.495] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:50.837] <TB3>     INFO: Expecting 3161600 events.
[14:42:41.236] <TB3>     INFO: 1253650 events read in total (49684ms).
[14:43:29.730] <TB3>     INFO: 2477425 events read in total (98178ms).
[14:43:57.119] <TB3>     INFO: 3161600 events read in total (125567ms).
[14:43:57.152] <TB3>     INFO: Test took 126657ms.
[14:43:57.226] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:57.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:58.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:00.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:02.147] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:03.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:05.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:06.871] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:08.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:10.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:11.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:13.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:14.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:16.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:18.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:19.669] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:21.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:22.862] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356732928
[14:44:22.863] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.02571, thr difference RMS: 1.63557
[14:44:22.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.79063, thr difference RMS: 1.62189
[14:44:22.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.94773, thr difference RMS: 1.48607
[14:44:22.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.99635, thr difference RMS: 1.52504
[14:44:22.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.04856, thr difference RMS: 1.58306
[14:44:22.864] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.49253, thr difference RMS: 1.65677
[14:44:22.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.9414, thr difference RMS: 1.1943
[14:44:22.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.49313, thr difference RMS: 1.59703
[14:44:22.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.61676, thr difference RMS: 1.24569
[14:44:22.865] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.64664, thr difference RMS: 1.70539
[14:44:22.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.60733, thr difference RMS: 1.62562
[14:44:22.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.09526, thr difference RMS: 1.71919
[14:44:22.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.23983, thr difference RMS: 1.33731
[14:44:22.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.85947, thr difference RMS: 1.46728
[14:44:22.866] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.66988, thr difference RMS: 1.57873
[14:44:22.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.57449, thr difference RMS: 1.34602
[14:44:22.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.07384, thr difference RMS: 1.6251
[14:44:22.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.73776, thr difference RMS: 1.62529
[14:44:22.867] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.94194, thr difference RMS: 1.43491
[14:44:22.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.97298, thr difference RMS: 1.50551
[14:44:22.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.07056, thr difference RMS: 1.5737
[14:44:22.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.59483, thr difference RMS: 1.67059
[14:44:22.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.03557, thr difference RMS: 1.18467
[14:44:22.868] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.63401, thr difference RMS: 1.55836
[14:44:22.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.5755, thr difference RMS: 1.22274
[14:44:22.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.6843, thr difference RMS: 1.68601
[14:44:22.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.7063, thr difference RMS: 3.37774
[14:44:22.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.0986, thr difference RMS: 1.68805
[14:44:22.869] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.26456, thr difference RMS: 1.3254
[14:44:22.870] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.92778, thr difference RMS: 1.46477
[14:44:22.870] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.70557, thr difference RMS: 1.58557
[14:44:22.870] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.61743, thr difference RMS: 1.34489
[14:44:22.870] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.16715, thr difference RMS: 1.63208
[14:44:22.871] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.78168, thr difference RMS: 1.61577
[14:44:22.871] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.86365, thr difference RMS: 1.42608
[14:44:22.871] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.96744, thr difference RMS: 1.50683
[14:44:22.871] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.11153, thr difference RMS: 1.58182
[14:44:22.871] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.80583, thr difference RMS: 1.68649
[14:44:22.872] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.09757, thr difference RMS: 1.18045
[14:44:22.872] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.6774, thr difference RMS: 1.5748
[14:44:22.872] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.54686, thr difference RMS: 1.21351
[14:44:22.872] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 7.78934, thr difference RMS: 1.66489
[14:44:22.873] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.80125, thr difference RMS: 3.36546
[14:44:22.873] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.19059, thr difference RMS: 1.68675
[14:44:22.873] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.24227, thr difference RMS: 1.32746
[14:44:22.873] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.13402, thr difference RMS: 1.46738
[14:44:22.873] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.77668, thr difference RMS: 1.57771
[14:44:22.874] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.67275, thr difference RMS: 1.35491
[14:44:22.874] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.32402, thr difference RMS: 1.63568
[14:44:22.874] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.93048, thr difference RMS: 1.61697
[14:44:22.874] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.94626, thr difference RMS: 1.44713
[14:44:22.874] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.09772, thr difference RMS: 1.49629
[14:44:22.875] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.23424, thr difference RMS: 1.56089
[14:44:22.875] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.85572, thr difference RMS: 1.69394
[14:44:22.875] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.22621, thr difference RMS: 1.17543
[14:44:22.875] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.71242, thr difference RMS: 1.58135
[14:44:22.876] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.58819, thr difference RMS: 1.20592
[14:44:22.876] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 7.83349, thr difference RMS: 1.69241
[14:44:22.876] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.88554, thr difference RMS: 3.36092
[14:44:22.876] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.26557, thr difference RMS: 1.68198
[14:44:22.876] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.29833, thr difference RMS: 1.31598
[14:44:22.877] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.22531, thr difference RMS: 1.43905
[14:44:22.877] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.81632, thr difference RMS: 1.58298
[14:44:22.877] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.90112, thr difference RMS: 1.34474
[14:44:22.984] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:44:22.987] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2055 seconds
[14:44:22.987] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:44:23.690] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:44:23.690] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:44:23.696] <TB3>     INFO: ######################################################################
[14:44:23.696] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:44:23.696] <TB3>     INFO: ######################################################################
[14:44:23.697] <TB3>     INFO:    ----------------------------------------------------------------------
[14:44:23.697] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:44:23.697] <TB3>     INFO:    ----------------------------------------------------------------------
[14:44:23.697] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:44:23.708] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:44:23.708] <TB3>     INFO:     run 1 of 1
[14:44:23.708] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:24.050] <TB3>     INFO: Expecting 59072000 events.
[14:44:53.557] <TB3>     INFO: 1073000 events read in total (28792ms).
[14:45:22.109] <TB3>     INFO: 2141600 events read in total (57344ms).
[14:45:50.823] <TB3>     INFO: 3210400 events read in total (86058ms).
[14:46:19.354] <TB3>     INFO: 4282600 events read in total (114589ms).
[14:46:48.015] <TB3>     INFO: 5350800 events read in total (143250ms).
[14:47:16.692] <TB3>     INFO: 6421800 events read in total (171927ms).
[14:47:45.375] <TB3>     INFO: 7492200 events read in total (200610ms).
[14:48:13.944] <TB3>     INFO: 8560800 events read in total (229179ms).
[14:48:42.624] <TB3>     INFO: 9630800 events read in total (257859ms).
[14:49:11.286] <TB3>     INFO: 10701600 events read in total (286521ms).
[14:49:39.943] <TB3>     INFO: 11770000 events read in total (315178ms).
[14:50:08.663] <TB3>     INFO: 12841000 events read in total (343898ms).
[14:50:37.358] <TB3>     INFO: 13910600 events read in total (372593ms).
[14:51:06.061] <TB3>     INFO: 14978800 events read in total (401296ms).
[14:51:34.816] <TB3>     INFO: 16048200 events read in total (430051ms).
[14:52:03.386] <TB3>     INFO: 17119400 events read in total (458621ms).
[14:52:32.165] <TB3>     INFO: 18187800 events read in total (487400ms).
[14:53:00.793] <TB3>     INFO: 19257400 events read in total (516028ms).
[14:53:29.432] <TB3>     INFO: 20328200 events read in total (544667ms).
[14:53:58.131] <TB3>     INFO: 21397000 events read in total (573366ms).
[14:54:26.958] <TB3>     INFO: 22467200 events read in total (602193ms).
[14:54:55.680] <TB3>     INFO: 23538200 events read in total (630915ms).
[14:55:24.359] <TB3>     INFO: 24606600 events read in total (659594ms).
[14:55:53.115] <TB3>     INFO: 25675600 events read in total (688350ms).
[14:56:21.978] <TB3>     INFO: 26747000 events read in total (717213ms).
[14:56:50.739] <TB3>     INFO: 27815200 events read in total (745974ms).
[14:57:19.355] <TB3>     INFO: 28882800 events read in total (774590ms).
[14:57:48.098] <TB3>     INFO: 29955000 events read in total (803333ms).
[14:58:16.752] <TB3>     INFO: 31023200 events read in total (831987ms).
[14:58:45.523] <TB3>     INFO: 32091400 events read in total (860758ms).
[14:59:14.286] <TB3>     INFO: 33163000 events read in total (889521ms).
[14:59:43.023] <TB3>     INFO: 34232200 events read in total (918258ms).
[15:00:11.653] <TB3>     INFO: 35300000 events read in total (946888ms).
[15:00:40.334] <TB3>     INFO: 36369200 events read in total (975569ms).
[15:01:09.040] <TB3>     INFO: 37440000 events read in total (1004275ms).
[15:01:37.987] <TB3>     INFO: 38508000 events read in total (1033222ms).
[15:02:06.629] <TB3>     INFO: 39575800 events read in total (1061864ms).
[15:02:35.399] <TB3>     INFO: 40647400 events read in total (1090634ms).
[15:03:03.917] <TB3>     INFO: 41715200 events read in total (1119152ms).
[15:03:32.584] <TB3>     INFO: 42783000 events read in total (1147819ms).
[15:04:01.358] <TB3>     INFO: 43851800 events read in total (1176593ms).
[15:04:30.167] <TB3>     INFO: 44922000 events read in total (1205402ms).
[15:04:58.889] <TB3>     INFO: 45989000 events read in total (1234124ms).
[15:05:27.586] <TB3>     INFO: 47056600 events read in total (1262821ms).
[15:05:56.332] <TB3>     INFO: 48123800 events read in total (1291567ms).
[15:06:25.099] <TB3>     INFO: 49195200 events read in total (1320334ms).
[15:06:53.770] <TB3>     INFO: 50263400 events read in total (1349005ms).
[15:07:22.370] <TB3>     INFO: 51331000 events read in total (1377605ms).
[15:07:51.074] <TB3>     INFO: 52399200 events read in total (1406309ms).
[15:08:19.798] <TB3>     INFO: 53470400 events read in total (1435033ms).
[15:08:48.589] <TB3>     INFO: 54538000 events read in total (1463824ms).
[15:09:18.175] <TB3>     INFO: 55605400 events read in total (1493410ms).
[15:09:46.713] <TB3>     INFO: 56674600 events read in total (1521948ms).
[15:10:15.053] <TB3>     INFO: 57744200 events read in total (1550288ms).
[15:10:43.525] <TB3>     INFO: 58812200 events read in total (1578760ms).
[15:10:50.677] <TB3>     INFO: 59072000 events read in total (1585912ms).
[15:10:50.702] <TB3>     INFO: Test took 1586994ms.
[15:10:50.759] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:50.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:50.878] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:52.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:52.074] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:53.265] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:53.265] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:54.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:54.457] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:55.624] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:55.624] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:56.810] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:56.810] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:57.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:57.987] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:10:59.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:59.170] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:00.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:11:00.354] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:01.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:11:01.538] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:02.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:11:02.717] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:03.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:11:03.921] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:05.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:11:05.119] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:06.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:11:06.268] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:07.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:07.458] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:08.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:11:08.622] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:11:09.811] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 453226496
[15:11:09.843] <TB3>     INFO: PixTestScurves::scurves() done 
[15:11:09.843] <TB3>     INFO: Vcal mean:  35.05  35.10  35.12  35.00  35.03  35.09  35.06  34.85  35.09  35.07  35.08  35.01  35.10  35.07  35.09  35.17 
[15:11:09.843] <TB3>     INFO: Vcal RMS:    0.69   0.68   0.66   0.68   0.65   0.68   0.64   0.69   0.57   0.72   0.88   0.70   0.63   0.68   0.65   0.63 
[15:11:09.843] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:11:09.916] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:11:09.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:11:09.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:11:09.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:11:09.917] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:11:09.917] <TB3>     INFO: ######################################################################
[15:11:09.917] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:11:09.917] <TB3>     INFO: ######################################################################
[15:11:09.920] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:11:10.265] <TB3>     INFO: Expecting 41600 events.
[15:11:14.339] <TB3>     INFO: 41600 events read in total (3351ms).
[15:11:14.340] <TB3>     INFO: Test took 4420ms.
[15:11:14.348] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:14.348] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:11:14.348] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:11:14.353] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 51, 64] has eff 0/10
[15:11:14.353] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 51, 64]
[15:11:14.356] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:11:14.356] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:11:14.357] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:11:14.357] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:11:14.694] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:11:15.038] <TB3>     INFO: Expecting 41600 events.
[15:11:19.174] <TB3>     INFO: 41600 events read in total (3421ms).
[15:11:19.175] <TB3>     INFO: Test took 4480ms.
[15:11:19.182] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:19.182] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:11:19.182] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:11:19.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.338
[15:11:19.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[15:11:19.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.596
[15:11:19.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[15:11:19.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.063
[15:11:19.187] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:11:19.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.79
[15:11:19.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 164
[15:11:19.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.91
[15:11:19.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[15:11:19.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.569
[15:11:19.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 167
[15:11:19.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.353
[15:11:19.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 184
[15:11:19.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.729
[15:11:19.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[15:11:19.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.466
[15:11:19.188] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,11] phvalue 184
[15:11:19.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.802
[15:11:19.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 162
[15:11:19.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.604
[15:11:19.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 188
[15:11:19.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.511
[15:11:19.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[15:11:19.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.304
[15:11:19.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[15:11:19.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.053
[15:11:19.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[15:11:19.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.489
[15:11:19.189] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[15:11:19.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.525
[15:11:19.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,17] phvalue 177
[15:11:19.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:11:19.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:11:19.190] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:11:19.280] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:11:19.622] <TB3>     INFO: Expecting 41600 events.
[15:11:23.741] <TB3>     INFO: 41600 events read in total (3404ms).
[15:11:23.742] <TB3>     INFO: Test took 4462ms.
[15:11:23.749] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:23.749] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:11:23.749] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:11:23.753] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:11:23.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 46minph_roc = 9
[15:11:23.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4375
[15:11:23.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,66] phvalue 77
[15:11:23.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9317
[15:11:23.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 69
[15:11:23.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.5275
[15:11:23.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 80
[15:11:23.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.3884
[15:11:23.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 66
[15:11:23.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.0998
[15:11:23.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 60
[15:11:23.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.5345
[15:11:23.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 59
[15:11:23.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7199
[15:11:23.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 78
[15:11:23.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.102
[15:11:23.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 80
[15:11:23.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0578
[15:11:23.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 78
[15:11:23.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.9554
[15:11:23.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,62] phvalue 49
[15:11:23.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9436
[15:11:23.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 85
[15:11:23.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7495
[15:11:23.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 68
[15:11:23.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.8055
[15:11:23.756] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 70
[15:11:23.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9228
[15:11:23.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 62
[15:11:23.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.0235
[15:11:23.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 65
[15:11:23.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9336
[15:11:23.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,68] phvalue 68
[15:11:23.758] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 66, 0 0
[15:11:24.164] <TB3>     INFO: Expecting 2560 events.
[15:11:25.123] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:25.123] <TB3>     INFO: Test took 1365ms.
[15:11:25.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:25.124] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 1 1
[15:11:25.631] <TB3>     INFO: Expecting 2560 events.
[15:11:26.588] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:26.589] <TB3>     INFO: Test took 1465ms.
[15:11:26.589] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:26.590] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 2 2
[15:11:27.097] <TB3>     INFO: Expecting 2560 events.
[15:11:28.055] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:28.056] <TB3>     INFO: Test took 1466ms.
[15:11:28.056] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:28.056] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 3 3
[15:11:28.564] <TB3>     INFO: Expecting 2560 events.
[15:11:29.523] <TB3>     INFO: 2560 events read in total (245ms).
[15:11:29.523] <TB3>     INFO: Test took 1467ms.
[15:11:29.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:29.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 4 4
[15:11:30.031] <TB3>     INFO: Expecting 2560 events.
[15:11:30.990] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:30.990] <TB3>     INFO: Test took 1466ms.
[15:11:30.990] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:30.991] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 5 5
[15:11:31.498] <TB3>     INFO: Expecting 2560 events.
[15:11:32.455] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:32.456] <TB3>     INFO: Test took 1465ms.
[15:11:32.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:32.456] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[15:11:32.963] <TB3>     INFO: Expecting 2560 events.
[15:11:33.921] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:33.921] <TB3>     INFO: Test took 1465ms.
[15:11:33.921] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:33.922] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 7 7
[15:11:34.429] <TB3>     INFO: Expecting 2560 events.
[15:11:35.386] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:35.387] <TB3>     INFO: Test took 1465ms.
[15:11:35.387] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:35.387] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 8 8
[15:11:35.895] <TB3>     INFO: Expecting 2560 events.
[15:11:36.854] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:36.854] <TB3>     INFO: Test took 1467ms.
[15:11:36.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:36.857] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 62, 9 9
[15:11:37.362] <TB3>     INFO: Expecting 2560 events.
[15:11:38.320] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:38.321] <TB3>     INFO: Test took 1464ms.
[15:11:38.321] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:38.321] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 10 10
[15:11:38.829] <TB3>     INFO: Expecting 2560 events.
[15:11:39.786] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:39.786] <TB3>     INFO: Test took 1465ms.
[15:11:39.786] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:39.786] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 11 11
[15:11:40.294] <TB3>     INFO: Expecting 2560 events.
[15:11:41.253] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:41.253] <TB3>     INFO: Test took 1466ms.
[15:11:41.253] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:41.254] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 12 12
[15:11:41.760] <TB3>     INFO: Expecting 2560 events.
[15:11:42.719] <TB3>     INFO: 2560 events read in total (244ms).
[15:11:42.720] <TB3>     INFO: Test took 1466ms.
[15:11:42.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:42.720] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 13 13
[15:11:43.227] <TB3>     INFO: Expecting 2560 events.
[15:11:44.185] <TB3>     INFO: 2560 events read in total (242ms).
[15:11:44.185] <TB3>     INFO: Test took 1465ms.
[15:11:44.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:44.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 14 14
[15:11:44.693] <TB3>     INFO: Expecting 2560 events.
[15:11:45.650] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:45.651] <TB3>     INFO: Test took 1466ms.
[15:11:45.652] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:45.652] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 68, 15 15
[15:11:46.158] <TB3>     INFO: Expecting 2560 events.
[15:11:47.116] <TB3>     INFO: 2560 events read in total (243ms).
[15:11:47.117] <TB3>     INFO: Test took 1465ms.
[15:11:47.117] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:11:47.117] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:11:47.117] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:11:47.117] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:11:47.118] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:11:47.120] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:11:47.626] <TB3>     INFO: Expecting 655360 events.
[15:11:59.289] <TB3>     INFO: 655360 events read in total (10948ms).
[15:11:59.300] <TB3>     INFO: Expecting 655360 events.
[15:12:10.829] <TB3>     INFO: 655360 events read in total (10960ms).
[15:12:10.844] <TB3>     INFO: Expecting 655360 events.
[15:12:22.349] <TB3>     INFO: 655360 events read in total (10938ms).
[15:12:22.370] <TB3>     INFO: Expecting 655360 events.
[15:12:33.890] <TB3>     INFO: 655360 events read in total (10960ms).
[15:12:33.913] <TB3>     INFO: Expecting 655360 events.
[15:12:45.428] <TB3>     INFO: 655360 events read in total (10958ms).
[15:12:45.459] <TB3>     INFO: Expecting 655360 events.
[15:12:56.983] <TB3>     INFO: 655360 events read in total (10974ms).
[15:12:57.016] <TB3>     INFO: Expecting 655360 events.
[15:13:08.507] <TB3>     INFO: 655360 events read in total (10950ms).
[15:13:08.544] <TB3>     INFO: Expecting 655360 events.
[15:13:20.075] <TB3>     INFO: 655360 events read in total (10985ms).
[15:13:20.117] <TB3>     INFO: Expecting 655360 events.
[15:13:31.653] <TB3>     INFO: 655360 events read in total (11004ms).
[15:13:31.699] <TB3>     INFO: Expecting 655360 events.
[15:13:43.258] <TB3>     INFO: 655360 events read in total (11023ms).
[15:13:43.307] <TB3>     INFO: Expecting 655360 events.
[15:13:54.845] <TB3>     INFO: 655360 events read in total (11004ms).
[15:13:54.900] <TB3>     INFO: Expecting 655360 events.
[15:14:06.396] <TB3>     INFO: 655360 events read in total (10970ms).
[15:14:06.453] <TB3>     INFO: Expecting 655360 events.
[15:14:17.997] <TB3>     INFO: 655360 events read in total (11017ms).
[15:14:18.058] <TB3>     INFO: Expecting 655360 events.
[15:14:29.615] <TB3>     INFO: 655360 events read in total (11030ms).
[15:14:29.681] <TB3>     INFO: Expecting 655360 events.
[15:14:41.206] <TB3>     INFO: 655360 events read in total (10998ms).
[15:14:41.277] <TB3>     INFO: Expecting 655360 events.
[15:14:52.782] <TB3>     INFO: 655360 events read in total (10979ms).
[15:14:52.855] <TB3>     INFO: Test took 185735ms.
[15:14:52.949] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:14:53.255] <TB3>     INFO: Expecting 655360 events.
[15:15:04.892] <TB3>     INFO: 655360 events read in total (10922ms).
[15:15:04.902] <TB3>     INFO: Expecting 655360 events.
[15:15:16.402] <TB3>     INFO: 655360 events read in total (10935ms).
[15:15:16.417] <TB3>     INFO: Expecting 655360 events.
[15:15:27.932] <TB3>     INFO: 655360 events read in total (10949ms).
[15:15:27.951] <TB3>     INFO: Expecting 655360 events.
[15:15:39.471] <TB3>     INFO: 655360 events read in total (10957ms).
[15:15:39.496] <TB3>     INFO: Expecting 655360 events.
[15:15:50.003] <TB3>     INFO: 655360 events read in total (10952ms).
[15:15:51.031] <TB3>     INFO: Expecting 655360 events.
[15:16:02.507] <TB3>     INFO: 655360 events read in total (10923ms).
[15:16:02.540] <TB3>     INFO: Expecting 655360 events.
[15:16:14.149] <TB3>     INFO: 655360 events read in total (11058ms).
[15:16:14.186] <TB3>     INFO: Expecting 655360 events.
[15:16:25.854] <TB3>     INFO: 655360 events read in total (11128ms).
[15:16:25.895] <TB3>     INFO: Expecting 655360 events.
[15:16:37.612] <TB3>     INFO: 655360 events read in total (11178ms).
[15:16:37.657] <TB3>     INFO: Expecting 655360 events.
[15:16:49.400] <TB3>     INFO: 655360 events read in total (11209ms).
[15:16:49.448] <TB3>     INFO: Expecting 655360 events.
[15:17:01.133] <TB3>     INFO: 655360 events read in total (11158ms).
[15:17:01.186] <TB3>     INFO: Expecting 655360 events.
[15:17:12.842] <TB3>     INFO: 655360 events read in total (11130ms).
[15:17:12.900] <TB3>     INFO: Expecting 655360 events.
[15:17:24.597] <TB3>     INFO: 655360 events read in total (11171ms).
[15:17:24.663] <TB3>     INFO: Expecting 655360 events.
[15:17:36.338] <TB3>     INFO: 655360 events read in total (11149ms).
[15:17:36.413] <TB3>     INFO: Expecting 655360 events.
[15:17:48.093] <TB3>     INFO: 655360 events read in total (11153ms).
[15:17:48.162] <TB3>     INFO: Expecting 655360 events.
[15:17:59.716] <TB3>     INFO: 655360 events read in total (11028ms).
[15:17:59.791] <TB3>     INFO: Test took 186842ms.
[15:17:59.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:17:59.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:17:59.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:17:59.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:17:59.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:17:59.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:17:59.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:17:59.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:17:59.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:17:59.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:17:59.968] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.969] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:17:59.969] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.969] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:17:59.969] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.970] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:17:59.970] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.970] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:17:59.970] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.971] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:17:59.971] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:17:59.971] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:17:59.971] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:59.978] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:59.986] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:59.993] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:17:59.000] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:00.007] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:00.014] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:00.022] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:00.029] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:00.036] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:00.044] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:00.051] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:00.058] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:00.066] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:00.074] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:00.081] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:18:00.090] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:18:00.117] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C0.dat
[15:18:00.117] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C1.dat
[15:18:00.118] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C2.dat
[15:18:00.118] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C3.dat
[15:18:00.118] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C4.dat
[15:18:00.118] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C5.dat
[15:18:00.118] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C6.dat
[15:18:00.118] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C7.dat
[15:18:00.118] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C8.dat
[15:18:00.119] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C9.dat
[15:18:00.119] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C10.dat
[15:18:00.119] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C11.dat
[15:18:00.119] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C12.dat
[15:18:00.119] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C13.dat
[15:18:00.119] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C14.dat
[15:18:00.119] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//dacParameters35_C15.dat
[15:18:00.466] <TB3>     INFO: Expecting 41600 events.
[15:18:04.282] <TB3>     INFO: 41600 events read in total (3101ms).
[15:18:04.282] <TB3>     INFO: Test took 4159ms.
[15:18:04.941] <TB3>     INFO: Expecting 41600 events.
[15:18:08.751] <TB3>     INFO: 41600 events read in total (3095ms).
[15:18:08.752] <TB3>     INFO: Test took 4160ms.
[15:18:09.408] <TB3>     INFO: Expecting 41600 events.
[15:18:13.247] <TB3>     INFO: 41600 events read in total (3124ms).
[15:18:13.248] <TB3>     INFO: Test took 4187ms.
[15:18:13.552] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:13.683] <TB3>     INFO: Expecting 2560 events.
[15:18:14.643] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:14.644] <TB3>     INFO: Test took 1092ms.
[15:18:14.647] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:15.152] <TB3>     INFO: Expecting 2560 events.
[15:18:16.109] <TB3>     INFO: 2560 events read in total (242ms).
[15:18:16.109] <TB3>     INFO: Test took 1462ms.
[15:18:16.111] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:16.618] <TB3>     INFO: Expecting 2560 events.
[15:18:17.575] <TB3>     INFO: 2560 events read in total (243ms).
[15:18:17.575] <TB3>     INFO: Test took 1464ms.
[15:18:17.577] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:18.089] <TB3>     INFO: Expecting 2560 events.
[15:18:19.048] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:19.049] <TB3>     INFO: Test took 1472ms.
[15:18:19.051] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:19.557] <TB3>     INFO: Expecting 2560 events.
[15:18:20.516] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:20.517] <TB3>     INFO: Test took 1466ms.
[15:18:20.519] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:21.025] <TB3>     INFO: Expecting 2560 events.
[15:18:21.983] <TB3>     INFO: 2560 events read in total (243ms).
[15:18:21.984] <TB3>     INFO: Test took 1465ms.
[15:18:21.985] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:22.492] <TB3>     INFO: Expecting 2560 events.
[15:18:23.449] <TB3>     INFO: 2560 events read in total (242ms).
[15:18:23.450] <TB3>     INFO: Test took 1465ms.
[15:18:23.452] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:23.958] <TB3>     INFO: Expecting 2560 events.
[15:18:24.918] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:24.918] <TB3>     INFO: Test took 1467ms.
[15:18:24.920] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:25.429] <TB3>     INFO: Expecting 2560 events.
[15:18:26.388] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:26.388] <TB3>     INFO: Test took 1468ms.
[15:18:26.390] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:26.897] <TB3>     INFO: Expecting 2560 events.
[15:18:27.856] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:27.856] <TB3>     INFO: Test took 1466ms.
[15:18:27.858] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:28.365] <TB3>     INFO: Expecting 2560 events.
[15:18:29.324] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:29.324] <TB3>     INFO: Test took 1466ms.
[15:18:29.326] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:29.833] <TB3>     INFO: Expecting 2560 events.
[15:18:30.793] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:30.793] <TB3>     INFO: Test took 1467ms.
[15:18:30.795] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:31.302] <TB3>     INFO: Expecting 2560 events.
[15:18:32.259] <TB3>     INFO: 2560 events read in total (242ms).
[15:18:32.259] <TB3>     INFO: Test took 1464ms.
[15:18:32.261] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:32.768] <TB3>     INFO: Expecting 2560 events.
[15:18:33.728] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:33.728] <TB3>     INFO: Test took 1467ms.
[15:18:33.730] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:34.237] <TB3>     INFO: Expecting 2560 events.
[15:18:35.195] <TB3>     INFO: 2560 events read in total (243ms).
[15:18:35.195] <TB3>     INFO: Test took 1465ms.
[15:18:35.197] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:35.704] <TB3>     INFO: Expecting 2560 events.
[15:18:36.663] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:36.663] <TB3>     INFO: Test took 1466ms.
[15:18:36.666] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:37.172] <TB3>     INFO: Expecting 2560 events.
[15:18:38.132] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:38.132] <TB3>     INFO: Test took 1466ms.
[15:18:38.134] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:38.641] <TB3>     INFO: Expecting 2560 events.
[15:18:39.601] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:39.601] <TB3>     INFO: Test took 1467ms.
[15:18:39.603] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:40.109] <TB3>     INFO: Expecting 2560 events.
[15:18:41.069] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:41.070] <TB3>     INFO: Test took 1467ms.
[15:18:41.072] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:41.578] <TB3>     INFO: Expecting 2560 events.
[15:18:42.537] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:42.538] <TB3>     INFO: Test took 1466ms.
[15:18:42.540] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:43.047] <TB3>     INFO: Expecting 2560 events.
[15:18:44.006] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:44.007] <TB3>     INFO: Test took 1467ms.
[15:18:44.009] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:44.515] <TB3>     INFO: Expecting 2560 events.
[15:18:45.473] <TB3>     INFO: 2560 events read in total (243ms).
[15:18:45.473] <TB3>     INFO: Test took 1464ms.
[15:18:45.475] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:45.982] <TB3>     INFO: Expecting 2560 events.
[15:18:46.942] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:46.942] <TB3>     INFO: Test took 1467ms.
[15:18:46.945] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:47.451] <TB3>     INFO: Expecting 2560 events.
[15:18:48.412] <TB3>     INFO: 2560 events read in total (246ms).
[15:18:48.412] <TB3>     INFO: Test took 1467ms.
[15:18:48.414] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:48.921] <TB3>     INFO: Expecting 2560 events.
[15:18:49.880] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:49.881] <TB3>     INFO: Test took 1467ms.
[15:18:49.883] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:50.389] <TB3>     INFO: Expecting 2560 events.
[15:18:51.348] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:51.348] <TB3>     INFO: Test took 1465ms.
[15:18:51.350] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:51.857] <TB3>     INFO: Expecting 2560 events.
[15:18:52.817] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:52.818] <TB3>     INFO: Test took 1468ms.
[15:18:52.820] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:53.326] <TB3>     INFO: Expecting 2560 events.
[15:18:54.284] <TB3>     INFO: 2560 events read in total (243ms).
[15:18:54.284] <TB3>     INFO: Test took 1464ms.
[15:18:54.286] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:54.794] <TB3>     INFO: Expecting 2560 events.
[15:18:55.751] <TB3>     INFO: 2560 events read in total (242ms).
[15:18:55.752] <TB3>     INFO: Test took 1466ms.
[15:18:55.754] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:56.260] <TB3>     INFO: Expecting 2560 events.
[15:18:57.220] <TB3>     INFO: 2560 events read in total (245ms).
[15:18:57.221] <TB3>     INFO: Test took 1467ms.
[15:18:57.223] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:57.729] <TB3>     INFO: Expecting 2560 events.
[15:18:58.688] <TB3>     INFO: 2560 events read in total (244ms).
[15:18:58.689] <TB3>     INFO: Test took 1467ms.
[15:18:58.691] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:18:59.197] <TB3>     INFO: Expecting 2560 events.
[15:19:00.154] <TB3>     INFO: 2560 events read in total (242ms).
[15:19:00.154] <TB3>     INFO: Test took 1463ms.
[15:19:01.174] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[15:19:01.175] <TB3>     INFO: PH scale (per ROC):    75  78  78  74  83  82  84  80  86  78  81  76  80  79  93  81
[15:19:01.175] <TB3>     INFO: PH offset (per ROC):  174 178 171 185 184 185 167 170 165 195 163 179 175 181 174 176
[15:19:01.345] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:19:01.348] <TB3>     INFO: ######################################################################
[15:19:01.348] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:19:01.348] <TB3>     INFO: ######################################################################
[15:19:01.348] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:19:01.359] <TB3>     INFO: scanning low vcal = 10
[15:19:01.702] <TB3>     INFO: Expecting 41600 events.
[15:19:05.410] <TB3>     INFO: 41600 events read in total (2994ms).
[15:19:05.410] <TB3>     INFO: Test took 4051ms.
[15:19:05.412] <TB3>     INFO: scanning low vcal = 20
[15:19:05.919] <TB3>     INFO: Expecting 41600 events.
[15:19:09.640] <TB3>     INFO: 41600 events read in total (3006ms).
[15:19:09.640] <TB3>     INFO: Test took 4228ms.
[15:19:09.642] <TB3>     INFO: scanning low vcal = 30
[15:19:10.149] <TB3>     INFO: Expecting 41600 events.
[15:19:13.867] <TB3>     INFO: 41600 events read in total (3003ms).
[15:19:13.868] <TB3>     INFO: Test took 4226ms.
[15:19:13.869] <TB3>     INFO: scanning low vcal = 40
[15:19:14.372] <TB3>     INFO: Expecting 41600 events.
[15:19:18.599] <TB3>     INFO: 41600 events read in total (3512ms).
[15:19:18.599] <TB3>     INFO: Test took 4729ms.
[15:19:18.602] <TB3>     INFO: scanning low vcal = 50
[15:19:19.024] <TB3>     INFO: Expecting 41600 events.
[15:19:23.254] <TB3>     INFO: 41600 events read in total (3516ms).
[15:19:23.255] <TB3>     INFO: Test took 4653ms.
[15:19:23.258] <TB3>     INFO: scanning low vcal = 60
[15:19:23.678] <TB3>     INFO: Expecting 41600 events.
[15:19:27.973] <TB3>     INFO: 41600 events read in total (3581ms).
[15:19:27.973] <TB3>     INFO: Test took 4715ms.
[15:19:27.977] <TB3>     INFO: scanning low vcal = 70
[15:19:28.390] <TB3>     INFO: Expecting 41600 events.
[15:19:32.743] <TB3>     INFO: 41600 events read in total (3638ms).
[15:19:32.745] <TB3>     INFO: Test took 4768ms.
[15:19:32.750] <TB3>     INFO: scanning low vcal = 80
[15:19:33.289] <TB3>     INFO: Expecting 41600 events.
[15:19:37.642] <TB3>     INFO: 41600 events read in total (3639ms).
[15:19:37.644] <TB3>     INFO: Test took 4894ms.
[15:19:37.652] <TB3>     INFO: scanning low vcal = 90
[15:19:38.240] <TB3>     INFO: Expecting 41600 events.
[15:19:42.581] <TB3>     INFO: 41600 events read in total (3626ms).
[15:19:42.589] <TB3>     INFO: Test took 4936ms.
[15:19:42.592] <TB3>     INFO: scanning low vcal = 100
[15:19:42.944] <TB3>     INFO: Expecting 41600 events.
[15:19:47.439] <TB3>     INFO: 41600 events read in total (3780ms).
[15:19:47.441] <TB3>     INFO: Test took 4849ms.
[15:19:47.448] <TB3>     INFO: scanning low vcal = 110
[15:19:48.033] <TB3>     INFO: Expecting 41600 events.
[15:19:52.361] <TB3>     INFO: 41600 events read in total (3614ms).
[15:19:52.363] <TB3>     INFO: Test took 4915ms.
[15:19:52.368] <TB3>     INFO: scanning low vcal = 120
[15:19:52.956] <TB3>     INFO: Expecting 41600 events.
[15:19:57.291] <TB3>     INFO: 41600 events read in total (3620ms).
[15:19:57.292] <TB3>     INFO: Test took 4924ms.
[15:19:57.299] <TB3>     INFO: scanning low vcal = 130
[15:19:57.876] <TB3>     INFO: Expecting 41600 events.
[15:20:02.257] <TB3>     INFO: 41600 events read in total (3666ms).
[15:20:02.259] <TB3>     INFO: Test took 4960ms.
[15:20:02.280] <TB3>     INFO: scanning low vcal = 140
[15:20:02.856] <TB3>     INFO: Expecting 41600 events.
[15:20:07.155] <TB3>     INFO: 41600 events read in total (3583ms).
[15:20:07.156] <TB3>     INFO: Test took 4876ms.
[15:20:07.160] <TB3>     INFO: scanning low vcal = 150
[15:20:07.580] <TB3>     INFO: Expecting 41600 events.
[15:20:11.792] <TB3>     INFO: 41600 events read in total (3497ms).
[15:20:11.793] <TB3>     INFO: Test took 4633ms.
[15:20:11.796] <TB3>     INFO: scanning low vcal = 160
[15:20:12.217] <TB3>     INFO: Expecting 41600 events.
[15:20:16.481] <TB3>     INFO: 41600 events read in total (3549ms).
[15:20:16.482] <TB3>     INFO: Test took 4686ms.
[15:20:16.485] <TB3>     INFO: scanning low vcal = 170
[15:20:16.905] <TB3>     INFO: Expecting 41600 events.
[15:20:21.184] <TB3>     INFO: 41600 events read in total (3564ms).
[15:20:21.185] <TB3>     INFO: Test took 4700ms.
[15:20:21.190] <TB3>     INFO: scanning low vcal = 180
[15:20:21.607] <TB3>     INFO: Expecting 41600 events.
[15:20:25.881] <TB3>     INFO: 41600 events read in total (3559ms).
[15:20:25.881] <TB3>     INFO: Test took 4691ms.
[15:20:25.884] <TB3>     INFO: scanning low vcal = 190
[15:20:26.304] <TB3>     INFO: Expecting 41600 events.
[15:20:30.584] <TB3>     INFO: 41600 events read in total (3565ms).
[15:20:30.585] <TB3>     INFO: Test took 4701ms.
[15:20:30.588] <TB3>     INFO: scanning low vcal = 200
[15:20:31.010] <TB3>     INFO: Expecting 41600 events.
[15:20:35.252] <TB3>     INFO: 41600 events read in total (3527ms).
[15:20:35.253] <TB3>     INFO: Test took 4665ms.
[15:20:35.256] <TB3>     INFO: scanning low vcal = 210
[15:20:35.681] <TB3>     INFO: Expecting 41600 events.
[15:20:39.913] <TB3>     INFO: 41600 events read in total (3517ms).
[15:20:39.914] <TB3>     INFO: Test took 4657ms.
[15:20:39.917] <TB3>     INFO: scanning low vcal = 220
[15:20:40.339] <TB3>     INFO: Expecting 41600 events.
[15:20:44.576] <TB3>     INFO: 41600 events read in total (3522ms).
[15:20:44.577] <TB3>     INFO: Test took 4660ms.
[15:20:44.580] <TB3>     INFO: scanning low vcal = 230
[15:20:44.998] <TB3>     INFO: Expecting 41600 events.
[15:20:49.227] <TB3>     INFO: 41600 events read in total (3514ms).
[15:20:49.228] <TB3>     INFO: Test took 4648ms.
[15:20:49.231] <TB3>     INFO: scanning low vcal = 240
[15:20:49.655] <TB3>     INFO: Expecting 41600 events.
[15:20:53.889] <TB3>     INFO: 41600 events read in total (3519ms).
[15:20:53.890] <TB3>     INFO: Test took 4659ms.
[15:20:53.893] <TB3>     INFO: scanning low vcal = 250
[15:20:54.318] <TB3>     INFO: Expecting 41600 events.
[15:20:58.560] <TB3>     INFO: 41600 events read in total (3527ms).
[15:20:58.561] <TB3>     INFO: Test took 4668ms.
[15:20:58.565] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:20:58.986] <TB3>     INFO: Expecting 41600 events.
[15:21:03.238] <TB3>     INFO: 41600 events read in total (3537ms).
[15:21:03.238] <TB3>     INFO: Test took 4673ms.
[15:21:03.241] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:21:03.664] <TB3>     INFO: Expecting 41600 events.
[15:21:07.939] <TB3>     INFO: 41600 events read in total (3560ms).
[15:21:07.940] <TB3>     INFO: Test took 4699ms.
[15:21:07.943] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:21:08.365] <TB3>     INFO: Expecting 41600 events.
[15:21:12.643] <TB3>     INFO: 41600 events read in total (3563ms).
[15:21:12.644] <TB3>     INFO: Test took 4701ms.
[15:21:12.647] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:21:13.071] <TB3>     INFO: Expecting 41600 events.
[15:21:17.348] <TB3>     INFO: 41600 events read in total (3562ms).
[15:21:17.348] <TB3>     INFO: Test took 4701ms.
[15:21:17.351] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:21:17.777] <TB3>     INFO: Expecting 41600 events.
[15:21:22.052] <TB3>     INFO: 41600 events read in total (3560ms).
[15:21:22.053] <TB3>     INFO: Test took 4702ms.
[15:21:22.594] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:21:22.597] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:21:22.597] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:21:22.597] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:21:22.598] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:21:22.598] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:21:22.598] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:21:22.598] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:21:22.598] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:21:22.598] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:21:22.599] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:21:22.599] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:21:22.599] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:21:22.599] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:21:22.599] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:21:22.600] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:21:22.600] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:22:01.970] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:22:01.970] <TB3>     INFO: non-linearity mean:  0.949 0.962 0.953 0.957 0.954 0.963 0.958 0.960 0.956 0.960 0.958 0.957 0.962 0.951 0.963 0.960
[15:22:01.970] <TB3>     INFO: non-linearity RMS:   0.007 0.005 0.006 0.005 0.007 0.005 0.006 0.005 0.007 0.007 0.006 0.006 0.005 0.006 0.005 0.006
[15:22:01.970] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:22:01.994] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:22:02.016] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:22:02.039] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:22:02.062] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:22:02.084] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:22:02.107] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:22:02.130] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:22:02.153] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:22:02.175] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:22:02.198] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:22:02.221] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:22:02.243] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:22:02.266] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:22:02.289] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:22:02.312] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-24_FPIXTest-17C-Nebraska-160311-1347_2016-03-11_14h05m_1457726715//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:22:02.334] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[15:22:02.334] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:22:02.342] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:22:02.342] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:22:02.344] <TB3>     INFO: ######################################################################
[15:22:02.344] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:22:02.344] <TB3>     INFO: ######################################################################
[15:22:02.347] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:22:02.357] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:22:02.357] <TB3>     INFO:     run 1 of 1
[15:22:02.357] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:22:02.701] <TB3>     INFO: Expecting 3120000 events.
[15:22:51.011] <TB3>     INFO: 1218635 events read in total (47595ms).
[15:23:37.006] <TB3>     INFO: 2431300 events read in total (93590ms).
[15:24:03.111] <TB3>     INFO: 3120000 events read in total (119695ms).
[15:24:03.156] <TB3>     INFO: Test took 120799ms.
[15:24:03.237] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:03.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:04.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:24:06.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:24:07.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:24:09.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:24:10.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:24:12.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:24:13.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:24:15.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:24:16.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:18.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:19.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:21.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:24:22.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:24:24.130] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:24:25.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:24:27.120] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415088640
[15:24:27.151] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:24:27.151] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 85.1205, RMS = 2.18169
[15:24:27.151] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 97
[15:24:27.151] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:24:27.151] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 86.5629, RMS = 2.04033
[15:24:27.151] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 97
[15:24:27.152] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:24:27.152] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.441, RMS = 1.60206
[15:24:27.152] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:24:27.152] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:24:27.152] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.1237, RMS = 1.7965
[15:24:27.152] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:24:27.153] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:24:27.153] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.3165, RMS = 1.03409
[15:24:27.153] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:24:27.153] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:24:27.153] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.8329, RMS = 1.24278
[15:24:27.153] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:24:27.154] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:24:27.154] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.7935, RMS = 1.60578
[15:24:27.154] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 88
[15:24:27.154] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:24:27.154] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.0784, RMS = 1.42458
[15:24:27.154] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:24:27.155] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:24:27.156] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 82.6711, RMS = 2.21269
[15:24:27.156] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 94
[15:24:27.156] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:24:27.156] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 84.0883, RMS = 2.71633
[15:24:27.156] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 98
[15:24:27.157] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:24:27.157] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 85.668, RMS = 2.00831
[15:24:27.157] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 96
[15:24:27.157] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:24:27.157] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 84.0909, RMS = 1.96765
[15:24:27.157] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 94
[15:24:27.158] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:24:27.158] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.5489, RMS = 2.24458
[15:24:27.158] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:24:27.158] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:24:27.158] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.1094, RMS = 2.52876
[15:24:27.158] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:24:27.159] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:24:27.159] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.6487, RMS = 2.19956
[15:24:27.159] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 96
[15:24:27.159] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:24:27.159] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.7739, RMS = 1.79771
[15:24:27.159] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 92
[15:24:27.160] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:24:27.160] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.7689, RMS = 2.10408
[15:24:27.160] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:24:27.160] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:24:27.160] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 73.2078, RMS = 2.7276
[15:24:27.160] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:24:27.161] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:24:27.161] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.5308, RMS = 1.88617
[15:24:27.161] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:24:27.161] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:24:27.161] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.6603, RMS = 1.97883
[15:24:27.161] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:24:27.163] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:24:27.163] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.5174, RMS = 2.12575
[15:24:27.163] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 95
[15:24:27.163] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:24:27.163] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.9862, RMS = 1.71603
[15:24:27.163] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 91
[15:24:27.164] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:24:27.164] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.4632, RMS = 1.55682
[15:24:27.164] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:24:27.164] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:24:27.164] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.305, RMS = 1.17046
[15:24:27.164] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:24:27.165] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:24:27.165] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.1265, RMS = 1.21288
[15:24:27.165] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 88
[15:24:27.165] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:24:27.165] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.6449, RMS = 1.12715
[15:24:27.165] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:24:27.166] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:24:27.166] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 88.2308, RMS = 2.26638
[15:24:27.166] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 100
[15:24:27.166] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:24:27.166] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.3481, RMS = 2.2019
[15:24:27.166] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 94
[15:24:27.167] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:24:27.167] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 93.4293, RMS = 1.62294
[15:24:27.167] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 102
[15:24:27.167] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:24:27.167] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 89.3696, RMS = 2.02717
[15:24:27.167] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 100
[15:24:27.168] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:24:27.169] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.5616, RMS = 1.13393
[15:24:27.169] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:24:27.169] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:24:27.169] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 73.6328, RMS = 1.80431
[15:24:27.169] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:24:27.172] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:24:27.172] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:24:27.172] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:24:27.265] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:24:27.265] <TB3>     INFO: enter test to run
[15:24:27.265] <TB3>     INFO:   test:  no parameter change
[15:24:27.266] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 397.9mA
[15:24:27.267] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[15:24:27.267] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[15:24:27.267] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:24:27.768] <TB3>    QUIET: Connection to board 24 closed.
[15:24:27.769] <TB3>     INFO: pXar: this is the end, my friend
[15:24:27.769] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
