/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2016-2017 HabanaLabs, Ltd.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_TPC0_CFG_H_
#define ASIC_REG_TPC0_CFG_H_

/*
 *****************************************
 *   TPC0_CFG (Prototype: TPC)
 *****************************************
 */

#define mmTPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xE06400
/* TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW */
#define TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xE06404
/* TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH */
#define TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC0_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xE06408
/* TPC0_CFG_KERNEL_TENSOR_0_PADDING_VALUE */
#define TPC0_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_0_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xE0640C
/* TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG */
#define TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC0_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xE06410
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_0_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xE06414
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xE06418
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xE0641C
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_1_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xE06420
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xE06424
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xE06428
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_2_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xE0642C
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xE06430
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xE06434
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_3_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xE06438
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xE0643C
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xE06440
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_4_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xE06444
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xE06448
/* TPC0_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xE0644C
/* TPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW */
#define TPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xE06450
/* TPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH */
#define TPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC0_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xE06454
/* TPC0_CFG_KERNEL_TENSOR_1_PADDING_VALUE */
#define TPC0_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_1_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xE06458
/* TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG */
#define TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC0_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xE0645C
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_0_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xE06460
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xE06464
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xE06468
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_1_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xE0646C
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xE06470
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xE06474
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_2_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xE06478
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xE0647C
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xE06480
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_3_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xE06484
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xE06488
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xE0648C
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_4_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xE06490
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xE06494
/* TPC0_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xE06498
/* TPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW */
#define TPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xE0649C
/* TPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH */
#define TPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC0_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xE064A0
/* TPC0_CFG_KERNEL_TENSOR_2_PADDING_VALUE */
#define TPC0_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_2_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xE064A4
/* TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG */
#define TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC0_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xE064A8
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_0_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xE064AC
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xE064B0
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xE064B4
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_1_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xE064B8
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xE064BC
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xE064C0
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_2_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xE064C4
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xE064C8
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xE064CC
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_3_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xE064D0
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xE064D4
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xE064D8
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_4_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xE064DC
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xE064E0
/* TPC0_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xE064E4
/* TPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW */
#define TPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xE064E8
/* TPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH */
#define TPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC0_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xE064EC
/* TPC0_CFG_KERNEL_TENSOR_3_PADDING_VALUE */
#define TPC0_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_3_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xE064F0
/* TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG */
#define TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC0_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xE064F4
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_0_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xE064F8
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xE064FC
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xE06500
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_1_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xE06504
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xE06508
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xE0650C
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_2_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xE06510
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xE06514
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xE06518
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_3_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xE0651C
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xE06520
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xE06524
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_4_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xE06528
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xE0652C
/* TPC0_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xE06530
/* TPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW */
#define TPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xE06534
/* TPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH */
#define TPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC0_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xE06538
/* TPC0_CFG_KERNEL_TENSOR_4_PADDING_VALUE */
#define TPC0_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_4_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xE0653C
/* TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG */
#define TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC0_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xE06540
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_0_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xE06544
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xE06548
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xE0654C
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_1_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xE06550
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xE06554
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xE06558
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_2_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xE0655C
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xE06560
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xE06564
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_3_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xE06568
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xE0656C
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xE06570
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_4_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xE06574
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xE06578
/* TPC0_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xE0657C
/* TPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW */
#define TPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xE06580
/* TPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH */
#define TPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC0_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xE06584
/* TPC0_CFG_KERNEL_TENSOR_5_PADDING_VALUE */
#define TPC0_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_5_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xE06588
/* TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG */
#define TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC0_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xE0658C
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_0_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xE06590
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xE06594
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xE06598
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_1_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xE0659C
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xE065A0
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xE065A4
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_2_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xE065A8
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xE065AC
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xE065B0
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_3_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xE065B4
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xE065B8
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xE065BC
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_4_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xE065C0
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xE065C4
/* TPC0_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xE065C8
/* TPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW */
#define TPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xE065CC
/* TPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH */
#define TPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC0_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xE065D0
/* TPC0_CFG_KERNEL_TENSOR_6_PADDING_VALUE */
#define TPC0_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_6_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xE065D4
/* TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG */
#define TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC0_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xE065D8
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_0_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xE065DC
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xE065E0
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xE065E4
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_1_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xE065E8
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xE065EC
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xE065F0
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_2_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xE065F4
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xE065F8
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xE065FC
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_3_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xE06600
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xE06604
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xE06608
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_4_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xE0660C
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xE06610
/* TPC0_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xE06614
/* TPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW */
#define TPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xE06618
/* TPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH */
#define TPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT              0
#define TPC0_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH_V_MASK               0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xE0661C
/* TPC0_CFG_KERNEL_TENSOR_7_PADDING_VALUE */
#define TPC0_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_SHIFT               0
#define TPC0_CFG_KERNEL_TENSOR_7_PADDING_VALUE_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xE06620
/* TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG */
#define TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT       0
#define TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK        0x3
#define TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT  8
#define TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK   0x1F00
#define TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT        16
#define TPC0_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK         0x70000

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xE06624
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_0_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_0_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xE06628
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xE0662C
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xE06630
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_1_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_1_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xE06634
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xE06638
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xE0663C
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_2_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_2_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xE06640
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xE06644
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xE06648
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_3_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_3_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xE0664C
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xE06650
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xE06654
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_4_SIZE */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_SHIFT                  0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_4_SIZE_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xE06658
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_SHIFT                0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE_V_MASK                 0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xE0665C
/* TPC0_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT           0
#define TPC0_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK            0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xE06660
/* TPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW */
#define TPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_SHIFT              0
#define TPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW_V_MASK               0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xE06664
/* TPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH */
#define TPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT             0
#define TPC0_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH_V_MASK              0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TID_BASE_DIM_0                             0xE06668
/* TPC0_CFG_KERNEL_TID_BASE_DIM_0 */
#define TPC0_CFG_KERNEL_TID_BASE_DIM_0_V_SHIFT                       0
#define TPC0_CFG_KERNEL_TID_BASE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TID_SIZE_DIM_0                             0xE0666C
/* TPC0_CFG_KERNEL_TID_SIZE_DIM_0 */
#define TPC0_CFG_KERNEL_TID_SIZE_DIM_0_V_SHIFT                       0
#define TPC0_CFG_KERNEL_TID_SIZE_DIM_0_V_MASK                        0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TID_BASE_DIM_1                             0xE06670
/* TPC0_CFG_KERNEL_TID_BASE_DIM_1 */
#define TPC0_CFG_KERNEL_TID_BASE_DIM_1_V_SHIFT                       0
#define TPC0_CFG_KERNEL_TID_BASE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TID_SIZE_DIM_1                             0xE06674
/* TPC0_CFG_KERNEL_TID_SIZE_DIM_1 */
#define TPC0_CFG_KERNEL_TID_SIZE_DIM_1_V_SHIFT                       0
#define TPC0_CFG_KERNEL_TID_SIZE_DIM_1_V_MASK                        0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TID_BASE_DIM_2                             0xE06678
/* TPC0_CFG_KERNEL_TID_BASE_DIM_2 */
#define TPC0_CFG_KERNEL_TID_BASE_DIM_2_V_SHIFT                       0
#define TPC0_CFG_KERNEL_TID_BASE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TID_SIZE_DIM_2                             0xE0667C
/* TPC0_CFG_KERNEL_TID_SIZE_DIM_2 */
#define TPC0_CFG_KERNEL_TID_SIZE_DIM_2_V_SHIFT                       0
#define TPC0_CFG_KERNEL_TID_SIZE_DIM_2_V_MASK                        0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TID_BASE_DIM_3                             0xE06680
/* TPC0_CFG_KERNEL_TID_BASE_DIM_3 */
#define TPC0_CFG_KERNEL_TID_BASE_DIM_3_V_SHIFT                       0
#define TPC0_CFG_KERNEL_TID_BASE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TID_SIZE_DIM_3                             0xE06684
/* TPC0_CFG_KERNEL_TID_SIZE_DIM_3 */
#define TPC0_CFG_KERNEL_TID_SIZE_DIM_3_V_SHIFT                       0
#define TPC0_CFG_KERNEL_TID_SIZE_DIM_3_V_MASK                        0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TID_BASE_DIM_4                             0xE06688
/* TPC0_CFG_KERNEL_TID_BASE_DIM_4 */
#define TPC0_CFG_KERNEL_TID_BASE_DIM_4_V_SHIFT                       0
#define TPC0_CFG_KERNEL_TID_BASE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_TID_SIZE_DIM_4                             0xE0668C
/* TPC0_CFG_KERNEL_TID_SIZE_DIM_4 */
#define TPC0_CFG_KERNEL_TID_SIZE_DIM_4_V_SHIFT                       0
#define TPC0_CFG_KERNEL_TID_SIZE_DIM_4_V_MASK                        0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_SRF_0                                      0xE06690

#define mmTPC0_CFG_KERNEL_SRF_1                                      0xE06694

#define mmTPC0_CFG_KERNEL_SRF_2                                      0xE06698

#define mmTPC0_CFG_KERNEL_SRF_3                                      0xE0669C

#define mmTPC0_CFG_KERNEL_SRF_4                                      0xE066A0

#define mmTPC0_CFG_KERNEL_SRF_5                                      0xE066A4

#define mmTPC0_CFG_KERNEL_SRF_6                                      0xE066A8

#define mmTPC0_CFG_KERNEL_SRF_7                                      0xE066AC

#define mmTPC0_CFG_KERNEL_SRF_8                                      0xE066B0

#define mmTPC0_CFG_KERNEL_SRF_9                                      0xE066B4

#define mmTPC0_CFG_KERNEL_SRF_10                                     0xE066B8

#define mmTPC0_CFG_KERNEL_SRF_11                                     0xE066BC

#define mmTPC0_CFG_KERNEL_SRF_12                                     0xE066C0

#define mmTPC0_CFG_KERNEL_SRF_13                                     0xE066C4

#define mmTPC0_CFG_KERNEL_SRF_14                                     0xE066C8

#define mmTPC0_CFG_KERNEL_SRF_15                                     0xE066CC

#define mmTPC0_CFG_KERNEL_SRF_16                                     0xE066D0

#define mmTPC0_CFG_KERNEL_SRF_17                                     0xE066D4

#define mmTPC0_CFG_KERNEL_SRF_18                                     0xE066D8

#define mmTPC0_CFG_KERNEL_SRF_19                                     0xE066DC

#define mmTPC0_CFG_KERNEL_SRF_20                                     0xE066E0

#define mmTPC0_CFG_KERNEL_SRF_21                                     0xE066E4

#define mmTPC0_CFG_KERNEL_SRF_22                                     0xE066E8

#define mmTPC0_CFG_KERNEL_SRF_23                                     0xE066EC

#define mmTPC0_CFG_KERNEL_SRF_24                                     0xE066F0

#define mmTPC0_CFG_KERNEL_SRF_25                                     0xE066F4

#define mmTPC0_CFG_KERNEL_SRF_26                                     0xE066F8

#define mmTPC0_CFG_KERNEL_SRF_27                                     0xE066FC

#define mmTPC0_CFG_KERNEL_SRF_28                                     0xE06700

#define mmTPC0_CFG_KERNEL_SRF_29                                     0xE06704

#define mmTPC0_CFG_KERNEL_SRF_30                                     0xE06708

#define mmTPC0_CFG_KERNEL_SRF_31                                     0xE0670C
/* TPC0_CFG_KERNEL_SRF */
#define TPC0_CFG_KERNEL_SRF_V_SHIFT                                  0
#define TPC0_CFG_KERNEL_SRF_V_MASK                                   0xFFFFFFFF

#define mmTPC0_CFG_KERNEL_KERNEL_CONFIG                              0xE06710
/* TPC0_CFG_KERNEL_KERNEL_CONFIG */
#define TPC0_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_SHIFT                0
#define TPC0_CFG_KERNEL_KERNEL_CONFIG_SMALL_VLM_MASK                 0x1
#define TPC0_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT             1
#define TPC0_CFG_KERNEL_KERNEL_CONFIG_ASO_EVICT_L0_MASK              0x2
#define TPC0_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT           8
#define TPC0_CFG_KERNEL_KERNEL_CONFIG_NUM_VALID_SRFS_MASK            0x3F00

#define mmTPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xE06714
/* TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE */
#define TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT     0
#define TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK      0xFFFF
#define TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT  16
#define TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK   0x7FFF0000
#define TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT       31
#define TPC0_CFG_KERNEL_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK        0x80000000

#define mmTPC0_CFG_RESERVED_DESC_END                                 0xE06738
/* TPC0_CFG_RESERVED_DESC_END */
#define TPC0_CFG_RESERVED_DESC_END_V_SHIFT                           0
#define TPC0_CFG_RESERVED_DESC_END_V_MASK                            0xFFFFFFFF

#define mmTPC0_CFG_ROUND_CSR                                         0xE067FC
/* TPC0_CFG_ROUND_CSR */
#define TPC0_CFG_ROUND_CSR_MODE_SHIFT                                0
#define TPC0_CFG_ROUND_CSR_MODE_MASK                                 0x7

#define mmTPC0_CFG_TBUF_BASE_ADDR_LOW                                0xE06800
/* TPC0_CFG_TBUF_BASE_ADDR_LOW */
#define TPC0_CFG_TBUF_BASE_ADDR_LOW_V_SHIFT                          0
#define TPC0_CFG_TBUF_BASE_ADDR_LOW_V_MASK                           0xFFFFFFFF

#define mmTPC0_CFG_TBUF_BASE_ADDR_HIGH                               0xE06804
/* TPC0_CFG_TBUF_BASE_ADDR_HIGH */
#define TPC0_CFG_TBUF_BASE_ADDR_HIGH_V_SHIFT                         0
#define TPC0_CFG_TBUF_BASE_ADDR_HIGH_V_MASK                          0xFFFFFFFF

#define mmTPC0_CFG_SEMAPHORE                                         0xE06808
/* TPC0_CFG_SEMAPHORE */
#define TPC0_CFG_SEMAPHORE_V_SHIFT                                   0
#define TPC0_CFG_SEMAPHORE_V_MASK                                    0xFFFFFFFF

#define mmTPC0_CFG_VFLAGS                                            0xE0680C
/* TPC0_CFG_VFLAGS */
#define TPC0_CFG_VFLAGS_V_SHIFT                                      0
#define TPC0_CFG_VFLAGS_V_MASK                                       0xF

#define mmTPC0_CFG_SFLAGS                                            0xE06810
/* TPC0_CFG_SFLAGS */
#define TPC0_CFG_SFLAGS_V_SHIFT                                      0
#define TPC0_CFG_SFLAGS_V_MASK                                       0xF

#define mmTPC0_CFG_LFSR_POLYNOM                                      0xE06818
/* TPC0_CFG_LFSR_POLYNOM */
#define TPC0_CFG_LFSR_POLYNOM_V_SHIFT                                0
#define TPC0_CFG_LFSR_POLYNOM_V_MASK                                 0xFFFFFFFF

#define mmTPC0_CFG_STATUS                                            0xE0681C
/* TPC0_CFG_STATUS */
#define TPC0_CFG_STATUS_SCALAR_PIPE_EMPTY_SHIFT                      1
#define TPC0_CFG_STATUS_SCALAR_PIPE_EMPTY_MASK                       0x2
#define TPC0_CFG_STATUS_VECTOR_PIPE_EMPTY_SHIFT                      2
#define TPC0_CFG_STATUS_VECTOR_PIPE_EMPTY_MASK                       0x4
#define TPC0_CFG_STATUS_IQ_EMPTY_SHIFT                               3
#define TPC0_CFG_STATUS_IQ_EMPTY_MASK                                0x8
#define TPC0_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_SHIFT                4
#define TPC0_CFG_STATUS_NO_INFLIGH_MEM_ACCESSES_MASK                 0x10

#define mmTPC0_CFG_CFG_BASE_ADDRESS_HIGH                             0xE06820
/* TPC0_CFG_CFG_BASE_ADDRESS_HIGH */
#define TPC0_CFG_CFG_BASE_ADDRESS_HIGH_V_SHIFT                       0
#define TPC0_CFG_CFG_BASE_ADDRESS_HIGH_V_MASK                        0xFFFFFFFF

#define mmTPC0_CFG_CFG_SUBTRACT_VALUE                                0xE06824
/* TPC0_CFG_CFG_SUBTRACT_VALUE */
#define TPC0_CFG_CFG_SUBTRACT_VALUE_V_SHIFT                          0
#define TPC0_CFG_CFG_SUBTRACT_VALUE_V_MASK                           0xFFFFFFFF

#define mmTPC0_CFG_SM_BASE_ADDRESS_LOW                               0xE06828
/* TPC0_CFG_SM_BASE_ADDRESS_LOW */
#define TPC0_CFG_SM_BASE_ADDRESS_LOW_V_SHIFT                         0
#define TPC0_CFG_SM_BASE_ADDRESS_LOW_V_MASK                          0xFFFFFFFF

#define mmTPC0_CFG_SM_BASE_ADDRESS_HIGH                              0xE0682C
/* TPC0_CFG_SM_BASE_ADDRESS_HIGH */
#define TPC0_CFG_SM_BASE_ADDRESS_HIGH_V_SHIFT                        0
#define TPC0_CFG_SM_BASE_ADDRESS_HIGH_V_MASK                         0xFFFFFFFF

#define mmTPC0_CFG_TPC_CMD                                           0xE06830
/* TPC0_CFG_TPC_CMD */
#define TPC0_CFG_TPC_CMD_ICACHE_INVALIDATE_SHIFT                     0
#define TPC0_CFG_TPC_CMD_ICACHE_INVALIDATE_MASK                      0x1
#define TPC0_CFG_TPC_CMD_DCACHE_INVALIDATE_SHIFT                     1
#define TPC0_CFG_TPC_CMD_DCACHE_INVALIDATE_MASK                      0x2
#define TPC0_CFG_TPC_CMD_LCACHE_INVALIDATE_SHIFT                     2
#define TPC0_CFG_TPC_CMD_LCACHE_INVALIDATE_MASK                      0x4
#define TPC0_CFG_TPC_CMD_TCACHE_INVALIDATE_SHIFT                     3
#define TPC0_CFG_TPC_CMD_TCACHE_INVALIDATE_MASK                      0x8
#define TPC0_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_SHIFT                  4
#define TPC0_CFG_TPC_CMD_ICACHE_PREFETCH_64KB_MASK                   0x10
#define TPC0_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_SHIFT                  5
#define TPC0_CFG_TPC_CMD_ICACHE_PREFETCH_32KB_MASK                   0x20
#define TPC0_CFG_TPC_CMD_QMAN_STOP_SHIFT                             6
#define TPC0_CFG_TPC_CMD_QMAN_STOP_MASK                              0x40

#define mmTPC0_CFG_TPC_EXECUTE                                       0xE06838
/* TPC0_CFG_TPC_EXECUTE */
#define TPC0_CFG_TPC_EXECUTE_V_SHIFT                                 0
#define TPC0_CFG_TPC_EXECUTE_V_MASK                                  0x1

#define mmTPC0_CFG_TPC_STALL                                         0xE0683C
/* TPC0_CFG_TPC_STALL */
#define TPC0_CFG_TPC_STALL_V_SHIFT                                   0
#define TPC0_CFG_TPC_STALL_V_MASK                                    0x1

#define mmTPC0_CFG_ICACHE_BASE_ADDERESS_LOW                          0xE06840
/* TPC0_CFG_ICACHE_BASE_ADDERESS_LOW */
#define TPC0_CFG_ICACHE_BASE_ADDERESS_LOW_V_SHIFT                    0
#define TPC0_CFG_ICACHE_BASE_ADDERESS_LOW_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xE06844
/* TPC0_CFG_ICACHE_BASE_ADDERESS_HIGH */
#define TPC0_CFG_ICACHE_BASE_ADDERESS_HIGH_V_SHIFT                   0
#define TPC0_CFG_ICACHE_BASE_ADDERESS_HIGH_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_MSS_CONFIG                                        0xE06854
/* TPC0_CFG_MSS_CONFIG */
#define TPC0_CFG_MSS_CONFIG_AWCACHE_SHIFT                            0
#define TPC0_CFG_MSS_CONFIG_AWCACHE_MASK                             0xF
#define TPC0_CFG_MSS_CONFIG_ARCACHE_SHIFT                            4
#define TPC0_CFG_MSS_CONFIG_ARCACHE_MASK                             0xF0
#define TPC0_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_SHIFT              8
#define TPC0_CFG_MSS_CONFIG_ICACHE_FETCH_LINE_NUM_MASK               0x300
#define TPC0_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_SHIFT                   10
#define TPC0_CFG_MSS_CONFIG_EXPOSED_PIPE_DIS_MASK                    0x400

#define mmTPC0_CFG_TPC_INTR_CAUSE                                    0xE06858
/* TPC0_CFG_TPC_INTR_CAUSE */
#define TPC0_CFG_TPC_INTR_CAUSE_CAUSE_SHIFT                          0
#define TPC0_CFG_TPC_INTR_CAUSE_CAUSE_MASK                           0xFFFFFFFF

#define mmTPC0_CFG_TPC_INTR_MASK                                     0xE0685C
/* TPC0_CFG_TPC_INTR_MASK */
#define TPC0_CFG_TPC_INTR_MASK_MASK_SHIFT                            0
#define TPC0_CFG_TPC_INTR_MASK_MASK_MASK                             0xFFFFFFFF

#define mmTPC0_CFG_TSB_CONFIG                                        0xE06860
/* TPC0_CFG_TSB_CONFIG */
#define TPC0_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_SHIFT                 0
#define TPC0_CFG_TSB_CONFIG_TSB_AGU_MAX_CREDIT_MASK                  0x1F
#define TPC0_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_SHIFT                  5
#define TPC0_CFG_TSB_CONFIG_TSB_EU_MAX_CREDIT_MASK                   0x3E0
#define TPC0_CFG_TSB_CONFIG_MAX_OUTSTANDING_SHIFT                    10
#define TPC0_CFG_TSB_CONFIG_MAX_OUTSTANDING_MASK                     0xFFC00
#define TPC0_CFG_TSB_CONFIG_MAX_SIZE_SHIFT                           20
#define TPC0_CFG_TSB_CONFIG_MAX_SIZE_MASK                            0x3FF00000

#define mmTPC0_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xE06A00
/* TPC0_CFG_QM_TENSOR_0_BASE_ADDR_LOW */
#define TPC0_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_0_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xE06A04
/* TPC0_CFG_QM_TENSOR_0_BASE_ADDR_HIGH */
#define TPC0_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOR_0_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_PADDING_VALUE                         0xE06A08
/* TPC0_CFG_QM_TENSOR_0_PADDING_VALUE */
#define TPC0_CFG_QM_TENSOR_0_PADDING_VALUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_0_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xE06A0C
/* TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG */
#define TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOR_0_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC0_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xE06A10
/* TPC0_CFG_QM_TENSOR_0_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOR_0_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_0_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xE06A14
/* TPC0_CFG_QM_TENSOR_0_DIM_0_STRIDE */
#define TPC0_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_0_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xE06A18
/* TPC0_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xE06A1C
/* TPC0_CFG_QM_TENSOR_0_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOR_0_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_0_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xE06A20
/* TPC0_CFG_QM_TENSOR_0_DIM_1_STRIDE */
#define TPC0_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_0_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xE06A24
/* TPC0_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xE06A28
/* TPC0_CFG_QM_TENSOR_0_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOR_0_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_0_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xE06A2C
/* TPC0_CFG_QM_TENSOR_0_DIM_2_STRIDE */
#define TPC0_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_0_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xE06A30
/* TPC0_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xE06A34
/* TPC0_CFG_QM_TENSOR_0_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOR_0_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_0_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xE06A38
/* TPC0_CFG_QM_TENSOR_0_DIM_3_STRIDE */
#define TPC0_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_0_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xE06A3C
/* TPC0_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xE06A40
/* TPC0_CFG_QM_TENSOR_0_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOR_0_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_0_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xE06A44
/* TPC0_CFG_QM_TENSOR_0_DIM_4_STRIDE */
#define TPC0_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_0_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xE06A48
/* TPC0_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xE06A4C
/* TPC0_CFG_QM_TENSOR_1_BASE_ADDR_LOW */
#define TPC0_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_1_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xE06A50
/* TPC0_CFG_QM_TENSOR_1_BASE_ADDR_HIGH */
#define TPC0_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOR_1_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_PADDING_VALUE                         0xE06A54
/* TPC0_CFG_QM_TENSOR_1_PADDING_VALUE */
#define TPC0_CFG_QM_TENSOR_1_PADDING_VALUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_1_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xE06A58
/* TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG */
#define TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOR_1_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC0_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xE06A5C
/* TPC0_CFG_QM_TENSOR_1_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOR_1_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_1_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xE06A60
/* TPC0_CFG_QM_TENSOR_1_DIM_0_STRIDE */
#define TPC0_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_1_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xE06A64
/* TPC0_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xE06A68
/* TPC0_CFG_QM_TENSOR_1_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOR_1_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_1_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xE06A6C
/* TPC0_CFG_QM_TENSOR_1_DIM_1_STRIDE */
#define TPC0_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_1_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xE06A70
/* TPC0_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xE06A74
/* TPC0_CFG_QM_TENSOR_1_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOR_1_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_1_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xE06A78
/* TPC0_CFG_QM_TENSOR_1_DIM_2_STRIDE */
#define TPC0_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_1_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xE06A7C
/* TPC0_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xE06A80
/* TPC0_CFG_QM_TENSOR_1_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOR_1_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_1_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xE06A84
/* TPC0_CFG_QM_TENSOR_1_DIM_3_STRIDE */
#define TPC0_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_1_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xE06A88
/* TPC0_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xE06A8C
/* TPC0_CFG_QM_TENSOR_1_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOR_1_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_1_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xE06A90
/* TPC0_CFG_QM_TENSOR_1_DIM_4_STRIDE */
#define TPC0_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_1_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xE06A94
/* TPC0_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xE06A98
/* TPC0_CFG_QM_TENSOR_2_BASE_ADDR_LOW */
#define TPC0_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_2_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xE06A9C
/* TPC0_CFG_QM_TENSOR_2_BASE_ADDR_HIGH */
#define TPC0_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOR_2_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_PADDING_VALUE                         0xE06AA0
/* TPC0_CFG_QM_TENSOR_2_PADDING_VALUE */
#define TPC0_CFG_QM_TENSOR_2_PADDING_VALUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_2_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xE06AA4
/* TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG */
#define TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOR_2_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC0_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xE06AA8
/* TPC0_CFG_QM_TENSOR_2_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOR_2_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_2_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xE06AAC
/* TPC0_CFG_QM_TENSOR_2_DIM_0_STRIDE */
#define TPC0_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_2_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xE06AB0
/* TPC0_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xE06AB4
/* TPC0_CFG_QM_TENSOR_2_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOR_2_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_2_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xE06AB8
/* TPC0_CFG_QM_TENSOR_2_DIM_1_STRIDE */
#define TPC0_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_2_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xE06ABC
/* TPC0_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xE06AC0
/* TPC0_CFG_QM_TENSOR_2_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOR_2_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_2_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xE06AC4
/* TPC0_CFG_QM_TENSOR_2_DIM_2_STRIDE */
#define TPC0_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_2_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xE06AC8
/* TPC0_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xE06ACC
/* TPC0_CFG_QM_TENSOR_2_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOR_2_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_2_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xE06AD0
/* TPC0_CFG_QM_TENSOR_2_DIM_3_STRIDE */
#define TPC0_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_2_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xE06AD4
/* TPC0_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xE06AD8
/* TPC0_CFG_QM_TENSOR_2_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOR_2_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_2_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xE06ADC
/* TPC0_CFG_QM_TENSOR_2_DIM_4_STRIDE */
#define TPC0_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_2_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xE06AE0
/* TPC0_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xE06AE4
/* TPC0_CFG_QM_TENSOR_3_BASE_ADDR_LOW */
#define TPC0_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_3_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xE06AE8
/* TPC0_CFG_QM_TENSOR_3_BASE_ADDR_HIGH */
#define TPC0_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOR_3_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_PADDING_VALUE                         0xE06AEC
/* TPC0_CFG_QM_TENSOR_3_PADDING_VALUE */
#define TPC0_CFG_QM_TENSOR_3_PADDING_VALUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_3_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xE06AF0
/* TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG */
#define TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOR_3_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC0_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xE06AF4
/* TPC0_CFG_QM_TENSOR_3_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOR_3_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_3_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xE06AF8
/* TPC0_CFG_QM_TENSOR_3_DIM_0_STRIDE */
#define TPC0_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_3_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xE06AFC
/* TPC0_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xE06B00
/* TPC0_CFG_QM_TENSOR_3_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOR_3_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_3_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xE06B04
/* TPC0_CFG_QM_TENSOR_3_DIM_1_STRIDE */
#define TPC0_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_3_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xE06B08
/* TPC0_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xE06B0C
/* TPC0_CFG_QM_TENSOR_3_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOR_3_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_3_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xE06B10
/* TPC0_CFG_QM_TENSOR_3_DIM_2_STRIDE */
#define TPC0_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_3_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xE06B14
/* TPC0_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xE06B18
/* TPC0_CFG_QM_TENSOR_3_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOR_3_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_3_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xE06B1C
/* TPC0_CFG_QM_TENSOR_3_DIM_3_STRIDE */
#define TPC0_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_3_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xE06B20
/* TPC0_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xE06B24
/* TPC0_CFG_QM_TENSOR_3_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOR_3_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_3_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xE06B28
/* TPC0_CFG_QM_TENSOR_3_DIM_4_STRIDE */
#define TPC0_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_3_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xE06B2C
/* TPC0_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xE06B30
/* TPC0_CFG_QM_TENSOR_4_BASE_ADDR_LOW */
#define TPC0_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_4_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xE06B34
/* TPC0_CFG_QM_TENSOR_4_BASE_ADDR_HIGH */
#define TPC0_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOR_4_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_PADDING_VALUE                         0xE06B38
/* TPC0_CFG_QM_TENSOR_4_PADDING_VALUE */
#define TPC0_CFG_QM_TENSOR_4_PADDING_VALUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_4_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xE06B3C
/* TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG */
#define TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOR_4_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC0_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xE06B40
/* TPC0_CFG_QM_TENSOR_4_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOR_4_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_4_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xE06B44
/* TPC0_CFG_QM_TENSOR_4_DIM_0_STRIDE */
#define TPC0_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_4_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xE06B48
/* TPC0_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xE06B4C
/* TPC0_CFG_QM_TENSOR_4_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOR_4_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_4_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xE06B50
/* TPC0_CFG_QM_TENSOR_4_DIM_1_STRIDE */
#define TPC0_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_4_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xE06B54
/* TPC0_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xE06B58
/* TPC0_CFG_QM_TENSOR_4_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOR_4_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_4_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xE06B5C
/* TPC0_CFG_QM_TENSOR_4_DIM_2_STRIDE */
#define TPC0_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_4_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xE06B60
/* TPC0_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xE06B64
/* TPC0_CFG_QM_TENSOR_4_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOR_4_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_4_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xE06B68
/* TPC0_CFG_QM_TENSOR_4_DIM_3_STRIDE */
#define TPC0_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_4_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xE06B6C
/* TPC0_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xE06B70
/* TPC0_CFG_QM_TENSOR_4_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOR_4_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_4_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xE06B74
/* TPC0_CFG_QM_TENSOR_4_DIM_4_STRIDE */
#define TPC0_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_4_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xE06B78
/* TPC0_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xE06B7C
/* TPC0_CFG_QM_TENSOR_5_BASE_ADDR_LOW */
#define TPC0_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_5_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xE06B80
/* TPC0_CFG_QM_TENSOR_5_BASE_ADDR_HIGH */
#define TPC0_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOR_5_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_PADDING_VALUE                         0xE06B84
/* TPC0_CFG_QM_TENSOR_5_PADDING_VALUE */
#define TPC0_CFG_QM_TENSOR_5_PADDING_VALUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_5_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xE06B88
/* TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG */
#define TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOR_5_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC0_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xE06B8C
/* TPC0_CFG_QM_TENSOR_5_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOR_5_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_5_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xE06B90
/* TPC0_CFG_QM_TENSOR_5_DIM_0_STRIDE */
#define TPC0_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_5_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xE06B94
/* TPC0_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xE06B98
/* TPC0_CFG_QM_TENSOR_5_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOR_5_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_5_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xE06B9C
/* TPC0_CFG_QM_TENSOR_5_DIM_1_STRIDE */
#define TPC0_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_5_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xE06BA0
/* TPC0_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xE06BA4
/* TPC0_CFG_QM_TENSOR_5_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOR_5_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_5_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xE06BA8
/* TPC0_CFG_QM_TENSOR_5_DIM_2_STRIDE */
#define TPC0_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_5_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xE06BAC
/* TPC0_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xE06BB0
/* TPC0_CFG_QM_TENSOR_5_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOR_5_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_5_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xE06BB4
/* TPC0_CFG_QM_TENSOR_5_DIM_3_STRIDE */
#define TPC0_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_5_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xE06BB8
/* TPC0_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xE06BBC
/* TPC0_CFG_QM_TENSOR_5_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOR_5_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_5_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xE06BC0
/* TPC0_CFG_QM_TENSOR_5_DIM_4_STRIDE */
#define TPC0_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_5_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xE06BC4
/* TPC0_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xE06BC8
/* TPC0_CFG_QM_TENSOR_6_BASE_ADDR_LOW */
#define TPC0_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_6_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xE06BCC
/* TPC0_CFG_QM_TENSOR_6_BASE_ADDR_HIGH */
#define TPC0_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOR_6_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_PADDING_VALUE                         0xE06BD0
/* TPC0_CFG_QM_TENSOR_6_PADDING_VALUE */
#define TPC0_CFG_QM_TENSOR_6_PADDING_VALUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_6_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xE06BD4
/* TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG */
#define TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOR_6_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC0_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xE06BD8
/* TPC0_CFG_QM_TENSOR_6_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOR_6_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_6_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xE06BDC
/* TPC0_CFG_QM_TENSOR_6_DIM_0_STRIDE */
#define TPC0_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_6_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xE06BE0
/* TPC0_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xE06BE4
/* TPC0_CFG_QM_TENSOR_6_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOR_6_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_6_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xE06BE8
/* TPC0_CFG_QM_TENSOR_6_DIM_1_STRIDE */
#define TPC0_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_6_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xE06BEC
/* TPC0_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xE06BF0
/* TPC0_CFG_QM_TENSOR_6_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOR_6_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_6_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xE06BF4
/* TPC0_CFG_QM_TENSOR_6_DIM_2_STRIDE */
#define TPC0_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_6_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xE06BF8
/* TPC0_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xE06BFC
/* TPC0_CFG_QM_TENSOR_6_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOR_6_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_6_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xE06C00
/* TPC0_CFG_QM_TENSOR_6_DIM_3_STRIDE */
#define TPC0_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_6_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xE06C04
/* TPC0_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xE06C08
/* TPC0_CFG_QM_TENSOR_6_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOR_6_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_6_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xE06C0C
/* TPC0_CFG_QM_TENSOR_6_DIM_4_STRIDE */
#define TPC0_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_6_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xE06C10
/* TPC0_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xE06C14
/* TPC0_CFG_QM_TENSOR_7_BASE_ADDR_LOW */
#define TPC0_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_7_BASE_ADDR_LOW_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xE06C18
/* TPC0_CFG_QM_TENSOR_7_BASE_ADDR_HIGH */
#define TPC0_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_SHIFT                  0
#define TPC0_CFG_QM_TENSOR_7_BASE_ADDR_HIGH_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_PADDING_VALUE                         0xE06C1C
/* TPC0_CFG_QM_TENSOR_7_PADDING_VALUE */
#define TPC0_CFG_QM_TENSOR_7_PADDING_VALUE_V_SHIFT                   0
#define TPC0_CFG_QM_TENSOR_7_PADDING_VALUE_V_MASK                    0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xE06C20
/* TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG */
#define TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_SHIFT           0
#define TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG_DATA_TYPE_MASK            0x3
#define TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_SHIFT      8
#define TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG_VALID_DIM_MASK_MASK       0x1F00
#define TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_SHIFT            16
#define TPC0_CFG_QM_TENSOR_7_TENSOR_CONFIG_LAST_DIM_MASK             0x70000

#define mmTPC0_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xE06C24
/* TPC0_CFG_QM_TENSOR_7_DIM_0_SIZE */
#define TPC0_CFG_QM_TENSOR_7_DIM_0_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_7_DIM_0_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xE06C28
/* TPC0_CFG_QM_TENSOR_7_DIM_0_STRIDE */
#define TPC0_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_7_DIM_0_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xE06C2C
/* TPC0_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xE06C30
/* TPC0_CFG_QM_TENSOR_7_DIM_1_SIZE */
#define TPC0_CFG_QM_TENSOR_7_DIM_1_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_7_DIM_1_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xE06C34
/* TPC0_CFG_QM_TENSOR_7_DIM_1_STRIDE */
#define TPC0_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_7_DIM_1_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xE06C38
/* TPC0_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xE06C3C
/* TPC0_CFG_QM_TENSOR_7_DIM_2_SIZE */
#define TPC0_CFG_QM_TENSOR_7_DIM_2_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_7_DIM_2_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xE06C40
/* TPC0_CFG_QM_TENSOR_7_DIM_2_STRIDE */
#define TPC0_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_7_DIM_2_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xE06C44
/* TPC0_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xE06C48
/* TPC0_CFG_QM_TENSOR_7_DIM_3_SIZE */
#define TPC0_CFG_QM_TENSOR_7_DIM_3_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_7_DIM_3_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xE06C4C
/* TPC0_CFG_QM_TENSOR_7_DIM_3_STRIDE */
#define TPC0_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_7_DIM_3_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xE06C50
/* TPC0_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xE06C54
/* TPC0_CFG_QM_TENSOR_7_DIM_4_SIZE */
#define TPC0_CFG_QM_TENSOR_7_DIM_4_SIZE_V_SHIFT                      0
#define TPC0_CFG_QM_TENSOR_7_DIM_4_SIZE_V_MASK                       0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xE06C58
/* TPC0_CFG_QM_TENSOR_7_DIM_4_STRIDE */
#define TPC0_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_SHIFT                    0
#define TPC0_CFG_QM_TENSOR_7_DIM_4_STRIDE_V_MASK                     0xFFFFFFFF

#define mmTPC0_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xE06C5C
/* TPC0_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET */
#define TPC0_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_SHIFT               0
#define TPC0_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET_V_MASK                0xFFFFFFFF

#define mmTPC0_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xE06C60
/* TPC0_CFG_QM_KERNEL_BASE_ADDRESS_LOW */
#define TPC0_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_SHIFT                  0
#define TPC0_CFG_QM_KERNEL_BASE_ADDRESS_LOW_V_MASK                   0xFFFFFFFF

#define mmTPC0_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xE06C64
/* TPC0_CFG_QM_KERNEL_BASE_ADDRESS_HIGH */
#define TPC0_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_SHIFT                 0
#define TPC0_CFG_QM_KERNEL_BASE_ADDRESS_HIGH_V_MASK                  0xFFFFFFFF

#define mmTPC0_CFG_QM_TID_BASE_DIM_0                                 0xE06C68
/* TPC0_CFG_QM_TID_BASE_DIM_0 */
#define TPC0_CFG_QM_TID_BASE_DIM_0_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC0_CFG_QM_TID_SIZE_DIM_0                                 0xE06C6C
/* TPC0_CFG_QM_TID_SIZE_DIM_0 */
#define TPC0_CFG_QM_TID_SIZE_DIM_0_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_0_V_MASK                            0xFFFFFFFF

#define mmTPC0_CFG_QM_TID_BASE_DIM_1                                 0xE06C70
/* TPC0_CFG_QM_TID_BASE_DIM_1 */
#define TPC0_CFG_QM_TID_BASE_DIM_1_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC0_CFG_QM_TID_SIZE_DIM_1                                 0xE06C74
/* TPC0_CFG_QM_TID_SIZE_DIM_1 */
#define TPC0_CFG_QM_TID_SIZE_DIM_1_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_1_V_MASK                            0xFFFFFFFF

#define mmTPC0_CFG_QM_TID_BASE_DIM_2                                 0xE06C78
/* TPC0_CFG_QM_TID_BASE_DIM_2 */
#define TPC0_CFG_QM_TID_BASE_DIM_2_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC0_CFG_QM_TID_SIZE_DIM_2                                 0xE06C7C
/* TPC0_CFG_QM_TID_SIZE_DIM_2 */
#define TPC0_CFG_QM_TID_SIZE_DIM_2_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_2_V_MASK                            0xFFFFFFFF

#define mmTPC0_CFG_QM_TID_BASE_DIM_3                                 0xE06C80
/* TPC0_CFG_QM_TID_BASE_DIM_3 */
#define TPC0_CFG_QM_TID_BASE_DIM_3_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC0_CFG_QM_TID_SIZE_DIM_3                                 0xE06C84
/* TPC0_CFG_QM_TID_SIZE_DIM_3 */
#define TPC0_CFG_QM_TID_SIZE_DIM_3_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_3_V_MASK                            0xFFFFFFFF

#define mmTPC0_CFG_QM_TID_BASE_DIM_4                                 0xE06C88
/* TPC0_CFG_QM_TID_BASE_DIM_4 */
#define TPC0_CFG_QM_TID_BASE_DIM_4_V_SHIFT                           0
#define TPC0_CFG_QM_TID_BASE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC0_CFG_QM_TID_SIZE_DIM_4                                 0xE06C8C
/* TPC0_CFG_QM_TID_SIZE_DIM_4 */
#define TPC0_CFG_QM_TID_SIZE_DIM_4_V_SHIFT                           0
#define TPC0_CFG_QM_TID_SIZE_DIM_4_V_MASK                            0xFFFFFFFF

#define mmTPC0_CFG_QM_SRF_0                                          0xE06C90

#define mmTPC0_CFG_QM_SRF_1                                          0xE06C94

#define mmTPC0_CFG_QM_SRF_2                                          0xE06C98

#define mmTPC0_CFG_QM_SRF_3                                          0xE06C9C

#define mmTPC0_CFG_QM_SRF_4                                          0xE06CA0

#define mmTPC0_CFG_QM_SRF_5                                          0xE06CA4

#define mmTPC0_CFG_QM_SRF_6                                          0xE06CA8

#define mmTPC0_CFG_QM_SRF_7                                          0xE06CAC

#define mmTPC0_CFG_QM_SRF_8                                          0xE06CB0

#define mmTPC0_CFG_QM_SRF_9                                          0xE06CB4

#define mmTPC0_CFG_QM_SRF_10                                         0xE06CB8

#define mmTPC0_CFG_QM_SRF_11                                         0xE06CBC

#define mmTPC0_CFG_QM_SRF_12                                         0xE06CC0

#define mmTPC0_CFG_QM_SRF_13                                         0xE06CC4

#define mmTPC0_CFG_QM_SRF_14                                         0xE06CC8

#define mmTPC0_CFG_QM_SRF_15                                         0xE06CCC

#define mmTPC0_CFG_QM_SRF_16                                         0xE06CD0

#define mmTPC0_CFG_QM_SRF_17                                         0xE06CD4

#define mmTPC0_CFG_QM_SRF_18                                         0xE06CD8

#define mmTPC0_CFG_QM_SRF_19                                         0xE06CDC

#define mmTPC0_CFG_QM_SRF_20                                         0xE06CE0

#define mmTPC0_CFG_QM_SRF_21                                         0xE06CE4

#define mmTPC0_CFG_QM_SRF_22                                         0xE06CE8

#define mmTPC0_CFG_QM_SRF_23                                         0xE06CEC

#define mmTPC0_CFG_QM_SRF_24                                         0xE06CF0

#define mmTPC0_CFG_QM_SRF_25                                         0xE06CF4

#define mmTPC0_CFG_QM_SRF_26                                         0xE06CF8

#define mmTPC0_CFG_QM_SRF_27                                         0xE06CFC

#define mmTPC0_CFG_QM_SRF_28                                         0xE06D00

#define mmTPC0_CFG_QM_SRF_29                                         0xE06D04

#define mmTPC0_CFG_QM_SRF_30                                         0xE06D08

#define mmTPC0_CFG_QM_SRF_31                                         0xE06D0C
/* TPC0_CFG_QM_SRF */
#define TPC0_CFG_QM_SRF_V_SHIFT                                      0
#define TPC0_CFG_QM_SRF_V_MASK                                       0xFFFFFFFF

#define mmTPC0_CFG_QM_KERNEL_CONFIG                                  0xE06D10
/* TPC0_CFG_QM_KERNEL_CONFIG */
#define TPC0_CFG_QM_KERNEL_CONFIG_SMALL_VLM_SHIFT                    0
#define TPC0_CFG_QM_KERNEL_CONFIG_SMALL_VLM_MASK                     0x1
#define TPC0_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_SHIFT                 1
#define TPC0_CFG_QM_KERNEL_CONFIG_ASO_EVICT_L0_MASK                  0x2
#define TPC0_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_SHIFT               8
#define TPC0_CFG_QM_KERNEL_CONFIG_NUM_VALID_SRFS_MASK                0x3F00

#define mmTPC0_CFG_QM_SYNC_OBJECT_MESSAGE                            0xE06D14
/* TPC0_CFG_QM_SYNC_OBJECT_MESSAGE */
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_SHIFT         0
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_WRITE_VALUE_MASK          0xFFFF
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_SHIFT      16
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_ADDRESS_OFFSET_MASK       0x7FFF0000
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_SHIFT           31
#define TPC0_CFG_QM_SYNC_OBJECT_MESSAGE_SO_OPERATION_MASK            0x80000000

#define mmTPC0_CFG_ARUSER                                            0xE06D18
/* TPC0_CFG_ARUSER */
#define TPC0_CFG_ARUSER_ASID_SHIFT                                   0
#define TPC0_CFG_ARUSER_ASID_MASK                                    0x3FF
#define TPC0_CFG_ARUSER_MMBP_SHIFT                                   10
#define TPC0_CFG_ARUSER_MMBP_MASK                                    0x400
#define TPC0_CFG_ARUSER_V_SHIFT                                      11
#define TPC0_CFG_ARUSER_V_MASK                                       0xFFFFF800

#define mmTPC0_CFG_AWUSER                                            0xE06D1C
/* TPC0_CFG_AWUSER */
#define TPC0_CFG_AWUSER_ASID_SHIFT                                   0
#define TPC0_CFG_AWUSER_ASID_MASK                                    0x3FF
#define TPC0_CFG_AWUSER_MMBP_SHIFT                                   10
#define TPC0_CFG_AWUSER_MMBP_MASK                                    0x400
#define TPC0_CFG_AWUSER_V_SHIFT                                      11
#define TPC0_CFG_AWUSER_V_MASK                                       0xFFFFF800

#define mmTPC0_CFG_FUNC_MBIST_CNTRL                                  0xE06E00
/* TPC0_CFG_FUNC_MBIST_CNTRL */
#define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_START_SHIFT                  0
#define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_START_MASK                   0x1
#define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_SHIFT                   1
#define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_DONE_MASK                    0x2
#define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_SHIFT                 2
#define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_ACTIVE_MASK                  0x4
#define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_SHIFT                 16
#define TPC0_CFG_FUNC_MBIST_CNTRL_MBIST_FAILED_MASK                  0x3FF0000

#define mmTPC0_CFG_FUNC_MBIST_PAT                                    0xE06E04
/* TPC0_CFG_FUNC_MBIST_PAT */
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_SHIFT            0
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_EVEN_MASK             0x3
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_SHIFT             2
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN0_ODD_MASK              0xC
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_SHIFT            4
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_EVEN_MASK             0x30
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_SHIFT             6
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN1_ODD_MASK              0xC0
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_SHIFT            8
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_EVEN_MASK             0x300
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_SHIFT             10
#define TPC0_CFG_FUNC_MBIST_PAT_MBIST_PATTERN2_ODD_MASK              0xC00

#define mmTPC0_CFG_FUNC_MBIST_MEM_0                                  0xE06E08

#define mmTPC0_CFG_FUNC_MBIST_MEM_1                                  0xE06E0C

#define mmTPC0_CFG_FUNC_MBIST_MEM_2                                  0xE06E10

#define mmTPC0_CFG_FUNC_MBIST_MEM_3                                  0xE06E14

#define mmTPC0_CFG_FUNC_MBIST_MEM_4                                  0xE06E18

#define mmTPC0_CFG_FUNC_MBIST_MEM_5                                  0xE06E1C

#define mmTPC0_CFG_FUNC_MBIST_MEM_6                                  0xE06E20

#define mmTPC0_CFG_FUNC_MBIST_MEM_7                                  0xE06E24

#define mmTPC0_CFG_FUNC_MBIST_MEM_8                                  0xE06E28

#define mmTPC0_CFG_FUNC_MBIST_MEM_9                                  0xE06E2C
/* TPC0_CFG_FUNC_MBIST_MEM */
#define TPC0_CFG_FUNC_MBIST_MEM_MAX_ADDR_SHIFT                       0
#define TPC0_CFG_FUNC_MBIST_MEM_MAX_ADDR_MASK                        0x7FF
#define TPC0_CFG_FUNC_MBIST_MEM_PATTERN_EN_SHIFT                     12
#define TPC0_CFG_FUNC_MBIST_MEM_PATTERN_EN_MASK                      0x7000
#define TPC0_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_SHIFT               16
#define TPC0_CFG_FUNC_MBIST_MEM_LAST_FAILED_ADDR_MASK                0x7FF0000
#define TPC0_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_SHIFT            28
#define TPC0_CFG_FUNC_MBIST_MEM_LAST_FAILED_PATTERN_MASK             0x70000000

#endif /* ASIC_REG_TPC0_CFG_H_ */

