# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/nclhpm-Intel-Z590:@/tmp/.ICE-unix/2141,unix/nclhpm-Intel-Z590:/tmp/.ICE-unix/2141
QT_ACCESSIBILITY=1
COLORTERM=truecolor
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
SSH_AGENT_LAUNCHER=gnome-keyring
XDG_MENU_PREFIX=gnome-
RDI_APPROOT=/tools/Xilinx/Vitis/2020.2
RDI_JAVA_PLATFORM=
LANGUAGE=en_AU:en
MAKE_TERMOUT=/dev/pts/11
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/Xilinx/Vitis/2020.2/bin
XILINX_VIVADO=/tools/Xilinx/Vivado/2020.2
GNOME_SHELL_SESSION_MODE=ubuntu
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
RDI_OPT_EXT=.o
RDI_INSTALLVER=2020.2
RDI_INSTALLROOT=/tools/Xilinx
XMODIFIERS=@im=ibus
RDI_PATCHROOT=
DESKTOP_SESSION=ubuntu
XILINX_XRT=/opt/xilinx/xrt
GTK_MODULES=gail:atk-bridge
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/tools/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2020.2/lib/lnx64.o
PWD=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device
LOGNAME=nclhpm
XDG_SESSION_DESKTOP=ubuntu
XDG_SESSION_TYPE=x11
_RDI_DONT_SET_XILINX_AS_PATH=True
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
SYSTEMD_EXEC_PID=5461
FAKETIME_SHARED=/faketime_sem_596443 /faketime_shm_596443
FAKETIME=-1y
XAUTHORITY=/run/user/1000/gdm/Xauthority
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2020.2/bin
XILINX_DSP=
WINDOWPATH=2
LD_PRELOAD=/usr/$LIB/faketime/libfaketime.so.1
HOME=/home/nclhpm
USERNAME=nclhpm
SYNTH_COMMON=/tools/Xilinx/Vitis/2020.2/scripts/rt/data
LANG=en_AU.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.webp=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XDG_CURRENT_DESKTOP=ubuntu:GNOME
VTE_VERSION=6800
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2020.2
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/0d91d417_148a_4b6d_8b2c_a65a94bff2d5
RDI_PROG=/tools/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
RT_TCL_PATH=/tools/Xilinx/Vitis/2020.2/scripts/rt/base_tcl/tcl
MFLAGS=-s
XILINX_SDK=/tools/Xilinx/Vitis/2020.2
LESSCLOSE=/usr/bin/lesspipe %s %s
MAKEFLAGS=s
XDG_SESSION_CLASS=user
PYTHONPATH=/opt/xilinx/xrt/python:
TERM=xterm-256color
LESSOPEN=| /usr/bin/lesspipe %s
USER=nclhpm
MAKE_TERMERR=/dev/pts/11
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2020.2
GNOME_TERMINAL_SERVICE=:1.108
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2020.2/tps/lnx64
RDI_JAVA_VERSION=9.0.4
RDI_DATADIR=/tools/Xilinx/Vitis/2020.2/data
DISPLAY=:0
SHLVL=3
MAKELEVEL=4
QT_IM_MODULE=ibus
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2020.2
XIL_CHECK_TCL_DEBUG=False
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2020.2/lib/lnx64.o:/tools/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/usr/local/cuda-11.8/lib64::/tools/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/tools/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/usr/local/cuda-11.8/lib64::/tools/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/1000
TCL_LIBRARY=/tools/Xilinx/Vitis/2020.2/tps/tcl/tcl8.5
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/share/gnome:/home/nclhpm/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
PATH=/tools/Xilinx/Vivado/2020.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2020.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2020.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin:/tools/Xilinx/Vivado/2020.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2020.2/bin:/tools/Xilinx/Vitis_HLS/2020.2/bin:/tools/Xilinx/Vivado/2020.2/bin:/opt/xilinx/xrt/bin:/usr/local/cuda-11.8/bin:/home/nclhpm/.local/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/tools/Xilinx/Vitis/2020.2/scripts/rt/data
GDMSESSION=ubuntu
HDI_APPROOT=/tools/Xilinx/Vitis/2020.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2020.2/tps/isl
XILINX_VITIS=/tools/Xilinx/Vitis/2020.2
OLDPWD=/tools/Xilinx/Vitis/2020.2/bin
_=/tools/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=45877
XILINX_CD_SESSION=38e943a0-7271-46db-9341-b6703cdddfcc
XILINX_RS_PORT=37323
XILINX_RS_SESSION=4e55572c-f96c-472a-a50d-b9b911b0e4a0


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ -DXILINX_FPGA --report_dir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports --log_dir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs -O3 -t hw -I/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/common/ -I/mnt/2UB102/HPCC_FPGA-master/STREAM/src/device --platform xilinx_u50_gen3x16_xdma_201920_3 -R2 -c -j 40 -o xilinx_tmp_compile/stream_kernels_single.xo /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/stream_kernels_single_replicated_xilinx.cl 

FINAL PROGRAM OPTIONS
--compile
--define XILINX_FPGA
--include /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/common/
--include /mnt/2UB102/HPCC_FPGA-master/STREAM/src/device
--input_files /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/stream_kernels_single_replicated_xilinx.cl
--jobs 40
--log_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs
--optimize 3
--output xilinx_tmp_compile/stream_kernels_single.xo
--platform xilinx_u50_gen3x16_xdma_201920_3
--report_dir /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports
--report_level 2
--target hw

PARSED COMMAND LINE OPTIONS
-DXILINX_FPGA 
--report_dir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports 
--log_dir=/mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/logs 
-O3 
-t hw 
-I/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/common/ 
-I/mnt/2UB102/HPCC_FPGA-master/STREAM/src/device 
--platform xilinx_u50_gen3x16_xdma_201920_3 
-R2 
-c 
-j 40 
-o xilinx_tmp_compile/stream_kernels_single.xo 
/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/stream_kernels_single_replicated_xilinx.cl 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --xp vivado_prop:run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_prop:run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp "misc:report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}" --xp "param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}" --xp "misc:report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 28 Nov 2021 21:42:16
------------------------------------------
step: performing high-level synthesis for kernel:calc_0
timestamp: 28 Nov 2021 21:42:43
launch dir: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/stream_kernels_single/calc_0
cmd: vitis_hls -f /mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/stream_kernels_single/calc_0/calc_0.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 28 Nov 2021 21:42:43
output: /mnt/2UB102/HPCC_FPGA-master/STREAM/build/bin/xilinx_reports/stream_kernels_single/system_estimate_stream_kernels_single.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 28 Nov 2021 21:42:43
