#INFO-MSG==>   Setting log file  : ./logs/adr.log
#INFO-MSG==>    ALL adr substeps :  dont_use tool_constraints route_options route_options_drc adr derive_pg
#INFO-MSG==>    Current MW lib  : fdkex_51074_LIB
#INFO-MSG==>    Completed substeps : 
#INFO-MSG==>    Remaining substeps :  dont_use tool_constraints route_options route_options_drc adr derive_pg 
#INFO-MSG==>  Executing substep dont_use
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/common/dot3/d04/dont_use.tcl : START Tue Mar 31 06:01:49 MST 2015
#INFO-MSG==>  Setting APR dont_use cells
#INFO-MSG==>  Setting dont_use on seleted cells based on dont_use_default the ASIC flow
#INFO-MSG==>  Setting dont_use on vcc
   because SPECIAL: voltage pins
#INFO-MSG==>  Setting dont_use on vss
   because SPECIAL: voltage pins
#INFO-MSG==>  Setting dont_use on d04bfn00*ua5
   because HIGH_COST: Buffer count increases and synthesis uses only this drive strength if allowed
#INFO-MSG==>  Setting dont_use on d04bfn00?n0b3
   because SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family
#INFO-MSG==>  Setting dont_use on d04bfn00?n0b4
   because SPECIAL:b3 and b4 were pruned to maintain cell P/N timing, area, totalZ across the family
#INFO-MSG==>  Setting dont_use on d04hgy*
   because SPECIAL:Synchronizers and Metastable Hardened DFFs
#INFO-MSG==>  Setting dont_use on d04hhy*
   because  SPECIAL:Synchronizer Cell
#INFO-MSG==>  Setting dont_use on d04nob03wn0c0
   because  Incorrect transition value is library
#INFO-MSG==>  Setting dont_use on d04bbf*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bca*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bco*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bfy*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bin*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bly*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bmb*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bna*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bno*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bth*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bxo*
   because FILL_ONLY:Functional bonus cells. Used during ECO mode
#INFO-MSG==>  Setting dont_use on d04bdc*
   because FILL_ONLY:Functional bonus cells
#INFO-MSG==>  Setting dont_use on d04bgn*
   because FILL_ONLY:Functional bonus cells
#INFO-MSG==>  Setting dont_use on d04bfn00?nua5
   because LOW_DRIVE CELL
#INFO-MSG==>  Setting dont_use on d04ann04?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04ann04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04ann04?n0b5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04con01?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nab03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan02?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan02?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04nan04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non02?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non03?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04non04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn03?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0a5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0b0
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04orn04?n0b5
   because DRC COST: HPD Cells
#INFO-MSG==>  Setting dont_use on d04bfn1*
   because ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing
#INFO-MSG==>  Setting dont_use on d04inn12*
   because ROUTE_ONLY:Min delay buffers/inverters.  Used during hold fixing
#INFO-MSG==>  Setting dont_use on d04gbf*
   because CTS_ONLY:Clock buffers and inverters.  Used during CTS
#INFO-MSG==>  Setting dont_use on d04gin*
   because CTS_ONLY:Clock buffers and inverters.  Used during CTS
#INFO-MSG==>  Setting dont_use on d04gan*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gna*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gno*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gor*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04gmx22*
   because RTL_ONLY:RTL instantition required. Clock logical cells
#INFO-MSG==>  Setting dont_use on d04cdc03*
   because RTL_ONLY:RTL instantition required. Clock divider.
#INFO-MSG==>  Setting dont_use on d04cgc00*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgc02*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgc03*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04cgm22*
   because CTS_ONLY:Gated clock buffers.  CTS uses cgc01
#INFO-MSG==>  Setting dont_use on d04frt03?d0k0
   because Retention flop : incorrect embedded well tap causes DRC violation 
#INFO-MSG==>  Setting dont_use on d04f2*
   because HIGH_COST:Multi Bit Flop: Need special flow to use it. 
#INFO-MSG==>  Setting dont_use on d04f4*
   because HIGH_COST:Multi Bit Flop: Need special flow to use it. 
#INFO-MSG==>  Setting dont_use on d04qct01*
   because SPECIAL:Inconsitent direction of lib pins b/w logical and physical library
#INFO-MSG==>  Setting dont_use on d04qct00*
   because SPECIAL:Inconsitent direction of lib pins b/w logical and physical library
#INFO-MSG==>  Setting dont_use on d04cab13?d0b5
   because HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations
#INFO-MSG==>  Setting dont_use on d04cab13?d0c5
   because HIGH_COST:Have implant layers missing, and cause drcd NV*_UV* violations
#INFO-MSG==>  Setting dont_use on d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0 d04xnk04nd0e5 d04swo01nd0h0 d04swo01nd0f0 d04swo00nd0h0 d04swo00nd0f0 d04gin20nd0f0 d04xnk04ld0e5 d04swo01ld0h0 d04swo01ld0f0 d04swo00ld0h0 d04swo00ld0f0 d04gin20ld0f0 d04xnk04wd0e5 d04swo01wd0h0 d04swo01wd0f0 d04swo00wd0h0 d04swo00wd0f0 d04gno00wd0d0 d04gno00wd0b0 d04gin20wd0f0 d04xnk04yd0e5 d04swo01yd0h0 d04swo01yd0f0 d04swo00yd0h0 d04swo00yd0f0 d04gin20yd0f0 d04frt03yd0g0
   because SPECIAL: Cells with max_capacitance=0 in the lib file
==>INFORMATION: P_source_if_exists: dont_use.tcl : END Tue Mar 31 06:01:51 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:02 hrs : MEMORY : 5973952 KB
#INFO-MSG==>  Time to run substep dont_use in (hh:mm:ss) : 00:00:02 hrs
#INFO-MSG==>  Executing substep tool_constraints
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/tool_constraints.tcl : START Tue Mar 31 06:01:51 MST 2015
#INFO-MSG==>  Setting min_routing_layer: m0
#INFO-MSG==>  Setting max_routing_layer: m8
#INFO-MSG==>  Setting rc_ignore_layer:   m0 tm1
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
#INFO-MSG==>  Setting Delay Calculation as follows :
 Pre-route : Elmore
 Routed Clock : Arnoldi
 Post-route : Arnoldi
==>INFORMATION: P_source_if_exists: tool_constraints.tcl : END Tue Mar 31 06:01:51 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 5973952 KB
#INFO-MSG==>  Time to run substep tool_constraints in (hh:mm:ss) : 00:00:00 hrs
#INFO-MSG==>  Executing substep route_options
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/route_options.tcl : START Tue Mar 31 06:01:52 MST 2015
#INFO-MSG==>  Removing dont_use attributes on hold-buffers and inverters
#INFO-MSG==>  Setting route_opt strategy
#INFO-MSG==>  Setting SI parameters
Information: Existing back annotation will be deleted.   (UID-1006)
==>INFORMATION: P_source_if_exists: route_options.tcl : END Tue Mar 31 06:01:52 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 5973952 KB
#INFO-MSG==>  Time to run substep route_options in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Executing substep route_options_drc
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/route_options_drc.tcl : START Tue Mar 31 06:01:52 MST 2015
==>INFORMATION: P_source_if_exists: route_options_drc.tcl : END Tue Mar 31 06:01:53 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:00 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 5973952 KB
#INFO-MSG==>  Time to run substep route_options_drc in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Executing substep adr
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/adr.tcl : START Tue Mar 31 06:01:53 MST 2015
#INFO-MSG==>  Running ADR...

=============================================
Global Variables used:
=============================================
INTEL_DFM_M0_KEEPOUT_CELLS 
INTEL_DFM_M1_KEEPOUT_CELLS 
INTEL_DFM_M2_KEEPOUT_CELLS 
INTEL_DFM_M3_KEEPOUT_CELLS 
INTEL_DFM_M4_KEEPOUT_CELLS 
INTEL_DFM_M5_KEEPOUT_CELLS 
INTEL_DFM_M6_KEEPOUT_CELLS 
INTEL_DFM_M7_KEEPOUT_CELLS 
INTEL_DFM_M8_KEEPOUT_CELLS 
INTEL_DFM_M9_KEEPOUT_CELLS 
INTEL_DFM_M10_KEEPOUT_CELLS 
INTEL_DFM_M11_KEEPOUT_CELLS 
INTEL_DFM_M12_KEEPOUT_CELLS 
gui_suppress_auto_layout        false


Macro instances:
=========================================================


#INFO-MSG==>  DRVs before ADR:
Found antenna rule mode 1, diode mode 15:
        metal ratio 1400, cut ratio 0,metal gate diffusion length based ratio -1 cut gate length based ratio -1 metal pratio 0, cut pratio 475, metal gate diffusion length based pratio -1, cut gate diffusion length based pratio -1  metal nratio 0, cut nratio 475, metal nratio 35, cut nratio -1
        layer m0: max ratio 1400 max pratio 850 max nratio 2850 layer m0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m1: max ratio 1400 max pratio 850 max nratio 2850 layer m1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m2: max ratio 1400 max pratio 850 max nratio 2850 layer m2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m3: max ratio 1400 max pratio 850 max nratio 2850 layer m3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m4: max ratio 1400 max pratio 850 max nratio 2850 layer m4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m5: max ratio 1400 max pratio 850 max nratio 2850 layer m5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m6: max ratio 1400 max pratio 850 max nratio 2850 layer m6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m7: max ratio 1400 max pratio 850 max nratio 2850 layer m7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m8: max ratio 1400 max pratio 850 max nratio 2850 layer m8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m9: max ratio 560 max pratio 850 max nratio 2850  layer m9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer tm1: max ratio 560 max pratio 850 max nratio 2850 layer tm1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer c4: max ratio 560 max pratio 850 max nratio 2850  layer c4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer v0: max ratio 0 max pratio 45 max nratio 45       layer v0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v1: max ratio 0 max pratio 180 max nratio 180     layer v1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v2: max ratio 0 max pratio 180 max nratio 180     layer v2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v3: max ratio 0 max pratio 180 max nratio 180     layer v3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v4: max ratio 0 max pratio 210 max nratio 210     layer v4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v5: max ratio 0 max pratio 275 max nratio 275     layer v5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v6: max ratio 0 max pratio 275 max nratio 275     layer v6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v7: max ratio 0 max pratio 475 max nratio 475     layer v7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v8: max ratio 0 max pratio 475 max nratio 475     layer v8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v9: max ratio 0 max pratio 35 max nratio 35       layer v9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer tv1: max ratio 0 max pratio 35 max nratio 35      layer tv1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:08 
[DBIn Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:09 total=0:00:10
[DBIn Done] Stage (MB): Used  266  Alloctr  269  Proc   32 
[DBIn Done] Total (MB): Used  326  Alloctr  335  Proc 6703 


Start checking for open nets ... 

Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 59427 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  320  Alloctr  331  Proc 6703 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {}                  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        false               
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net din1[11]. The pin din1[11] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[49]. The pin din1[49] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[46]. The pin din1[46] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[58]. The pin din0[58] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[52]. The pin din1[52] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[14]. The pin din0[14] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[1]. The pin din0[1] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[32]. The pin din0[32] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[51]. The pin din0[51] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[50]. The pin din0[50] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[42]. The pin din0[42] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[6]. The pin din0[6] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[24]. The pin din0[24] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[26]. The pin din1[26] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[33]. The pin din1[33] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[42]. The pin din1[42] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[41]. The pin din0[41] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[52]. The pin din0[52] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[24]. The pin din1[24] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[48]. The pin din1[48] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[16]. The pin din0[16] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[47]. The pin din1[47] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[21]. The pin din1[21] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[21]. The pin din0[21] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[62]. The pin din0[62] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[27]. The pin din1[27] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[11]. The pin din0[11] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[25]. The pin din0[25] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[15]. The pin din0[15] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[22]. The pin din1[22] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[29]. The pin din1[29] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[7]. The pin din1[7] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[29]. The pin din0[29] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[26]. The pin din0[26] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[61]. The pin din0[61] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[1]. The pin din1[1] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si2. The pin test_si2 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[61]. The pin din1[61] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[62]. The pin din1[62] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[63]. The pin din1[63] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[60]. The pin din1[60] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[56]. The pin din0[56] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[9]. The pin din0[9] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[3]. The pin din0[3] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[33]. The pin din0[33] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[60]. The pin din0[60] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[45]. The pin din1[45] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[2]. The pin din0[2] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[39]. The pin din0[39] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[46]. The pin din0[46] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[2]. The pin din1[2] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[5]. The pin din0[5] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[58]. The pin din1[58] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[25]. The pin din1[25] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[48]. The pin din0[48] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[63]. The pin din0[63] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si15. The pin test_si15 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[55]. The pin din1[55] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[59]. The pin din1[59] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si1. The pin test_si1 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si16. The pin test_si16 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[56]. The pin din1[56] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[0]. The pin din0[0] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[59]. The pin din0[59] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[0]. The pin din1[0] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[32]. The pin din1[32] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net en_wr0. The pin en_wr0 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_tm. The pin test_tm on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[16]. The pin din1[16] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[39]. The pin din1[39] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[18]. The pin din0[18] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net en_rd0. The pin en_rd0 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[50]. The pin din1[50] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[36]. The pin din0[36] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[12]. The pin din0[12] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[22]. The pin din0[22] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[47]. The pin din0[47] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[27]. The pin din0[27] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[55]. The pin din0[55] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[13]. The pin din1[13] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[37]. The pin din0[37] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[53]. The pin din0[53] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[13]. The pin din0[13] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net sel_op[1]. The pin sel_op[1] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[35]. The pin din1[35] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[31]. The pin din1[31] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[30]. The pin din0[30] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[54]. The pin din0[54] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net en_init. The pin en_init on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si19. The pin test_si19 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si18. The pin test_si18 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si17. The pin test_si17 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net sel_op[2]. The pin sel_op[2] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[4]. The pin din0[4] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[51]. The pin din1[51] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[43]. The pin din1[43] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[44]. The pin din0[44] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[9]. The pin din1[9] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[28]. The pin din0[28] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[3]. The pin din1[3] on cell fdkex does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 161 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Checked 1/361 Partitions, Violations =  0
Checked 15/361 Partitions, Violations = 0
Checked 34/361 Partitions, Violations = 10
Checked 42/361 Partitions, Violations = 18
Checked 56/361 Partitions, Violations = 30
Checked 72/361 Partitions, Violations = 38
Checked 90/361 Partitions, Violations = 54
Checked 98/361 Partitions, Violations = 60
Checked 112/361 Partitions, Violations =        60
Checked 128/361 Partitions, Violations =        68
Checked 140/361 Partitions, Violations =        76
Checked 154/361 Partitions, Violations =        80
Checked 169/361 Partitions, Violations =        92
Checked 182/361 Partitions, Violations =        112
Checked 196/361 Partitions, Violations =        122
Checked 210/361 Partitions, Violations =        124
Checked 224/361 Partitions, Violations =        130
Checked 238/361 Partitions, Violations =        138
Checked 252/361 Partitions, Violations =        142
Checked 266/361 Partitions, Violations =        150
Checked 285/361 Partitions, Violations =        156
Checked 294/361 Partitions, Violations =        160
Checked 308/361 Partitions, Violations =        162
Checked 322/361 Partitions, Violations =        162
Checked 344/361 Partitions, Violations =        166
Checked 350/361 Partitions, Violations =        166
[DRC CHECK] Elapsed real time: 0:00:16 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:56 total=0:00:56
[DRC CHECK] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  358  Alloctr  366  Proc 6703 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  358  Alloctr  367  Proc 6703 
Information: Merged away 4 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      163
        Same net via-cut spacing : 1
        Multiple pin connections : 162



begin full chip DRC detailed report

EBox: v0-v0 [158935,249635..159075,249837] (fifo2/n13891,NULL) Same net via-cut spacing
EBox: m0-m0 [49665,38500..49735,38528] (fifo1/n5,NULL) Multiple pin connections
EBox: m0-m0 [56175,60424..56245,60452] (fifo1/n5,NULL) Multiple pin connections
EBox: m0-m0 [99435,146608..99505,146636] (n677,NULL) Multiple pin connections
EBox: m0-m0 [112155,149478..112294,149506] (n18026,NULL) Multiple pin connections
EBox: m0-m0 [60635,137830..60914,137858] (n17151,NULL) Multiple pin connections
EBox: m0-m0 [34525,123032..34874,123060] (mask_in[332],NULL) Multiple pin connections
EBox: m0-m0 [109165,135436..109235,135464] (din_rxc0[57],NULL) Multiple pin connections
EBox: m0-m0 [87276,138250..87415,138278] (n17883,NULL) Multiple pin connections
EBox: m0-m0 [70665,132664..70735,132692] (n3053,NULL) Multiple pin connections
EBox: m0-m0 [113275,79142..113414,79170] (fifo0/data_mem_29__0_,NULL) Multiple pin connections
EBox: m0-m0 [114485,65632..114555,65660] (fifo0/n10600,NULL) Multiple pin connections
EBox: m0-m0 [144515,146286..144585,146314] (fifo2/data_mem_772_,NULL) Multiple pin connections
EBox: m0-m0 [156745,161392..156884,161420] (fifo2/n3402,NULL) Multiple pin connections
EBox: m0-m0 [162316,212464..162525,212492] (fifo2/data_mem_2355_,NULL) Multiple pin connections
EBox: m0-m0 [127415,123088..127554,123116] (fifo2/n3559,NULL) Multiple pin connections
EBox: m1-m1 [71169,19929..71211,19971] (fifo1/n3,NULL) Multiple pin connections
EBox: m1-m1 [71169,20144..71211,20196] (fifo1/n3,NULL) Multiple pin connections
EBox: m1-m1 [49609,38283..49651,38325] (fifo1/n5,NULL) Multiple pin connections
EBox: m1-m1 [56119,60627..56161,60669] (fifo1/n5,NULL) Multiple pin connections
EBox: m1-m1 [90699,72597..90741,72639] (fifo0/n7265,NULL) Multiple pin connections
EBox: m1-m1 [90699,72760..90741,72812] (fifo0/n7265,NULL) Multiple pin connections
EBox: m1-m1 [98609,148407..98651,148449] (n10724,NULL) Multiple pin connections
EBox: m1-m1 [98609,148622..98651,148674] (n10724,NULL) Multiple pin connections
EBox: m1-m1 [71169,92547..71211,92589] (n10324,NULL) Multiple pin connections
EBox: m1-m1 [71169,92814..71211,92866] (n10324,NULL) Multiple pin connections
EBox: m1-m1 [86779,49334..86821,49386] (fifo0/n5104,NULL) Multiple pin connections
EBox: m1-m1 [86779,49455..86821,49497] (fifo0/n5104,NULL) Multiple pin connections
EBox: m1-m1 [95739,51849..95781,51891] (fifo0/n4728,NULL) Multiple pin connections
EBox: m1-m1 [95739,51960..95781,52012] (fifo0/n4728,NULL) Multiple pin connections
EBox: m1-m1 [75019,42273..75061,42315] (fifo1/n6104,NULL) Multiple pin connections
EBox: m1-m1 [75019,42546..75061,42789] (fifo1/n6104,NULL) Multiple pin connections
EBox: m1-m1 [51849,169953..51891,169995] (n7735,NULL) Multiple pin connections
EBox: m1-m1 [51849,170064..51891,170116] (n7735,NULL) Multiple pin connections
EBox: m1-m1 [71379,80577..71421,80619] (n7609,NULL) Multiple pin connections
EBox: m1-m1 [71379,80844..71421,80896] (n7609,NULL) Multiple pin connections
EBox: m1-m1 [56119,229526..56161,229578] (n3154,NULL) Multiple pin connections
EBox: m1-m1 [56119,229803..56161,229845] (n3154,NULL) Multiple pin connections
EBox: m1-m1 [83139,147609..83181,147651] (n1237,NULL) Multiple pin connections
EBox: m1-m1 [83139,147824..83181,147876] (n1237,NULL) Multiple pin connections
EBox: m1-m1 [98679,155589..98721,155631] (n1241,NULL) Multiple pin connections
EBox: m1-m1 [98679,155700..98721,155752] (n1241,NULL) Multiple pin connections
EBox: m1-m1 [58919,137235..58961,137277] (n3259,NULL) Multiple pin connections
EBox: m1-m1 [58919,137508..58961,137751] (n3259,NULL) Multiple pin connections
EBox: m1-m1 [99519,146811..99561,146853] (n677,NULL) Multiple pin connections
EBox: m1-m1 [92729,138831..92771,138873] (n687,NULL) Multiple pin connections
EBox: m1-m1 [92729,139098..92771,139150] (n687,NULL) Multiple pin connections
EBox: m1-m1 [99799,146534..99841,146586] (din_rxc0[35],NULL) Multiple pin connections
EBox: m1-m1 [99799,146811..99841,146853] (din_rxc0[35],NULL) Multiple pin connections
EBox: m1-m1 [84959,205863..85001,205905] (n3633,NULL) Multiple pin connections
EBox: m1-m1 [84959,206026..85001,206078] (n3633,NULL) Multiple pin connections
EBox: m1-m1 [112119,149205..112161,149247] (n18026,NULL) Multiple pin connections
EBox: m1-m1 [93009,138831..93051,138873] (din_rxc0[26],NULL) Multiple pin connections
EBox: m1-m1 [93009,138942..93051,138994] (din_rxc0[26],NULL) Multiple pin connections
EBox: m1-m1 [151319,136108..151361,136160] (fifo2/n5136,NULL) Multiple pin connections
EBox: m1-m1 [151319,136437..151361,136479] (fifo2/n5136,NULL) Multiple pin connections
EBox: m1-m1 [60529,138033..60571,138075] (n17151,NULL) Multiple pin connections
EBox: m1-m1 [65499,112497..65541,112539] (mask_in[411],NULL) Multiple pin connections
EBox: m1-m1 [65499,112608..65541,112660] (mask_in[411],NULL) Multiple pin connections
EBox: m1-m1 [158669,130574..158711,130626] (fifo2/n5277,NULL) Multiple pin connections
EBox: m1-m1 [158669,130851..158711,130893] (fifo2/n5277,NULL) Multiple pin connections
EBox: m1-m1 [74179,151074..74221,151317] (n17249,NULL) Multiple pin connections
EBox: m1-m1 [74319,150801..74361,150843] (n17249,NULL) Multiple pin connections
EBox: m1-m1 [22799,117285..22841,117327] (mask_in[213],NULL) Multiple pin connections
EBox: m1-m1 [22799,117396..22841,117448] (mask_in[213],NULL) Multiple pin connections
EBox: m1-m1 [34489,122871..34531,122913] (mask_in[332],NULL) Multiple pin connections
EBox: m1-m1 [130319,243369..130361,243411] (fifo2/n5348,NULL) Multiple pin connections
EBox: m1-m1 [130319,243532..130361,243584] (fifo2/n5348,NULL) Multiple pin connections
EBox: m1-m1 [109319,135639..109361,135681] (din_rxc0[57],NULL) Multiple pin connections
EBox: m1-m1 [81109,153669..81151,153762] (din_rxc0[5],NULL) Multiple pin connections
EBox: m1-m1 [81109,153993..81151,154035] (din_rxc0[5],NULL) Multiple pin connections
EBox: m1-m1 [87409,138033..87451,138075] (n17883,NULL) Multiple pin connections
EBox: m1-m1 [68019,155589..68061,155631] (mask_alu[202],NULL) Multiple pin connections
EBox: m1-m1 [68019,156063..68061,156261] (mask_alu[202],NULL) Multiple pin connections
EBox: m1-m1 [93919,45465..93961,45507] (fifo0/data_mem_30__43_,NULL) Multiple pin connections
EBox: m1-m1 [93919,45939..93961,46085] (fifo0/data_mem_30__43_,NULL) Multiple pin connections
EBox: m1-m1 [115969,244167..116011,244209] (fifo2/n5778,NULL) Multiple pin connections
EBox: m1-m1 [115969,244330..116011,244382] (fifo2/n5778,NULL) Multiple pin connections
EBox: m1-m1 [146769,94143..146811,94185] (fifo0/data_mem_12__63_,NULL) Multiple pin connections
EBox: m1-m1 [146769,94617..146811,94717] (fifo0/data_mem_12__63_,NULL) Multiple pin connections
EBox: m1-m1 [109739,98931..109781,98973] (fifo0/data_mem_4__12_,NULL) Multiple pin connections
EBox: m1-m1 [109739,99042..109781,99094] (fifo0/data_mem_4__12_,NULL) Multiple pin connections
EBox: m1-m1 [115899,102123..115941,102165] (fifo0/data_mem_19__9_,NULL) Multiple pin connections
EBox: m1-m1 [115899,102597..115941,102847] (fifo0/data_mem_19__9_,NULL) Multiple pin connections
EBox: m1-m1 [70819,132447..70861,132489] (n3053,NULL) Multiple pin connections
EBox: m1-m1 [113239,78981..113281,79023] (fifo0/data_mem_29__0_,NULL) Multiple pin connections
EBox: m1-m1 [114429,65415..114471,65457] (fifo0/n10600,NULL) Multiple pin connections
EBox: m1-m1 [114219,69405..114261,69447] (fifo0/n7600,NULL) Multiple pin connections
EBox: m1-m1 [114219,69568..114261,69620] (fifo0/n7600,NULL) Multiple pin connections
EBox: m1-m1 [55279,65415..55321,65457] (fifo1/data_mem_510_,NULL) Multiple pin connections
EBox: m1-m1 [55279,65682..55321,65734] (fifo1/data_mem_510_,NULL) Multiple pin connections
EBox: m1-m1 [52129,17535..52171,17577] (fifo1/data_mem_2197_,NULL) Multiple pin connections
EBox: m1-m1 [52129,18009..52171,18103] (fifo1/data_mem_2197_,NULL) Multiple pin connections
EBox: m1-m1 [68299,62223..68341,62265] (fifo1/data_mem_1248_,NULL) Multiple pin connections
EBox: m1-m1 [68299,62697..68341,62797] (fifo1/data_mem_1248_,NULL) Multiple pin connections
EBox: m1-m1 [52479,23919..52521,23961] (fifo1/data_mem_1698_,NULL) Multiple pin connections
EBox: m1-m1 [52479,24030..52521,24082] (fifo1/data_mem_1698_,NULL) Multiple pin connections
EBox: m1-m1 [35189,12747..35231,12789] (fifo1/data_mem_1424_,NULL) Multiple pin connections
EBox: m1-m1 [35189,12910..35231,12962] (fifo1/data_mem_1424_,NULL) Multiple pin connections
EBox: m1-m1 [44779,59031..44821,59073] (fifo1/n1859,NULL) Multiple pin connections
EBox: m1-m1 [44779,59142..44821,59194] (fifo1/n1859,NULL) Multiple pin connections
EBox: m1-m1 [72359,41475..72401,41517] (fifo1/data_mem_1892_,NULL) Multiple pin connections
EBox: m1-m1 [72359,41949..72401,42147] (fifo1/data_mem_1892_,NULL) Multiple pin connections
EBox: m1-m1 [57029,70203..57071,70245] (fifo1/data_mem_2163_,NULL) Multiple pin connections
EBox: m1-m1 [57029,70314..57071,70366] (fifo1/data_mem_2163_,NULL) Multiple pin connections
EBox: m1-m1 [39389,15141..39431,15183] (fifo1/data_mem_2125_,NULL) Multiple pin connections
EBox: m1-m1 [39389,15414..39431,15507] (fifo1/data_mem_2125_,NULL) Multiple pin connections
EBox: m1-m1 [20349,35889..20391,35931] (fifo1/data_mem_1508_,NULL) Multiple pin connections
EBox: m1-m1 [20349,36363..20391,36509] (fifo1/data_mem_1508_,NULL) Multiple pin connections
EBox: m1-m1 [11809,35091..11851,35133] (fifo1/data_mem_2228_,NULL) Multiple pin connections
EBox: m1-m1 [11809,35565..11851,35966] (fifo1/data_mem_2228_,NULL) Multiple pin connections
EBox: m1-m1 [70959,19929..71001,19971] (fifo1/n1776,NULL) Multiple pin connections
EBox: m1-m1 [70959,20144..71001,20196] (fifo1/n1776,NULL) Multiple pin connections
EBox: m1-m1 [22029,69405..22071,69447] (fifo1/n1862,NULL) Multiple pin connections
EBox: m1-m1 [22029,69568..22071,69620] (fifo1/n1862,NULL) Multiple pin connections
EBox: m1-m1 [16779,42273..16821,42315] (fifo1/n1801,NULL) Multiple pin connections
EBox: m1-m1 [16779,42546..16821,42893] (fifo1/n1801,NULL) Multiple pin connections
EBox: m1-m1 [189889,243890..189931,243942] (fifo2/n5946,NULL) Multiple pin connections
EBox: m1-m1 [189889,244167..189931,244209] (fifo2/n5946,NULL) Multiple pin connections
EBox: m1-m1 [158739,214641..158781,214683] (fifo2/n4711,NULL) Multiple pin connections
EBox: m1-m1 [158879,214317..158921,214410] (fifo2/n4711,NULL) Multiple pin connections
EBox: m1-m1 [102599,245763..102641,245805] (fifo2/n4947,NULL) Multiple pin connections
EBox: m1-m1 [102599,245926..102641,245978] (fifo2/n4947,NULL) Multiple pin connections
EBox: m1-m1 [143619,126063..143661,126105] (fifo2/n5070,NULL) Multiple pin connections
EBox: m1-m1 [143619,126226..143661,126278] (fifo2/n5070,NULL) Multiple pin connections
EBox: m1-m1 [150829,206661..150871,206703] (fifo2/data_mem_2042_,NULL) Multiple pin connections
EBox: m1-m1 [150829,206976..150871,207044] (fifo2/data_mem_2042_,NULL) Multiple pin connections
EBox: m1-m1 [116599,212247..116641,212289] (fifo2/data_mem_2085_,NULL) Multiple pin connections
EBox: m1-m1 [116599,212410..116641,212462] (fifo2/data_mem_2085_,NULL) Multiple pin connections
EBox: m1-m1 [144459,146013..144501,146055] (fifo2/data_mem_772_,NULL) Multiple pin connections
EBox: m1-m1 [22589,35363..22631,35931] (fifo1/n2473,NULL) Multiple pin connections
EBox: m1-m1 [22589,36687..22631,36729] (fifo1/n2473,NULL) Multiple pin connections
EBox: m1-m1 [190449,169155..190491,169197] (fifo2/data_mem_1877_,NULL) Multiple pin connections
EBox: m1-m1 [190449,169318..190491,169370] (fifo2/data_mem_1877_,NULL) Multiple pin connections
EBox: m1-m1 [163569,240975..163611,241017] (fifo2/data_mem_2884_,NULL) Multiple pin connections
EBox: m1-m1 [163569,241190..163611,241242] (fifo2/data_mem_2884_,NULL) Multiple pin connections
EBox: m1-m1 [125209,217035..125251,217077] (fifo2/data_mem_3727_,NULL) Multiple pin connections
EBox: m1-m1 [125209,217146..125251,217198] (fifo2/data_mem_3727_,NULL) Multiple pin connections
EBox: m1-m1 [156709,161175..156751,161217] (fifo2/n3402,NULL) Multiple pin connections
EBox: m1-m1 [154749,188984..154791,189036] (fifo2/addr_wr[1],NULL) Multiple pin connections
EBox: m1-m1 [154749,189105..154791,189147] (fifo2/addr_wr[1],NULL) Multiple pin connections
EBox: m1-m1 [166159,185913..166201,185955] (fifo2/data_mem_39_,NULL) Multiple pin connections
EBox: m1-m1 [166159,186186..166201,186429] (fifo2/data_mem_39_,NULL) Multiple pin connections
EBox: m1-m1 [127099,193893..127141,193935] (fifo2/data_mem_1542_,NULL) Multiple pin connections
EBox: m1-m1 [127099,194004..127141,194056] (fifo2/data_mem_1542_,NULL) Multiple pin connections
EBox: m1-m1 [107219,59031..107261,59073] (fifo0/n2215,NULL) Multiple pin connections
EBox: m1-m1 [107219,59552..107261,59604] (fifo0/n2215,NULL) Multiple pin connections
EBox: m1-m1 [144389,222621..144431,222663] (fifo2/data_mem_819_,NULL) Multiple pin connections
EBox: m1-m1 [144389,222940..144431,222992] (fifo2/data_mem_819_,NULL) Multiple pin connections
EBox: m1-m1 [162519,212247..162561,212289] (fifo2/data_mem_2355_,NULL) Multiple pin connections
EBox: m1-m1 [157409,200277..157451,200319] (fifo2/data_mem_445_,NULL) Multiple pin connections
EBox: m1-m1 [157409,200746..157451,200798] (fifo2/data_mem_445_,NULL) Multiple pin connections
EBox: m1-m1 [127379,122871..127421,122913] (fifo2/n3559,NULL) Multiple pin connections
EBox: m1-m1 [156499,161175..156541,161217] (fifo2/n3414,NULL) Multiple pin connections
EBox: m1-m1 [156499,161448..156541,162131] (fifo2/n3414,NULL) Multiple pin connections
EBox: m1-m1 [38339,96260..38381,96312] (n9917,NULL) Multiple pin connections
EBox: m1-m1 [38339,96537..38381,96579] (n9917,NULL) Multiple pin connections
EBox: m1-m1 [130669,23642..130711,23694] (fifo0/n2826,NULL) Multiple pin connections
EBox: m1-m1 [130669,23919..130711,23961] (fifo0/n2826,NULL) Multiple pin connections
EBox: m1-m1 [50589,209853..50631,209895] (mask_alu[764],NULL) Multiple pin connections
EBox: m1-m1 [50589,210126..50631,210219] (mask_alu[764],NULL) Multiple pin connections
EBox: m1-m1 [15169,192297..15211,192339] (check_ecc_alu0/n1907,NULL) Multiple pin connections
EBox: m1-m1 [15169,192460..15211,192512] (check_ecc_alu0/n1907,NULL) Multiple pin connections

end full chip DRC detailed report


Total Wire Length =                    560703 micron
Total Number of Contacts =             523766
Total Number of Wires =                401404
Total Number of PtConns =              7602
Total Number of Routed Wires =       401404
Total Routed Wire Length =           560337 micron
Total Number of Routed Contacts =       523766
        Layer          m0 :       5320 micron
        Layer          m1 :      17021 micron
        Layer          m2 :     132258 micron
        Layer          m3 :     158184 micron
        Layer          m4 :      90903 micron
        Layer          m5 :      37537 micron
        Layer          m6 :      50168 micron
        Layer          m7 :      56604 micron
        Layer          m8 :      12708 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        194
        Via      VIA7F_DA :        225
        Via      VIA7F_DC :       1719
        Via       VIA6A44 :        288
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        323
        Via    VIA6A44_DC :      26408
        Via      VIA5B_DA :        207
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24065
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30321
        Via      VIA4C_DC :        486
        Via         VIA3S :          2
        Via         VIA3O :          3
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        962
        Via   VIA3C_32_DC :      55074
        Via         VIA2A :          9
        Via         VIA2O :         17
        Via      VIA2A_DB :       1574
        Via      VIA2A_DC :     160642
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         93
        Via      VIA2C_DC :       3624
        Via         VIA1A :         54
        Via         VIA1F :       1798
        Via      VIA1F_PG :          1
        Via      VIA1A_DA :       6176
        Via      VIA1A_DB :       1416
        Via      VIA1A_DC :     182815
        Via        VIA0AX :      18292
        Via        VIA0CX :       1115
        Via         VIA0A :       5453
        Via         VIA0B :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.80% (496521 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
        Un-optimized = 100.00% (24879   vias)
    Layer v1         = 99.04% (190407 / 192260  vias)
        Weight 30    = 95.09% (182815  vias)
        Weight 10    =  3.95% (7592    vias)
        Un-optimized =  0.96% (1853    vias)
    Layer v2         = 99.98% (165934 / 165960  vias)
        Weight 30    = 98.98% (164266  vias)
        Weight 10    =  1.01% (1668    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (56037  / 56042   vias)
        Weight 30    = 99.99% (56036   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30965  / 30965   vias)
        Weight 30    = 99.49% (30807   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24381  / 24381   vias)
        Weight 30    = 99.13% (24168   vias)
        Weight 10    =  0.87% (213     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26853  / 27141   vias)
        Weight 30    = 97.30% (26408   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.40% (1719    vias)
        Weight 10    = 10.52% (225     vias)
        Un-optimized =  9.07% (194     vias)
 
  Total double via conversion rate    =  0.00% (0 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
    Layer v1         =  0.00% (0      / 192260  vias)
    Layer v2         =  0.00% (0      / 165960  vias)
    Layer v3         =  0.00% (0      / 56042   vias)
    Layer v4         =  0.00% (0      / 30965   vias)
    Layer v5         =  0.00% (0      / 24381   vias)
    Layer v6         =  0.00% (0      / 27141   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 94.80% (496521 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
        Un-optimized = 100.00% (24879   vias)
    Layer v1         = 99.04% (190407 / 192260  vias)
        Weight 30    = 95.09% (182815  vias)
        Weight 10    =  3.95% (7592    vias)
        Un-optimized =  0.96% (1853    vias)
    Layer v2         = 99.98% (165934 / 165960  vias)
        Weight 30    = 98.98% (164266  vias)
        Weight 10    =  1.01% (1668    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (56037  / 56042   vias)
        Weight 30    = 99.99% (56036   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30965  / 30965   vias)
        Weight 30    = 99.49% (30807   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24381  / 24381   vias)
        Weight 30    = 99.13% (24168   vias)
        Weight 10    =  0.87% (213     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26853  / 27141   vias)
        Weight 30    = 97.30% (26408   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.40% (1719    vias)
        Weight 10    = 10.52% (225     vias)
        Un-optimized =  9.07% (194     vias)
 


Verify Summary:

Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 163
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked



****************************************
Report : physical_signoff_options
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 06:02:21 2015
****************************************

Current physical signoff options
--------------------------------
        exec_cmd = icv
        drc_runset = /p/fdk/fdk73/builds/pdk733_r1.7/runsets/adr/adr.rs
        fill_runset = 
        mapfile = /nfs/ch/disks/ch_ciaf_disk032/fdk73/shelf/repo/apr/icc/dot3/1.6/4//1273Milkyway2GdsLayerMap
        fill_removal_runset_include_file = 
        dp_hosts = 
        num_cpus = 1
Information: Saved design named fdkex. (UIG-5)
#INFO-MSG==>  Running initial ADR ICV job to identify initial errors
Information: Generating new incremental data for CEL view.

 Make sure consistency between disk database and routed database
 because signoff_drc processes directly on disk database.

Information: Create error cell fdkex_sdrc.err ...  (RT-047)
Warning: Using user-defined ICV command line option '-I . -I /nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/adr_work/adr_control/ -I /p/fdk/fdk73/builds/pdk733_r1.7/runsets/adr/ -I /p/fdk/fdk73/builds/pdk733_r1.7/fill/icv/uin/d04/ -g /tmp/spalutla_adr_51074'.   (RT-115)

Start to run ICV ...
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
......................................
ICV is done!
Overall engine Time=0:02:40 Highest command Mem=311.425 


-------------------------------------------------------------------------------
Total                                     758 errors
Preroute                                    0 errors

Summary of Total Errors
Rule: M1 All Violations                   379 errors
Rule: M1 Shorts                           379 errors

Summary of Preroute Errors

-------------------------------------------------------------------------------

See /nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/adr_work/signoff_drc_initial/icv_sdrc.conclude for detailed error report.

Signoff DRC is finished.
#INFO-MSG==>  ADR Initial DRC Runtime(hh:mm:ss) 00:02:53 
#INFO-MSG==>  Running ADR loops (signoff_autofix_drc) for fixing errors identified in the ICV ADR job
Generate_Route_Guidance(R) , SUSE.64 Release J-2014.06.SP2.HF1.4004 2014/08/11

  (C) Copyright 2009-2014.
  Synopsys, Inc.  All rights reserved.


Input PYDB Path ............... /nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/adr_work/signoff_drc_initial/run_details/pydb
Input PYDB Name ............... PYDB_fdkex
Output Route Guidance File .... Route_guidance_input1
Mapping File .................. /p/fdk/fdk73/builds/pdk733_r1.7/runsets/adr/adr.cfg
Limit to Cell ................. fdkex
Unselect Violation Comments ... "M*.DN.*:*","VIA*.DN.*:*","USER_GUIDE*:*","CSR*:*","DM*:*","Rule*DEN*:*"
Maximum Area (sq micron) ...... 1
Maximum Errors/Command ........ 9000


IC Validator was run with error categorization enabled.
Processing 379 of 379 errors for violation: M1 All Violations
  0 errors written
  379 errors ignored; did not match -net_types or -route_types list
Total of 0 error(s) targeted for Auto-Fix.
Route Guidance Generation Successful.
Generate_Route_Guidance is done.
No more targeted error found.
Signoff DRC Auto Fixing has completed in 0 repair loops.
Information: RC extraction has been freed. (PSYN-503)
#INFO-MSG==>  ADR Fixing Loop Runtime(hh:mm:ss) 00:00:06 
Information: Saved design named fdkex. (UIG-5)
#INFO-MSG==>  Running ICV ADR check after the ADR fixing loops
Information: Found incremental data for CEL view.
Information: Generating new incremental data for CEL view.

 Make sure consistency between disk database and routed database
 because signoff_drc processes directly on disk database.

Warning: Using user-defined ICV command line option '-I . -I /nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/adr_work/adr_control/ -I /p/fdk/fdk73/builds/pdk733_r1.7/runsets/adr/ -I /p/fdk/fdk73/builds/pdk733_r1.7/fill/icv/uin/d04/ -g /tmp/spalutla_adr_51074'.   (RT-115)

Start to run ICV ...
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
..............................................................................
......................................
ICV is done!
Overall engine Time=0:02:18 Highest command Mem=311.425 


-------------------------------------------------------------------------------
Total                                     758 errors
Preroute                                    0 errors

Summary of Total Errors
Rule: M1 All Violations                   379 errors
Rule: M1 Shorts                           379 errors

Summary of Preroute Errors

-------------------------------------------------------------------------------

See /nfs/ch/disks/icf_fdk_regression001/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/runs/d04/fdkex_SCAN/apr/adr_work/signoff_drc_final/icv_sdrc.conclude for detailed error report.

Signoff DRC is finished.
#INFO-MSG==>  ADR End DRC Runtime(hh:mm:ss) 00:02:30 
#INFO-MSG==>  Running verify_zrt_route after the ADR fixing loops were completed
Found antenna rule mode 1, diode mode 15:
        metal ratio 1400, cut ratio 0,metal gate diffusion length based ratio -1 cut gate length based ratio -1 metal pratio 0, cut pratio 475, metal gate diffusion length based pratio -1, cut gate diffusion length based pratio -1  metal nratio 0, cut nratio 475, metal nratio 35, cut nratio -1
        layer m0: max ratio 1400 max pratio 850 max nratio 2850 layer m0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m1: max ratio 1400 max pratio 850 max nratio 2850 layer m1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m2: max ratio 1400 max pratio 850 max nratio 2850 layer m2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m3: max ratio 1400 max pratio 850 max nratio 2850 layer m3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m4: max ratio 1400 max pratio 850 max nratio 2850 layer m4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m5: max ratio 1400 max pratio 850 max nratio 2850 layer m5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m6: max ratio 1400 max pratio 850 max nratio 2850 layer m6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m7: max ratio 1400 max pratio 850 max nratio 2850 layer m7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m8: max ratio 1400 max pratio 850 max nratio 2850 layer m8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer m9: max ratio 560 max pratio 850 max nratio 2850  layer m9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer tm1: max ratio 560 max pratio 850 max nratio 2850 layer tm1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer c4: max ratio 560 max pratio 850 max nratio 2850  layer c4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 35, diode ratio {0 1 1 0 0}
        layer v0: max ratio 0 max pratio 45 max nratio 45       layer v0: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v1: max ratio 0 max pratio 180 max nratio 180     layer v1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v2: max ratio 0 max pratio 180 max nratio 180     layer v2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v3: max ratio 0 max pratio 180 max nratio 180     layer v3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v4: max ratio 0 max pratio 210 max nratio 210     layer v4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v5: max ratio 0 max pratio 275 max nratio 275     layer v5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v6: max ratio 0 max pratio 275 max nratio 275     layer v6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v7: max ratio 0 max pratio 475 max nratio 475     layer v7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v8: max ratio 0 max pratio 475 max nratio 475     layer v8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer v9: max ratio 0 max pratio 35 max nratio 35       layer v9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
        layer tv1: max ratio 0 max pratio 35 max nratio 35      layer tv1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0 1 1 0 0}
Cell Min-Routing-Layer = m0
Cell Max-Routing-Layer = m8
Information: Multiple default contact VIA2A_32 found for layer v2. (ZRT-021)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA5B' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm6' layer. (RT-066)
Warning: The 'VIA6A44' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
Warning: The 'VIA7F' via enclosure width is less than NDR width constraint of 'm7' layer. (RT-066)
track auto-fill added 2 tracks on m0
track auto-fill added 1 tracks on m1
track auto-fill added 0 tracks on m2
track auto-fill added 0 tracks on m3
track auto-fill added 0 tracks on m4
track auto-fill added 0 tracks on m5
track auto-fill added 1 tracks on m6
track auto-fill added 1 tracks on m7
track auto-fill added 203 tracks on m8
track auto-fill added 2 tracks on m9
track auto-fill added 2 tracks on tm1
track auto-fill added 2 tracks on c4
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Contact VIA3B's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3GX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5V's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5W's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7E's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4JX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4F_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2J's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4RX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3D's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_TIE's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6CX's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7C_A's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0CX_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0A_XN's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA0BW's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1V_XN's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4O_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_32's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_38's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2G_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA2GY's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3B_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_30's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_40's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_68's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA3S_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4A_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4B_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_30's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA4C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HJ's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5MP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5C_36's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_46's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_56's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_60's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_66's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_74's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_76's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5CP_84's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_44's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_90's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6C_108's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA5O's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6F_60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA6A60's lower layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA7A_168's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HL's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HA's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1HK's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
Warning: Contact VIA1S's upper layer enclosure does not satisfy legal width requirement. (ZRT-083)
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v5:
  VIA5FA
  VIA5B
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v6:
  VIA6E_108
  VIA6A44
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v7:
  VIA7F_168
  VIA7F
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_wideW_m6_m7_noSh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_Sh layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh_Lth layer tv1:
  TV1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v0:
  VIA0AX
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v1:
  VIA1A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v2:
  VIA2A
  VIA2A_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v3:
  VIA3C_32_DA
  VIA3C_32_DC
  VIA3C_32
  VIA3C_32_DB
  VIA3C_32
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v4:
  VIA4A_32_DA
  VIA4A_32_DC
  VIA4A_32
  VIA4A_32_DB
  VIA4A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v5:
  VIA5B_DA
  VIA5B_DC
  VIA5B
  VIA5B_DB
  VIA5B
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v6:
  VIA6A44_DA
  VIA6A44_DC
  VIA6A44
  VIA6A44_DB
  VIA6A44
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v7:
  VIA7F_DA
  VIA7F_DC
  VIA7F
  VIA7F_DB
  VIA7F
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v8:
  VIA8A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer v9:
  VIA9A
auto selected default vias for NDR rule ndr_defaultW_3T_noSh layer tv1:
  TV1A
Wire on layer (m6) needs more than one tracks
Via on layer (v5) needs more than one tracks
Via on layer (v6) needs more than one tracks
Warning: Layer m6 pitch 0.080 may be too small: wire/via-down 0.084, wire/via-up 0.084. (ZRT-026)
Wire on layer (m8) needs more than one tracks
Via on layer (v7) needs more than one tracks
Via on layer (v8) needs more than one tracks
Warning: Layer m8 pitch 0.252 may be too small: wire/via-down 0.266, wire/via-up 0.546. (ZRT-026)
Via on layer (v9) needs more than one tracks
Warning: Layer m9 pitch 1.080 may be too small: wire/via-down 1.080, wire/via-up 1.350. (ZRT-026)
Via on layer (tv1) needs more than one tracks
Warning: Layer tm1 pitch 16.000 may be too small: wire/via-down 12.175, wire/via-up 26.250. (ZRT-026)
Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
soft rule shld_1 is redundant
soft rule shld_3 is redundant
[DBIn Done] Elapsed real time: 0:00:17 
[DBIn Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:09 total=0:00:10
[DBIn Done] Stage (MB): Used  266  Alloctr  269  Proc    1 
[DBIn Done] Total (MB): Used  331  Alloctr  340  Proc 6629 


Start checking for open nets ... 

Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 59427 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used  325  Alloctr  336  Proc 6629 
Printing options for 'set_route_zrt_common_options'
-allow_pg_as_shield                                     :        true                
-child_process_net_threshold                            :        -1                  
-concurrent_redundant_via_effort_level                  :        low                 
-concurrent_redundant_via_mode                          :        off                 
-connect_floating_shapes                                :        false               
-connect_tie_off                                        :        true                
-connect_within_pins_by_layer_name                      :        {}                  
-default                                                :        true                
-eco_route_concurrent_redundant_via_effort_level        :        low                 
-eco_route_concurrent_redundant_via_mode                :        off                 
-enforce_voltage_areas                                  :        relaxed             
-extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:        {}                  
-extra_preferred_direction_wire_cost_multiplier_by_layer_name:   {}                  
-extra_via_cost_multiplier_by_layer_name                :        {}                  
-extra_via_off_grid_cost_multiplier_by_layer_name       :        {}                  
-rc_driven_setup_effort_level                           :        medium              
-forbid_new_metal_by_layer_name                         :        {}                  
-freeze_layer_by_layer_name                             :        {}                  
-freeze_via_to_frozen_layer_by_layer_name               :        {}                  
-ignore_var_spacing_to_blockage                         :        false               
-ignore_var_spacing_to_pg                               :        true                
-ignore_var_spacing_to_shield                           :        true                
-mark_clock_nets_minor_change                           :        true                
-net_max_layer_mode                                     :        hard                
-net_max_layer_mode_soft_cost                           :        medium              
-global_max_layer_mode                                  :        hard                
-net_min_layer_mode                                     :        soft                
-net_min_layer_mode_soft_cost                           :        medium              
-global_min_layer_mode                                  :        allow_pin_connection
-min_edge_offset_for_macro_pin_connection_by_layer_name :        {}                  
-number_of_vias_over_net_max_layer                      :        1                   
-number_of_vias_over_global_max_layer                   :        1                   
-number_of_vias_under_net_min_layer                     :        1                   
-number_of_vias_under_global_min_layer                  :        1                   
-pg_shield_distance_threshold                           :        0.000000            
-plan_group_aware                                       :        off                 
-post_detail_route_fix_soft_violations                  :        false               
-post_eco_route_fix_soft_violations                     :        false               
-post_group_route_fix_soft_violations                   :        false               
-post_incremental_detail_route_fix_soft_violations      :        false               
-post_detail_route_redundant_via_insertion              :        medium              
-read_user_metal_blockage_layer                         :        true                
-report_local_double_pattern_odd_cycles                 :        false               
-reroute_clock_shapes                                   :        false               
-reroute_user_shapes                                    :        false               
-reshield_modified_nets                                 :        reshield            
-rotate_default_vias                                    :        false               
-routing_rule_effort_level                              :        {}                  
-route_soft_rule_effort_level                           :        medium              
-route_top_boundary_mode                                :        stay_inside         
-number_of_secondary_pg_pin_connections                 :        0                   
-clock_topology                                         :        normal              
-comb_distance                                          :        2                   
-shielding_nets                                         :        {}                  
-soft_rule_weight_to_effort_level_map                   :        {}                  
-single_connection_to_pins                              :        all_pins            
-standard_cell_blockage_as_thin                         :        false               
-tie_off_mode                                           :        all                 
-track_auto_fill                                        :        true                
-verbose_level                                          :        1                   
-via_array_mode                                         :        all                 
-voltage_area_weight                                    :        {}                  
-via_on_grid_by_layer_name                              :        {}                  
-wire_on_grid_by_layer_name                             :        {}                  
-wide_macro_pin_as_fat_wire                             :        false               
-separate_tie_off_from_secondary_pg                     :        false               

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-antenna_fixing_preference                              :        hop_layers          
-antenna_on_iteration                                   :        1                   
-antenna_verbose_level                                  :        1                   
-check_antenna_on_pg                                    :        false               
-check_patchable_drc_from_fixed_shapes                  :        false               
-check_pin_min_area_min_length                          :        true                
-check_port_min_area_min_length                         :        true                
-continue_after_large_design_rule_value_error           :        false               
-default_diode_protection                               :        0.000000            
-default_gate_size                                      :        0.000000            
-default_port_external_gate_size                        :        0.000000            
-default_port_external_antenna_area                     :        0.000000            
-default                                                :        true                
-detail_route_special_design_rule_fixing_stage          :        late_routing        
-diagonal_min_width                                     :        true                
-diode_insertion_mode                                   :        new_and_spare       
-diode_libcell_names                                    :        {}                  
-diode_preference                                       :        none                
-drc_convergence_effort_level                           :        medium              
-eco_route_use_soft_spacing_for_timing_optimization     :        true                
-eco_route_special_design_rule_fixing_stage             :        late_routing        
-elapsed_time_limit                                     :        -1                  
-force_max_number_iterations                            :        false               
-generate_extra_off_grid_pin_tracks                     :        false               
-generate_off_grid_feed_through_tracks                  :        low                 
-group_route_special_design_rule_fixing_stage           :        late_routing        
-hop_layers_to_fix_antenna                              :        true                
-incremental_detail_route_special_design_rule_fixing_stage:      late_routing        
-ignore_drc                                             :        {{same_net_metal_space false} }
-insert_diodes_during_routing                           :        false               
-macro_pin_antenna_mode                                 :        normal              
-max_antenna_pin_count                                  :        -1                  
-merge_gates_for_antenna                                :        true                
-optimize_wire_via_effort_level                         :        medium              
-optimize_tie_off_effort_level                          :        low                 
-pin_taper_mode                                         :        default_width       
-port_antenna_mode                                      :        float               
-post_process_special_design_rule_fixing_stage          :        late_routing        
-repair_shorts_over_macros_effort_level                 :        off                 
-report_ignore_drc                                      :        {}                  
-reuse_filler_locations_for_diodes                      :        true                
-save_after_iterations                                  :        {}                  
-save_cell_prefix                                       :        DR                  
-skip_antenna_fixing_for_nets                           :        {}                  
-timing_driven                                          :        true                
-top_layer_antenna_fix_threshold                        :        -1                  
-use_default_width_for_min_area_min_len_stub            :        false               
-use_lower_hierarchy_for_port_diodes                    :        false               
-use_wide_wire_to_input_pin                             :        false               
-use_wide_wire_to_macro_pin                             :        false               
-use_wide_wire_to_output_pin                            :        false               
-use_wide_wire_to_pad_pin                               :        same_as_macro_pin   
-use_wide_wire_to_port                                  :        same_as_macro_pin   
-user_defined_partition                                 :        {}                  
-var_spacing_to_same_net                                :        false               

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 15
      Metal lay (m0)0; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v0)1; maxRatio 2147483647.000 maxPRatio 45.000 maxNRatio 45.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m1)1; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v1)2; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m2)2; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v2)3; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m3)3; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v3)4; maxRatio 2147483647.000 maxPRatio 180.000 maxNRatio 180.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m4)4; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v4)5; maxRatio 2147483647.000 maxPRatio 210.000 maxNRatio 210.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m5)5; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v5)6; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m6)6; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v6)7; maxRatio 2147483647.000 maxPRatio 275.000 maxNRatio 275.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m7)7; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v7)8; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m8)8; maxRatio 1400.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v8)9; maxRatio 2147483647.000 maxPRatio 475.000 maxNRatio 475.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (m9)9; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (v9)10; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (tm1)10; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
      Cut lay (tv1)11; maxRatio 2147483647.000 maxPRatio 35.000 maxNRatio 35.000; vector (0.000 1.000 1.000 0.000 0.000)
      Metal lay (c4)11; maxRatio 560.000 maxPRatio 850.000 maxNRatio 2850.000; vector (0.000 1.000 1.000 0.000 0.000)
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net din1[11]. The pin din1[11] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[49]. The pin din1[49] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[46]. The pin din1[46] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[58]. The pin din0[58] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[52]. The pin din1[52] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[14]. The pin din0[14] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[1]. The pin din0[1] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[32]. The pin din0[32] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[51]. The pin din0[51] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[50]. The pin din0[50] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[42]. The pin din0[42] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[6]. The pin din0[6] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[24]. The pin din0[24] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[26]. The pin din1[26] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[33]. The pin din1[33] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[42]. The pin din1[42] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[41]. The pin din0[41] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[52]. The pin din0[52] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[24]. The pin din1[24] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[48]. The pin din1[48] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[16]. The pin din0[16] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[47]. The pin din1[47] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[21]. The pin din1[21] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[21]. The pin din0[21] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[62]. The pin din0[62] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[27]. The pin din1[27] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[11]. The pin din0[11] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[25]. The pin din0[25] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[15]. The pin din0[15] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[22]. The pin din1[22] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[29]. The pin din1[29] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[7]. The pin din1[7] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[29]. The pin din0[29] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[26]. The pin din0[26] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[61]. The pin din0[61] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[1]. The pin din1[1] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si2. The pin test_si2 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[61]. The pin din1[61] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[62]. The pin din1[62] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[63]. The pin din1[63] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[60]. The pin din1[60] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[56]. The pin din0[56] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[9]. The pin din0[9] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[3]. The pin din0[3] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[33]. The pin din0[33] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[60]. The pin din0[60] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[45]. The pin din1[45] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[2]. The pin din0[2] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[39]. The pin din0[39] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[46]. The pin din0[46] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[2]. The pin din1[2] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[5]. The pin din0[5] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[58]. The pin din1[58] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[25]. The pin din1[25] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[48]. The pin din0[48] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[63]. The pin din0[63] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si15. The pin test_si15 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[55]. The pin din1[55] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[59]. The pin din1[59] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si1. The pin test_si1 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si16. The pin test_si16 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[56]. The pin din1[56] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[0]. The pin din0[0] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[59]. The pin din0[59] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[0]. The pin din1[0] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[32]. The pin din1[32] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net en_wr0. The pin en_wr0 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_tm. The pin test_tm on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[16]. The pin din1[16] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[39]. The pin din1[39] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[18]. The pin din0[18] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net en_rd0. The pin en_rd0 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[50]. The pin din1[50] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[36]. The pin din0[36] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[12]. The pin din0[12] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[22]. The pin din0[22] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[47]. The pin din0[47] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[27]. The pin din0[27] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[55]. The pin din0[55] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[13]. The pin din1[13] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[37]. The pin din0[37] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[53]. The pin din0[53] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[13]. The pin din0[13] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net sel_op[1]. The pin sel_op[1] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[35]. The pin din1[35] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[31]. The pin din1[31] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[30]. The pin din0[30] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[54]. The pin din0[54] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net en_init. The pin en_init on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si19. The pin test_si19 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si18. The pin test_si18 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net test_si17. The pin test_si17 on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net sel_op[2]. The pin sel_op[2] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[4]. The pin din0[4] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[51]. The pin din1[51] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[43]. The pin din1[43] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[44]. The pin din0[44] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[9]. The pin din1[9] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din0[28]. The pin din0[28] on cell fdkex does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net din1[3]. The pin din1[3] on cell fdkex does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 161 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 4 threads for routing. (ZRT-444)
Checked 1/361 Partitions, Violations =  0
Checked 14/361 Partitions, Violations = 0
Checked 35/361 Partitions, Violations = 10
Checked 49/361 Partitions, Violations = 18
Checked 56/361 Partitions, Violations = 22
Checked 73/361 Partitions, Violations = 34
Checked 89/361 Partitions, Violations = 42
Checked 98/361 Partitions, Violations = 58
Checked 112/361 Partitions, Violations =        64
Checked 129/361 Partitions, Violations =        68
Checked 140/361 Partitions, Violations =        76
Checked 154/361 Partitions, Violations =        84
Checked 168/361 Partitions, Violations =        90
Checked 187/361 Partitions, Violations =        108
Checked 196/361 Partitions, Violations =        116
Checked 210/361 Partitions, Violations =        128
Checked 224/361 Partitions, Violations =        130
Checked 238/361 Partitions, Violations =        142
Checked 252/361 Partitions, Violations =        142
Checked 266/361 Partitions, Violations =        154
Checked 281/361 Partitions, Violations =        156
Checked 303/361 Partitions, Violations =        158
Checked 318/361 Partitions, Violations =        160
Checked 322/361 Partitions, Violations =        161
Checked 345/361 Partitions, Violations =        163
Checked 353/361 Partitions, Violations =        163
[DRC CHECK] Elapsed real time: 0:00:22 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:57 total=0:00:57
[DRC CHECK] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DRC CHECK] Total (MB): Used  363  Alloctr  372  Proc 6629 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used  363  Alloctr  372  Proc 6629 
Information: Merged away 4 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      163
        Same net via-cut spacing : 1
        Multiple pin connections : 162



begin full chip DRC detailed report

EBox: v0-v0 [158935,249635..159075,249837] (fifo2/n13891,NULL) Same net via-cut spacing
EBox: m0-m0 [49665,38500..49735,38528] (fifo1/n5,NULL) Multiple pin connections
EBox: m0-m0 [56175,60424..56245,60452] (fifo1/n5,NULL) Multiple pin connections
EBox: m0-m0 [99435,146608..99505,146636] (n677,NULL) Multiple pin connections
EBox: m0-m0 [112155,149478..112294,149506] (n18026,NULL) Multiple pin connections
EBox: m0-m0 [60635,137830..60914,137858] (n17151,NULL) Multiple pin connections
EBox: m0-m0 [34525,123032..34874,123060] (mask_in[332],NULL) Multiple pin connections
EBox: m0-m0 [109165,135436..109235,135464] (din_rxc0[57],NULL) Multiple pin connections
EBox: m0-m0 [87276,138250..87415,138278] (n17883,NULL) Multiple pin connections
EBox: m0-m0 [70665,132664..70735,132692] (n3053,NULL) Multiple pin connections
EBox: m0-m0 [113275,79142..113414,79170] (fifo0/data_mem_29__0_,NULL) Multiple pin connections
EBox: m0-m0 [114485,65632..114555,65660] (fifo0/n10600,NULL) Multiple pin connections
EBox: m0-m0 [144515,146286..144585,146314] (fifo2/data_mem_772_,NULL) Multiple pin connections
EBox: m0-m0 [156745,161392..156884,161420] (fifo2/n3402,NULL) Multiple pin connections
EBox: m0-m0 [162316,212464..162525,212492] (fifo2/data_mem_2355_,NULL) Multiple pin connections
EBox: m0-m0 [127415,123088..127554,123116] (fifo2/n3559,NULL) Multiple pin connections
EBox: m1-m1 [71169,19929..71211,19971] (fifo1/n3,NULL) Multiple pin connections
EBox: m1-m1 [71169,20144..71211,20196] (fifo1/n3,NULL) Multiple pin connections
EBox: m1-m1 [49609,38283..49651,38325] (fifo1/n5,NULL) Multiple pin connections
EBox: m1-m1 [56119,60627..56161,60669] (fifo1/n5,NULL) Multiple pin connections
EBox: m1-m1 [90699,72597..90741,72639] (fifo0/n7265,NULL) Multiple pin connections
EBox: m1-m1 [90699,72760..90741,72812] (fifo0/n7265,NULL) Multiple pin connections
EBox: m1-m1 [98609,148407..98651,148449] (n10724,NULL) Multiple pin connections
EBox: m1-m1 [98609,148622..98651,148674] (n10724,NULL) Multiple pin connections
EBox: m1-m1 [71169,92547..71211,92589] (n10324,NULL) Multiple pin connections
EBox: m1-m1 [71169,92814..71211,92866] (n10324,NULL) Multiple pin connections
EBox: m1-m1 [86779,49334..86821,49386] (fifo0/n5104,NULL) Multiple pin connections
EBox: m1-m1 [86779,49455..86821,49497] (fifo0/n5104,NULL) Multiple pin connections
EBox: m1-m1 [95739,51849..95781,51891] (fifo0/n4728,NULL) Multiple pin connections
EBox: m1-m1 [95739,51960..95781,52012] (fifo0/n4728,NULL) Multiple pin connections
EBox: m1-m1 [75019,42273..75061,42315] (fifo1/n6104,NULL) Multiple pin connections
EBox: m1-m1 [75019,42546..75061,42789] (fifo1/n6104,NULL) Multiple pin connections
EBox: m1-m1 [51849,169953..51891,169995] (n7735,NULL) Multiple pin connections
EBox: m1-m1 [51849,170064..51891,170116] (n7735,NULL) Multiple pin connections
EBox: m1-m1 [71379,80577..71421,80619] (n7609,NULL) Multiple pin connections
EBox: m1-m1 [71379,80844..71421,80896] (n7609,NULL) Multiple pin connections
EBox: m1-m1 [56119,229526..56161,229578] (n3154,NULL) Multiple pin connections
EBox: m1-m1 [56119,229803..56161,229845] (n3154,NULL) Multiple pin connections
EBox: m1-m1 [83139,147609..83181,147651] (n1237,NULL) Multiple pin connections
EBox: m1-m1 [83139,147824..83181,147876] (n1237,NULL) Multiple pin connections
EBox: m1-m1 [98679,155589..98721,155631] (n1241,NULL) Multiple pin connections
EBox: m1-m1 [98679,155700..98721,155752] (n1241,NULL) Multiple pin connections
EBox: m1-m1 [58919,137235..58961,137277] (n3259,NULL) Multiple pin connections
EBox: m1-m1 [58919,137508..58961,137751] (n3259,NULL) Multiple pin connections
EBox: m1-m1 [99519,146811..99561,146853] (n677,NULL) Multiple pin connections
EBox: m1-m1 [92729,138831..92771,138873] (n687,NULL) Multiple pin connections
EBox: m1-m1 [92729,139098..92771,139150] (n687,NULL) Multiple pin connections
EBox: m1-m1 [99799,146534..99841,146586] (din_rxc0[35],NULL) Multiple pin connections
EBox: m1-m1 [99799,146811..99841,146853] (din_rxc0[35],NULL) Multiple pin connections
EBox: m1-m1 [84959,205863..85001,205905] (n3633,NULL) Multiple pin connections
EBox: m1-m1 [84959,206026..85001,206078] (n3633,NULL) Multiple pin connections
EBox: m1-m1 [112119,149205..112161,149247] (n18026,NULL) Multiple pin connections
EBox: m1-m1 [93009,138831..93051,138873] (din_rxc0[26],NULL) Multiple pin connections
EBox: m1-m1 [93009,138942..93051,138994] (din_rxc0[26],NULL) Multiple pin connections
EBox: m1-m1 [151319,136108..151361,136160] (fifo2/n5136,NULL) Multiple pin connections
EBox: m1-m1 [151319,136437..151361,136479] (fifo2/n5136,NULL) Multiple pin connections
EBox: m1-m1 [60529,138033..60571,138075] (n17151,NULL) Multiple pin connections
EBox: m1-m1 [65499,112497..65541,112539] (mask_in[411],NULL) Multiple pin connections
EBox: m1-m1 [65499,112608..65541,112660] (mask_in[411],NULL) Multiple pin connections
EBox: m1-m1 [158669,130574..158711,130626] (fifo2/n5277,NULL) Multiple pin connections
EBox: m1-m1 [158669,130851..158711,130893] (fifo2/n5277,NULL) Multiple pin connections
EBox: m1-m1 [74179,151074..74221,151317] (n17249,NULL) Multiple pin connections
EBox: m1-m1 [74319,150801..74361,150843] (n17249,NULL) Multiple pin connections
EBox: m1-m1 [22799,117285..22841,117327] (mask_in[213],NULL) Multiple pin connections
EBox: m1-m1 [22799,117396..22841,117448] (mask_in[213],NULL) Multiple pin connections
EBox: m1-m1 [34489,122871..34531,122913] (mask_in[332],NULL) Multiple pin connections
EBox: m1-m1 [130319,243369..130361,243411] (fifo2/n5348,NULL) Multiple pin connections
EBox: m1-m1 [130319,243532..130361,243584] (fifo2/n5348,NULL) Multiple pin connections
EBox: m1-m1 [109319,135639..109361,135681] (din_rxc0[57],NULL) Multiple pin connections
EBox: m1-m1 [81109,153669..81151,153762] (din_rxc0[5],NULL) Multiple pin connections
EBox: m1-m1 [81109,153993..81151,154035] (din_rxc0[5],NULL) Multiple pin connections
EBox: m1-m1 [87409,138033..87451,138075] (n17883,NULL) Multiple pin connections
EBox: m1-m1 [68019,155589..68061,155631] (mask_alu[202],NULL) Multiple pin connections
EBox: m1-m1 [68019,156063..68061,156261] (mask_alu[202],NULL) Multiple pin connections
EBox: m1-m1 [93919,45465..93961,45507] (fifo0/data_mem_30__43_,NULL) Multiple pin connections
EBox: m1-m1 [93919,45939..93961,46085] (fifo0/data_mem_30__43_,NULL) Multiple pin connections
EBox: m1-m1 [115969,244167..116011,244209] (fifo2/n5778,NULL) Multiple pin connections
EBox: m1-m1 [115969,244330..116011,244382] (fifo2/n5778,NULL) Multiple pin connections
EBox: m1-m1 [146769,94143..146811,94185] (fifo0/data_mem_12__63_,NULL) Multiple pin connections
EBox: m1-m1 [146769,94617..146811,94717] (fifo0/data_mem_12__63_,NULL) Multiple pin connections
EBox: m1-m1 [109739,98931..109781,98973] (fifo0/data_mem_4__12_,NULL) Multiple pin connections
EBox: m1-m1 [109739,99042..109781,99094] (fifo0/data_mem_4__12_,NULL) Multiple pin connections
EBox: m1-m1 [115899,102123..115941,102165] (fifo0/data_mem_19__9_,NULL) Multiple pin connections
EBox: m1-m1 [115899,102597..115941,102847] (fifo0/data_mem_19__9_,NULL) Multiple pin connections
EBox: m1-m1 [70819,132447..70861,132489] (n3053,NULL) Multiple pin connections
EBox: m1-m1 [113239,78981..113281,79023] (fifo0/data_mem_29__0_,NULL) Multiple pin connections
EBox: m1-m1 [114429,65415..114471,65457] (fifo0/n10600,NULL) Multiple pin connections
EBox: m1-m1 [114219,69405..114261,69447] (fifo0/n7600,NULL) Multiple pin connections
EBox: m1-m1 [114219,69568..114261,69620] (fifo0/n7600,NULL) Multiple pin connections
EBox: m1-m1 [55279,65415..55321,65457] (fifo1/data_mem_510_,NULL) Multiple pin connections
EBox: m1-m1 [55279,65682..55321,65734] (fifo1/data_mem_510_,NULL) Multiple pin connections
EBox: m1-m1 [52129,17535..52171,17577] (fifo1/data_mem_2197_,NULL) Multiple pin connections
EBox: m1-m1 [52129,18009..52171,18103] (fifo1/data_mem_2197_,NULL) Multiple pin connections
EBox: m1-m1 [68299,62223..68341,62265] (fifo1/data_mem_1248_,NULL) Multiple pin connections
EBox: m1-m1 [68299,62697..68341,62797] (fifo1/data_mem_1248_,NULL) Multiple pin connections
EBox: m1-m1 [52479,23919..52521,23961] (fifo1/data_mem_1698_,NULL) Multiple pin connections
EBox: m1-m1 [52479,24030..52521,24082] (fifo1/data_mem_1698_,NULL) Multiple pin connections
EBox: m1-m1 [35189,12747..35231,12789] (fifo1/data_mem_1424_,NULL) Multiple pin connections
EBox: m1-m1 [35189,12910..35231,12962] (fifo1/data_mem_1424_,NULL) Multiple pin connections
EBox: m1-m1 [44779,59031..44821,59073] (fifo1/n1859,NULL) Multiple pin connections
EBox: m1-m1 [44779,59142..44821,59194] (fifo1/n1859,NULL) Multiple pin connections
EBox: m1-m1 [72359,41475..72401,41517] (fifo1/data_mem_1892_,NULL) Multiple pin connections
EBox: m1-m1 [72359,41949..72401,42147] (fifo1/data_mem_1892_,NULL) Multiple pin connections
EBox: m1-m1 [57029,70203..57071,70245] (fifo1/data_mem_2163_,NULL) Multiple pin connections
EBox: m1-m1 [57029,70314..57071,70366] (fifo1/data_mem_2163_,NULL) Multiple pin connections
EBox: m1-m1 [39389,15141..39431,15183] (fifo1/data_mem_2125_,NULL) Multiple pin connections
EBox: m1-m1 [39389,15414..39431,15507] (fifo1/data_mem_2125_,NULL) Multiple pin connections
EBox: m1-m1 [20349,35889..20391,35931] (fifo1/data_mem_1508_,NULL) Multiple pin connections
EBox: m1-m1 [20349,36363..20391,36509] (fifo1/data_mem_1508_,NULL) Multiple pin connections
EBox: m1-m1 [11809,35091..11851,35133] (fifo1/data_mem_2228_,NULL) Multiple pin connections
EBox: m1-m1 [11809,35565..11851,35966] (fifo1/data_mem_2228_,NULL) Multiple pin connections
EBox: m1-m1 [70959,19929..71001,19971] (fifo1/n1776,NULL) Multiple pin connections
EBox: m1-m1 [70959,20144..71001,20196] (fifo1/n1776,NULL) Multiple pin connections
EBox: m1-m1 [22029,69405..22071,69447] (fifo1/n1862,NULL) Multiple pin connections
EBox: m1-m1 [22029,69568..22071,69620] (fifo1/n1862,NULL) Multiple pin connections
EBox: m1-m1 [16779,42273..16821,42315] (fifo1/n1801,NULL) Multiple pin connections
EBox: m1-m1 [16779,42546..16821,42893] (fifo1/n1801,NULL) Multiple pin connections
EBox: m1-m1 [189889,243890..189931,243942] (fifo2/n5946,NULL) Multiple pin connections
EBox: m1-m1 [189889,244167..189931,244209] (fifo2/n5946,NULL) Multiple pin connections
EBox: m1-m1 [158739,214641..158781,214683] (fifo2/n4711,NULL) Multiple pin connections
EBox: m1-m1 [158879,214317..158921,214410] (fifo2/n4711,NULL) Multiple pin connections
EBox: m1-m1 [102599,245763..102641,245805] (fifo2/n4947,NULL) Multiple pin connections
EBox: m1-m1 [102599,245926..102641,245978] (fifo2/n4947,NULL) Multiple pin connections
EBox: m1-m1 [143619,126063..143661,126105] (fifo2/n5070,NULL) Multiple pin connections
EBox: m1-m1 [143619,126226..143661,126278] (fifo2/n5070,NULL) Multiple pin connections
EBox: m1-m1 [150829,206661..150871,206703] (fifo2/data_mem_2042_,NULL) Multiple pin connections
EBox: m1-m1 [150829,206976..150871,207044] (fifo2/data_mem_2042_,NULL) Multiple pin connections
EBox: m1-m1 [116599,212247..116641,212289] (fifo2/data_mem_2085_,NULL) Multiple pin connections
EBox: m1-m1 [116599,212410..116641,212462] (fifo2/data_mem_2085_,NULL) Multiple pin connections
EBox: m1-m1 [144459,146013..144501,146055] (fifo2/data_mem_772_,NULL) Multiple pin connections
EBox: m1-m1 [22589,35363..22631,35931] (fifo1/n2473,NULL) Multiple pin connections
EBox: m1-m1 [22589,36687..22631,36729] (fifo1/n2473,NULL) Multiple pin connections
EBox: m1-m1 [190449,169155..190491,169197] (fifo2/data_mem_1877_,NULL) Multiple pin connections
EBox: m1-m1 [190449,169318..190491,169370] (fifo2/data_mem_1877_,NULL) Multiple pin connections
EBox: m1-m1 [163569,240975..163611,241017] (fifo2/data_mem_2884_,NULL) Multiple pin connections
EBox: m1-m1 [163569,241190..163611,241242] (fifo2/data_mem_2884_,NULL) Multiple pin connections
EBox: m1-m1 [125209,217035..125251,217077] (fifo2/data_mem_3727_,NULL) Multiple pin connections
EBox: m1-m1 [125209,217146..125251,217198] (fifo2/data_mem_3727_,NULL) Multiple pin connections
EBox: m1-m1 [156709,161175..156751,161217] (fifo2/n3402,NULL) Multiple pin connections
EBox: m1-m1 [154749,188984..154791,189036] (fifo2/addr_wr[1],NULL) Multiple pin connections
EBox: m1-m1 [154749,189105..154791,189147] (fifo2/addr_wr[1],NULL) Multiple pin connections
EBox: m1-m1 [166159,185913..166201,185955] (fifo2/data_mem_39_,NULL) Multiple pin connections
EBox: m1-m1 [166159,186186..166201,186429] (fifo2/data_mem_39_,NULL) Multiple pin connections
EBox: m1-m1 [127099,193893..127141,193935] (fifo2/data_mem_1542_,NULL) Multiple pin connections
EBox: m1-m1 [127099,194004..127141,194056] (fifo2/data_mem_1542_,NULL) Multiple pin connections
EBox: m1-m1 [107219,59031..107261,59073] (fifo0/n2215,NULL) Multiple pin connections
EBox: m1-m1 [107219,59552..107261,59604] (fifo0/n2215,NULL) Multiple pin connections
EBox: m1-m1 [144389,222621..144431,222663] (fifo2/data_mem_819_,NULL) Multiple pin connections
EBox: m1-m1 [144389,222940..144431,222992] (fifo2/data_mem_819_,NULL) Multiple pin connections
EBox: m1-m1 [162519,212247..162561,212289] (fifo2/data_mem_2355_,NULL) Multiple pin connections
EBox: m1-m1 [157409,200277..157451,200319] (fifo2/data_mem_445_,NULL) Multiple pin connections
EBox: m1-m1 [157409,200746..157451,200798] (fifo2/data_mem_445_,NULL) Multiple pin connections
EBox: m1-m1 [127379,122871..127421,122913] (fifo2/n3559,NULL) Multiple pin connections
EBox: m1-m1 [156499,161175..156541,161217] (fifo2/n3414,NULL) Multiple pin connections
EBox: m1-m1 [156499,161448..156541,162131] (fifo2/n3414,NULL) Multiple pin connections
EBox: m1-m1 [38339,96260..38381,96312] (n9917,NULL) Multiple pin connections
EBox: m1-m1 [38339,96537..38381,96579] (n9917,NULL) Multiple pin connections
EBox: m1-m1 [130669,23642..130711,23694] (fifo0/n2826,NULL) Multiple pin connections
EBox: m1-m1 [130669,23919..130711,23961] (fifo0/n2826,NULL) Multiple pin connections
EBox: m1-m1 [50589,209853..50631,209895] (mask_alu[764],NULL) Multiple pin connections
EBox: m1-m1 [50589,210126..50631,210219] (mask_alu[764],NULL) Multiple pin connections
EBox: m1-m1 [15169,192297..15211,192339] (check_ecc_alu0/n1907,NULL) Multiple pin connections
EBox: m1-m1 [15169,192460..15211,192512] (check_ecc_alu0/n1907,NULL) Multiple pin connections

end full chip DRC detailed report


Total Wire Length =                    560703 micron
Total Number of Contacts =             523766
Total Number of Wires =                401404
Total Number of PtConns =              7602
Total Number of Routed Wires =       401404
Total Routed Wire Length =           560337 micron
Total Number of Routed Contacts =       523766
        Layer          m0 :       5320 micron
        Layer          m1 :      17021 micron
        Layer          m2 :     132258 micron
        Layer          m3 :     158184 micron
        Layer          m4 :      90903 micron
        Layer          m5 :      37537 micron
        Layer          m6 :      50168 micron
        Layer          m7 :      56604 micron
        Layer          m8 :      12708 micron
        Layer          m9 :          0 micron
        Layer         tm1 :          0 micron
        Layer          c4 :          0 micron
        Via         VIA7F :        194
        Via      VIA7F_DA :        225
        Via      VIA7F_DC :       1719
        Via       VIA6A44 :        288
        Via    VIA6A44_DA :        122
        Via    VIA6A44_DB :        323
        Via    VIA6A44_DC :      26408
        Via      VIA5B_DA :        207
        Via      VIA5B_DB :          5
        Via      VIA5B_DC :      24065
        Via   VIA5B_44_DA :          1
        Via   VIA5B_44_DC :        103
        Via   VIA4A_32_DA :        147
        Via   VIA4A_32_DB :         11
        Via   VIA4A_32_DC :      30321
        Via      VIA4C_DC :        486
        Via         VIA3S :          2
        Via         VIA3O :          3
        Via      VIA3C_DB :          1
        Via      VIA3C_DC :        962
        Via   VIA3C_32_DC :      55074
        Via         VIA2A :          9
        Via         VIA2O :         17
        Via      VIA2A_DB :       1574
        Via      VIA2A_DC :     160642
        Via      VIA2C_DA :          1
        Via      VIA2C_DB :         93
        Via      VIA2C_DC :       3624
        Via         VIA1A :         54
        Via         VIA1F :       1798
        Via      VIA1F_PG :          1
        Via      VIA1A_DA :       6176
        Via      VIA1A_DB :       1416
        Via      VIA1A_DC :     182815
        Via        VIA0AX :      18292
        Via        VIA0CX :       1115
        Via         VIA0A :       5453
        Via         VIA0B :         19

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 94.80% (496521 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
        Un-optimized = 100.00% (24879   vias)
    Layer v1         = 99.04% (190407 / 192260  vias)
        Weight 30    = 95.09% (182815  vias)
        Weight 10    =  3.95% (7592    vias)
        Un-optimized =  0.96% (1853    vias)
    Layer v2         = 99.98% (165934 / 165960  vias)
        Weight 30    = 98.98% (164266  vias)
        Weight 10    =  1.01% (1668    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (56037  / 56042   vias)
        Weight 30    = 99.99% (56036   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30965  / 30965   vias)
        Weight 30    = 99.49% (30807   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24381  / 24381   vias)
        Weight 30    = 99.13% (24168   vias)
        Weight 10    =  0.87% (213     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26853  / 27141   vias)
        Weight 30    = 97.30% (26408   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.40% (1719    vias)
        Weight 10    = 10.52% (225     vias)
        Un-optimized =  9.07% (194     vias)
 
  Total double via conversion rate    =  0.00% (0 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
    Layer v1         =  0.00% (0      / 192260  vias)
    Layer v2         =  0.00% (0      / 165960  vias)
    Layer v3         =  0.00% (0      / 56042   vias)
    Layer v4         =  0.00% (0      / 30965   vias)
    Layer v5         =  0.00% (0      / 24381   vias)
    Layer v6         =  0.00% (0      / 27141   vias)
    Layer v7         =  0.00% (0      / 2138    vias)
 
  The optimized via conversion rate based on total routed via count = 94.80% (496521 / 523766 vias)
 
    Layer v0         =  0.00% (0      / 24879   vias)
        Un-optimized = 100.00% (24879   vias)
    Layer v1         = 99.04% (190407 / 192260  vias)
        Weight 30    = 95.09% (182815  vias)
        Weight 10    =  3.95% (7592    vias)
        Un-optimized =  0.96% (1853    vias)
    Layer v2         = 99.98% (165934 / 165960  vias)
        Weight 30    = 98.98% (164266  vias)
        Weight 10    =  1.01% (1668    vias)
        Un-optimized =  0.02% (26      vias)
    Layer v3         = 99.99% (56037  / 56042   vias)
        Weight 30    = 99.99% (56036   vias)
        Weight 10    =  0.00% (1       vias)
        Un-optimized =  0.01% (5       vias)
    Layer v4         = 100.00% (30965  / 30965   vias)
        Weight 30    = 99.49% (30807   vias)
        Weight 10    =  0.51% (158     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v5         = 100.00% (24381  / 24381   vias)
        Weight 30    = 99.13% (24168   vias)
        Weight 10    =  0.87% (213     vias)
        Un-optimized =  0.00% (0       vias)
    Layer v6         = 98.94% (26853  / 27141   vias)
        Weight 30    = 97.30% (26408   vias)
        Weight 10    =  1.64% (445     vias)
        Un-optimized =  1.06% (288     vias)
    Layer v7         = 90.93% (1944   / 2138    vias)
        Weight 30    = 80.40% (1719    vias)
        Weight 10    = 10.52% (225     vias)
        Un-optimized =  9.07% (194     vias)
 


Verify Summary:

Total number of nets = 59427, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 163
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

#INFO-MSG==>  Initial ICV ADR check    Runtime(hh:mm:ss) 00:02:53 
#INFO-MSG==>  ADR Fixing Loop(s)       Runtime(hh:mm:ss) 00:00:06 
#INFO-MSG==>  Ending ICV ADR check     Runtime(hh:mm:ss) 00:02:30 
#INFO-MSG==>  
#INFO-MSG==>  
#INFO-MSG==>  Overall ADR flow         Runtime(hh:mm:ss) 00:07:39 
#INFO-MSG==>  
#INFO-MSG==>  
==>INFORMATION: P_source_if_exists: adr.tcl : END Tue Mar 31 06:09:34 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:07:40 hrs : CPU RUNTIME in (hh:mm:ss) : 00:12:17 hrs : MEMORY : 5973952 KB
#INFO-MSG==>  Time to run substep adr in (hh:mm:ss) : 00:07:41 hrs
#INFO-MSG==>  Executing substep derive_pg
==>INFORMATION: P_source_if_exists: Sourcing /p/fdkgt/adf_qa/nightly_adf_kit_build_regr/builds_regr/nightly/1273/dot3/synopsys/2015-03-31/kit/afdk73_kit_s/asicflows/synopsys/apr/derive_pg.tcl : START Tue Mar 31 06:09:34 MST 2015
Information: connected 0 power ports and 0 ground ports
==>INFORMATION: P_source_if_exists: derive_pg.tcl : END Tue Mar 31 06:09:35 MST 2015 : WALLCLOCK RUNTIME in (hh:mm:ss) : 00:00:01 hrs : CPU RUNTIME in (hh:mm:ss) : 00:00:00 hrs : MEMORY : 5973952 KB
#INFO-MSG==>  Time to run substep derive_pg in (hh:mm:ss) : 00:00:01 hrs
#INFO-MSG==>  Time to run step adr in (hh:mm:ss) : 00:07:46 hrs
#INFO-MSG==>  Saving design fdkex ...
Information: Saved design named fdkex. (UIG-5)
#INFO-MSG==>   No report requirement specified INTEL_REPORTS(adr) 
==>INFORMATION: Generating an output verilog_pg
Generating description for top level cell.
Processing module check_ecc_alu_width_data128_width_sec8_width_ecc9_width_data_ecc137
Processing module fifo_width_data137
Processing module fifo_width_data72_0
Processing module fifo_width_data72_1
Processing module fdkex
Elapsed =    0:00:06, CPU =    0:00:04
Write verilog completed successfully.
==>INFORMATION: Output file: outputs/fdkex.adr_lvs.vg
==>INFORMATION: Generating an output oas
All the options are reset to default value
Warning: write_stream will always output the first same name cell. (MWSTRM-035)
The layer map file </p/fdk/fdk73/builds/pdk733_r1.7/apr/icc//1273Milkyway2GdsLayerMap> specified through -map_layer is used during stream out!
Outputting Cell d04cgc01nd0b0.CEL
Outputting Cell d04cgc01nd0c0.CEL
Outputting Cell d04gbf00nd0b0.CEL
Outputting Cell d04gbf00nd0c0.CEL
Outputting Cell d04cgc01nd0d0.CEL
Outputting Cell d04gbf00nd0d0.CEL
Outputting Cell d04cgc01nd0e0.CEL
Outputting Cell d04gbf10nd0c0.CEL
Outputting Cell d04cab11nn0b0.CEL
Outputting Cell d04cak01nd0d0.CEL
Outputting Cell d04gbf00nd0e0.CEL
Outputting Cell d04cgc01nd0f0.CEL
Outputting Cell d04gbf10nd0d0.CEL
Outputting Cell d04gbf00nd0f0.CEL
Outputting Cell d04cgc01nd0g0.CEL
Outputting Cell d04cab13nn0b0.CEL
Outputting Cell d04gbf00nd0b5.CEL
Outputting Cell d04gbf00nd0g0.CEL
Outputting Cell d04gbf10nd0f0.CEL
Outputting Cell d04cgc01nd0h0.CEL
Outputting Cell d04bfn00ld0b0.CEL
Outputting Cell d04can03nd0b0.CEL
Outputting Cell d04gbf00nd0h0.CEL
Outputting Cell d04gbf00nd0c5.CEL
Outputting Cell d04cgc01nd0i0.CEL
Outputting Cell d04gbf10nd0g0.CEL
Outputting Cell d04bfn00ld0c0.CEL
Outputting Cell d04nab02ld0d3.CEL
Outputting Cell d04gbf00nd0d5.CEL
Outputting Cell d04cgc01nd0j0.CEL
Outputting Cell d04gbf10nd0h0.CEL
Outputting Cell d04gbf00nd0i0.CEL
Outputting Cell d04bfn00ld0b3.CEL
Outputting Cell d04gbf00nd0e5.CEL
Outputting Cell d04gbf30nd0b5.CEL
Outputting Cell d04gbf10nd0d5.CEL
Outputting Cell d04gbf00nd0j0.CEL
Outputting Cell d04nab02nd0g0.CEL
Outputting Cell d04cak01ln0b0.CEL
Outputting Cell d04cak01nd0c7.CEL
Outputting Cell d04nab02nd0d3.CEL
Outputting Cell d04gbf00nd0f5.CEL
Outputting Cell d04bfn00ld0b4.CEL
Outputting Cell d04cak01nd0f5.CEL
Outputting Cell d04bfn00nd0b3.CEL
Outputting Cell d04can03ld0c5.CEL
Outputting Cell d04gbf10nd0f5.CEL
Outputting Cell d04gbf00nd0l0.CEL
Outputting Cell d04gbf00nd0g5.CEL
Outputting Cell d04cak01ln0c0.CEL
Outputting Cell d04nab02ld0f5.CEL
Outputting Cell d04cak01nn0b0.CEL
Outputting Cell d04can03nd0b5.CEL
Outputting Cell d04bfn00ld0h0.CEL
Outputting Cell d04gbf00nd0h5.CEL
Outputting Cell d04gbf30nd0e5.CEL
Outputting Cell d04bfn00ld0c5.CEL
Outputting Cell d04bfn00nd0b4.CEL
Outputting Cell d04nab02ln0b0.CEL
Outputting Cell d04bfn00ld0i0.CEL
Outputting Cell d04can03ld0c7.CEL
Outputting Cell d04cak02nn0b0.CEL
Outputting Cell d04cak01nn0c0.CEL
Outputting Cell d04gbf00nd0i5.CEL
Outputting Cell d04gbf20nd0l0.CEL
Outputting Cell d04bfn00ld0c7.CEL
Outputting Cell d04cak01nd0i5.CEL
Outputting Cell d04cak02nn0c0.CEL
Outputting Cell d04bfn00nd0c5.CEL
Outputting Cell d04gbf00nd0j5.CEL
Outputting Cell d04nab02nd0f5.CEL
Outputting Cell d04can03nd0c7.CEL
Outputting Cell d04bfn00nd0i0.CEL
Outputting Cell d04nab02nn0b0.CEL
Outputting Cell d04cak04nn0b0.CEL
Outputting Cell d04cab11yn0b0.CEL
Outputting Cell d04bfn00ld0k0.CEL
Outputting Cell d04cob13nd0b5.CEL
Outputting Cell d04bfn00nd0c7.CEL
Outputting Cell d04nab02nn0c0.CEL
Outputting Cell d04cak01nn0f0.CEL
Outputting Cell d04cab11yn0c0.CEL
Outputting Cell d04can03ln0c0.CEL
Outputting Cell d04can03nn0b0.CEL
Outputting Cell d04nab02nn0d0.CEL
Outputting Cell d04cak01nn0b5.CEL
Outputting Cell d04cab13yn0b0.CEL
Outputting Cell d04bfn00ln0c0.CEL
Outputting Cell d04qbf00nd0h0.CEL
Outputting Cell d04cak01wd0b7.CEL
Outputting Cell d04cab13yn0c0.CEL
Outputting Cell d04can03nn0c0.CEL
Outputting Cell d04cob11nn0b0.CEL
Outputting Cell d04nan02nd0c0.CEL
Outputting Cell d04bfn00nn0b0.CEL
Outputting Cell d04bfn00ln0d0.CEL
Outputting Cell d04can03nn0d0.CEL
Outputting Cell d04can03wd0b3.CEL
Outputting Cell d04nab02nn0f0.CEL
Outputting Cell d04can03ln0a5.CEL
Outputting Cell d04cob11nn0c0.CEL
Outputting Cell d04bfn00nn0c0.CEL
Outputting Cell d04cak01yd0c5.CEL
Outputting Cell d04nan02ld0c3.CEL
Outputting Cell d04cab13yn0d0.CEL
Outputting Cell d04nan02nd0d0.CEL
Outputting Cell d04bfn00yd0b0.CEL
Outputting Cell d04bfn00ld0o0.CEL
Outputting Cell d04bfn00nn0d0.CEL
Outputting Cell d04bfn00ln0a5.CEL
Outputting Cell d04bfn00ln0f0.CEL
Outputting Cell d04cob13nn0b0.CEL
Outputting Cell d04ann02ld0d3.CEL
Outputting Cell d04kak01nn0b0.CEL
Outputting Cell d04bfn00wd0b3.CEL
Outputting Cell d04cak01yd0b7.CEL
Outputting Cell d04can03ln0b5.CEL
Outputting Cell d04nan02ld0b5.CEL
Outputting Cell d04bfn00yd0c0.CEL
Outputting Cell d04nab02yd0g0.CEL
Outputting Cell d04cob13nn0c0.CEL
Outputting Cell d04can03nn0a5.CEL
Outputting Cell d04cak01yd0c7.CEL
Outputting Cell d04can16nn0b0.CEL
Outputting Cell d04bfn00nn0e0.CEL
Outputting Cell d04nab02yd0d3.CEL
Outputting Cell d04nan03nd0e0.CEL
Outputting Cell d04cak01wn0b0.CEL
Outputting Cell d04bfn00wd0a5.CEL
Outputting Cell d04can03yd0b3.CEL
Outputting Cell d04can03wd0b5.CEL
Outputting Cell d04cab13yn0f0.CEL
Outputting Cell d04nan02nd0c3.CEL
Outputting Cell d04bfn00nn0a5.CEL
Outputting Cell d04cob13nn0d0.CEL
Outputting Cell d04bfn00nn0f0.CEL
Outputting Cell d04can03nn0b5.CEL
Outputting Cell d04cak01yd0f5.CEL
Outputting Cell d04can03wd0c5.CEL
Outputting Cell d04bfn00wd0b5.CEL
Outputting Cell d04ann02nd0d3.CEL
Outputting Cell d04nan02nd0b5.CEL
Outputting Cell d04nan02ld0b7.CEL
Outputting Cell d04nab02yd0i0.CEL
Outputting Cell d04cak01yn0b0.CEL
Outputting Cell d04qna03nd0d0.CEL
Outputting Cell d04bfn00yd0a5.CEL
Outputting Cell d04can03yd0b5.CEL
Outputting Cell d04con01ld0c5.CEL
Outputting Cell d04nan02nd0b6.CEL
Outputting Cell d04nab02wd0f5.CEL
Outputting Cell d04bfn00yd0b4.CEL
Outputting Cell d04bfn00wd0h0.CEL
Outputting Cell d04bfn00wd0c5.CEL
Outputting Cell d04bfn00nn0b5.CEL
Outputting Cell d04nan02nd0h0.CEL
Outputting Cell d04ann04ld0b7.CEL
Outputting Cell d04nan04ld0b7.CEL
Outputting Cell d04nab02wn0b0.CEL
Outputting Cell d04bfn00wd0i0.CEL
Outputting Cell d04can03wd0c7.CEL
Outputting Cell d04qbf00nd0o0.CEL
Outputting Cell d04cak01yn0c0.CEL
Outputting Cell d04con01nd0b5.CEL
Outputting Cell d04can03nn0b7.CEL
Outputting Cell d04can03yd0c5.CEL
Outputting Cell d04bfn00yd0b5.CEL
Outputting Cell d04bfn00nn0c5.CEL
Outputting Cell d04ann02nd0b7.CEL
Outputting Cell d04nan02nd0b7.CEL
Outputting Cell d04bfn00wd0c7.CEL
Outputting Cell d04cak01yd0i5.CEL
Outputting Cell d04ann04nd0c5.CEL
Outputting Cell d04nab02wn0c0.CEL
Outputting Cell d04con01ld0c7.CEL
Outputting Cell d04bfn00yd0h0.CEL
Outputting Cell d04cak01yn0d0.CEL
Outputting Cell d04cak02yn0c0.CEL
Outputting Cell d04nab02yd0f5.CEL
Outputting Cell d04con01nd0c5.CEL
Outputting Cell d04nan03nd0b7.CEL
Outputting Cell d04bfn00yd0c5.CEL
Outputting Cell d04nan04ld0c7.CEL
Outputting Cell d04nan02nd0c7.CEL
Outputting Cell d04nab02wn0d0.CEL
Outputting Cell d04nan02ln0c0.CEL
Outputting Cell d04bfn00yd0i0.CEL
Outputting Cell d04can03wn0b0.CEL
Outputting Cell d04nan04nd0b7.CEL
Outputting Cell d04nan04ld0d7.CEL
Outputting Cell d04nab02yn0b0.CEL
Outputting Cell d04nab03yd0f5.CEL
Outputting Cell d04con01ld0d7.CEL
Outputting Cell d04can16nn0b5.CEL
Outputting Cell d04cak04yn0b0.CEL
Outputting Cell d04cob13yd0b5.CEL
Outputting Cell d04ann02ln0c0.CEL
Outputting Cell d04inn00ld0b5.CEL
Outputting Cell d04con03nd0b5.CEL
Outputting Cell d04fky00ld0b0.CEL
Outputting Cell d04ann04nd0b7.CEL
Outputting Cell d04ann03ln0b0.CEL
Outputting Cell d04nan04nd0i0.CEL
Outputting Cell d04nab02yn0c0.CEL
Outputting Cell d04cak01yn0f0.CEL
Outputting Cell d04nan02ln0d0.CEL
Outputting Cell d04bfn00yd0c7.CEL
Outputting Cell d04nob02ln0b0.CEL
Outputting Cell d04con01nd0c7.CEL
Outputting Cell d04oan01nn0b0.CEL
Outputting Cell d04nan02wd0c0.CEL
Outputting Cell d04nak24ln0c0.CEL
Outputting Cell d04ann02nn0b0.CEL
Outputting Cell d04nak24ld0f7.CEL
Outputting Cell d04cob11yd0c7.CEL
Outputting Cell d04bfn00yd0k0.CEL
Outputting Cell d04nab02yn0d0.CEL
Outputting Cell d04nan02nn0c0.CEL
Outputting Cell d04cak01yn0b5.CEL
Outputting Cell d04fyj03ld0b0.CEL
Outputting Cell d04nan04nd0d7.CEL
Outputting Cell d04ann02nd0f7.CEL
Outputting Cell d04ann04nd0d7.CEL
Outputting Cell d04con01ln0c0.CEL
Outputting Cell d04nab03yn0c0.CEL
Outputting Cell d04nob03ln0b0.CEL
Outputting Cell d04qna02nd0c7.CEL
Outputting Cell d04can03yn0b0.CEL
Outputting Cell d04bfn00wn0c0.CEL
Outputting Cell d04ann02ln0b3.CEL
Outputting Cell d04nan02wd0d0.CEL
Outputting Cell d04ann02nn0c0.CEL
Outputting Cell d04fky00nd0b0.CEL
Outputting Cell d04cob11yd0d7.CEL
Outputting Cell d04nan02nn0d0.CEL
Outputting Cell d04nob02nn0b0.CEL
Outputting Cell d04fyj03ld0c0.CEL
Outputting Cell d04kak01wn0b0.CEL
Outputting Cell d04ann02nn0d0.CEL
Outputting Cell d04ann02ln0a5.CEL
Outputting Cell d04nan02yd0c0.CEL
Outputting Cell d04can03yn0c0.CEL
Outputting Cell d04bfn00yn0b0.CEL
Outputting Cell d04con03ln0b0.CEL
Outputting Cell d04ann02ln0b4.CEL
Outputting Cell d04cob11yn0b0.CEL
Outputting Cell d04nan04ln0d0.CEL
Outputting Cell d04nan02wd0e0.CEL
Outputting Cell d04inn00nd0c5.CEL
Outputting Cell d04nab02wn0b5.CEL
Outputting Cell d04nab03yd0i5.CEL
Outputting Cell d04con03nd0c7.CEL
Outputting Cell d04bfn11wn0b0.CEL
Outputting Cell d04nak24nn0c0.CEL
Outputting Cell d04nab02yn0f0.CEL
Outputting Cell d04con03nd0d7.CEL
Outputting Cell d04nan02ln0b5.CEL
Outputting Cell d04fyj03nd0b0.CEL
Outputting Cell d04nan03nn0d0.CEL
Outputting Cell d04fky00ld0a5.CEL
Outputting Cell d04ann02ln0b5.CEL
Outputting Cell d04can03wn0a5.CEL
Outputting Cell d04oan01ln0b5.CEL
Outputting Cell d04con01nn0c0.CEL
Outputting Cell d04cob11yn0c0.CEL
Outputting Cell d04con02nn0b0.CEL
Outputting Cell d04bfn00yn0c0.CEL
Outputting Cell d04nan02yd0d0.CEL
Outputting Cell d04can03yn0d0.CEL
Outputting Cell d04nan02wd0c3.CEL
Outputting Cell d04ann02nn0b3.CEL
Outputting Cell d04nob02nn0c0.CEL
Outputting Cell d04nan04nn0c0.CEL
Outputting Cell d04aon03nn0c0.CEL
Outputting Cell d04bfn11wn0c0.CEL
Outputting Cell d04bfn12wn0b0.CEL
Outputting Cell d04can03wn0b4.CEL
Outputting Cell d04non02ld0c0.CEL
Outputting Cell d04nak24nn0d0.CEL
Outputting Cell d04nan02yd0e0.CEL
Outputting Cell d04cob13yn0b0.CEL
Outputting Cell d04con01nn0d0.CEL
Outputting Cell d04bfn00wn0a5.CEL
Outputting Cell d04fyj03nd0c0.CEL
Outputting Cell d04bfn00yn0d0.CEL
Outputting Cell d04con03nn0b0.CEL
Outputting Cell d04ann02nn0a5.CEL
Outputting Cell d04bfn00wn0f0.CEL
Outputting Cell d04kak01yn0b0.CEL
Outputting Cell d04nan03yd0d0.CEL
Outputting Cell d04nab02yn0b5.CEL
Outputting Cell d04con02nn0c0.CEL
Outputting Cell d04can03yn0e0.CEL
Outputting Cell d04nan02ln0b6.CEL
Outputting Cell d04non02ld0d0.CEL
Outputting Cell d04ann02ln0b6.CEL
Outputting Cell d04can03yn0b3.CEL
Outputting Cell d04ann02nn0b4.CEL
Outputting Cell d04mbn22nn0d0.CEL
Outputting Cell d04nan04nn0d0.CEL
Outputting Cell d04can03wn0b5.CEL
Outputting Cell d04aon03ln0a5.CEL
Outputting Cell d04bfn12wn0c0.CEL
Outputting Cell d04bfn13wn0b0.CEL
Outputting Cell d04nan02wd0b5.CEL
Outputting Cell d04nab03yn0f0.CEL
Outputting Cell d04cak04yn0b5.CEL
Outputting Cell d04cob13yn0c0.CEL
Outputting Cell d04inn00ld0f7.CEL
Outputting Cell d04nob02ln0b5.CEL
Outputting Cell d04nan04nn0e0.CEL
Outputting Cell d04can03yn0a5.CEL
Outputting Cell d04ann02nn0b5.CEL
Outputting Cell d04nan02nn0b5.CEL
Outputting Cell d04ann03nn0a5.CEL
Outputting Cell d04con02nn0d0.CEL
Outputting Cell d04con03nn0c0.CEL
Outputting Cell d04bfn00yn0e0.CEL
Outputting Cell d04bfn00yd0o0.CEL
Outputting Cell d04nan02yd0c3.CEL
Outputting Cell d04nan02yd0f0.CEL
Outputting Cell d04nan03yd0e0.CEL
Outputting Cell d04can03yn0b4.CEL
Outputting Cell d04nan04yd0d0.CEL
Outputting Cell d04can03yn0f0.CEL
Outputting Cell d04nan02wd0b6.CEL
Outputting Cell d04nan04ln0b5.CEL
Outputting Cell d04bfn13wn0c0.CEL
Outputting Cell d04con02yd0c0.CEL
Outputting Cell d04bfn00wn0b5.CEL
Outputting Cell d04bfn00yn0f0.CEL
Outputting Cell d04bfn00yn0a5.CEL
Outputting Cell d04non02ld0f0.CEL
Outputting Cell d04can03yn0b5.CEL
Outputting Cell d04nan02yd0g0.CEL
Outputting Cell d04nan03nn0b5.CEL
Outputting Cell d04ann02yd0d3.CEL
Outputting Cell d04ann02wd0b7.CEL
Outputting Cell d04nob02wd0d3.CEL
Outputting Cell d04ann02nn0e3.CEL
Outputting Cell d04con01wd0b5.CEL
Outputting Cell d04aon03yd0b3.CEL
Outputting Cell d04qin00nd0i0.CEL
Outputting Cell d04con03nn0d0.CEL
Outputting Cell d04nan04yd0e0.CEL
Outputting Cell d04nan02yd0b5.CEL
Outputting Cell d04cob13yn0d0.CEL
Outputting Cell d04nan02nn0b6.CEL
Outputting Cell d04mkn22ld0d5.CEL
Outputting Cell d04fyj03ld0g0.CEL
Outputting Cell d04non02nd0d0.CEL
Outputting Cell d04cob11yn0f0.CEL
Outputting Cell d04nan02wd0b7.CEL
Outputting Cell d04mbn22nn0b4.CEL
Outputting Cell d04kok01wd0b0.CEL
Outputting Cell d04bfn11wn0a5.CEL
Outputting Cell d04inn00ln0d0.CEL
Outputting Cell d04can03wn0b7.CEL
Outputting Cell d04nan02nn0d5.CEL
Outputting Cell d04nan04yd0f0.CEL
Outputting Cell d04can03yn0e3.CEL
Outputting Cell d04ann03yd0d3.CEL
Outputting Cell d04nob02nn0b5.CEL
Outputting Cell d04kok01nn0b0.CEL
Outputting Cell d04ann02yd0c5.CEL
Outputting Cell d04nan02yd0h0.CEL
Outputting Cell d04con01yd0c3.CEL
Outputting Cell d04inn00ln0b3.CEL
Outputting Cell d04inn00nd0f7.CEL
Outputting Cell d04nan02yd0b6.CEL
Outputting Cell d04mkn22ld0c7.CEL
Outputting Cell d04nan04nn0b5.CEL
Outputting Cell d04bfn00yn0b5.CEL
Outputting Cell d04bfn12wn0a5.CEL
Outputting Cell d04bfn11wn0b5.CEL
Outputting Cell d04inn00ln0a5.CEL
Outputting Cell d04nan02yd0i0.CEL
Outputting Cell d04non02nd0f0.CEL
Outputting Cell d04nob02yd0g0.CEL
Outputting Cell d04nan04wd0b7.CEL
Outputting Cell d04fyj03nd0g0.CEL
Outputting Cell d04bfn00yn0e3.CEL
Outputting Cell d04con01yd0b5.CEL
Outputting Cell d04nan02yd0b7.CEL
Outputting Cell d04nob02yd0d3.CEL
Outputting Cell d04ann02yd0b7.CEL
Outputting Cell d04can03yn0b7.CEL
Outputting Cell d04inn00nn0d0.CEL
Outputting Cell d04cob13yn0f0.CEL
Outputting Cell d04non02ld0c5.CEL
Outputting Cell d04bfn00yn0c5.CEL
Outputting Cell d04bfn12wn0b5.CEL
Outputting Cell d04bfn13wn0a5.CEL
Outputting Cell d04inn00ln0b5.CEL
Outputting Cell d04xob03ld0c7.CEL
Outputting Cell d04nan02yd0c7.CEL
Outputting Cell d04ann04yd0c5.CEL
Outputting Cell d04con01yd0c5.CEL
Outputting Cell d04bfn00yn0d5.CEL
Outputting Cell d04can03yn8b0.CEL
Outputting Cell d04non02nd0g0.CEL
Outputting Cell d04oan01wn0b0.CEL
Outputting Cell d04xnb02ln0b0.CEL
Outputting Cell d04mkn22nd0c7.CEL
Outputting Cell d04nan03yd0b7.CEL
Outputting Cell d04aon11yd0d5.CEL
Outputting Cell d04nan03wd0d7.CEL
Outputting Cell d04bfn13wn0b5.CEL
Outputting Cell d04con01wd0c7.CEL
Outputting Cell d04non02ld0c7.CEL
Outputting Cell d04inn00nn0a5.CEL
Outputting Cell d04nan02wn0c0.CEL
Outputting Cell d04nan04yd0b7.CEL
Outputting Cell d04aon11wn0b0.CEL
Outputting Cell d04qno03nd0d0.CEL
Outputting Cell d04nob02yd0i0.CEL
Outputting Cell d04ann04yd0b7.CEL
Outputting Cell d04inn00ln0c5.CEL
Outputting Cell d04ann02yd0k0.CEL
Outputting Cell d04con03yd0b5.CEL
Outputting Cell d04ann02wn0c0.CEL
Outputting Cell d04inn00wd0b5.CEL
Outputting Cell d04inn00yd0b3.CEL
Outputting Cell d04xob03nd0c7.CEL
Outputting Cell d04xnb02ln0d0.CEL
Outputting Cell d04mkn22nn0b0.CEL
Outputting Cell d04inn00nn0b5.CEL
Outputting Cell d04nan03yd0f5.CEL
Outputting Cell d04nak24wn0c0.CEL
Outputting Cell d04nan03yd0d7.CEL
Outputting Cell d04nob02wn0b0.CEL
Outputting Cell d04con01yd0c7.CEL
Outputting Cell d04oan01yn0b0.CEL
Outputting Cell d04ann02yn0b0.CEL
Outputting Cell d04nan04yd0c7.CEL
Outputting Cell d04aon11yd0f5.CEL
Outputting Cell d04non02nd0i0.CEL
Outputting Cell d04mkn22ln0d0.CEL
Outputting Cell d04inn00nd0q0.CEL
Outputting Cell d04inn00wd0c5.CEL
Outputting Cell d04non02ld0f5.CEL
Outputting Cell d04nan02wn0d0.CEL
Outputting Cell d04con10wn0b0.CEL
Outputting Cell d04qfd01ndz00.CEL
Warning: layerNumber 137 does not exist or is out of range. (MWLIBP-311)
Outputting Cell d04nan02yn0c0.CEL
Outputting Cell d04nan04yd0d7.CEL
Outputting Cell d04nob02yd0f5.CEL
Outputting Cell d04fyj03wd0b0.CEL
Outputting Cell d04ltn80ld0c0.CEL
Outputting Cell d04aon11yn0b0.CEL
Outputting Cell d04con01wn0c0.CEL
Outputting Cell d04qfd02ndz00.CEL
Warning: layerNumber 137 does not exist or is out of range. (MWLIBP-311)
Outputting Cell d04ann02yn0c0.CEL
Outputting Cell d04fky00yd0b0.CEL
Outputting Cell d04ann02yd0f7.CEL
Outputting Cell d04ann04yd0d7.CEL
Outputting Cell d04con01yd0d7.CEL
Outputting Cell d04inn00yd0b5.CEL
Outputting Cell d04oan01yn0c0.CEL
Outputting Cell d04non02nd0c7.CEL
Outputting Cell d04inn00nn0c5.CEL
Outputting Cell d04ann02wn0b3.CEL
Outputting Cell d04xnb02nn0d0.CEL
Outputting Cell d04nan02yn0d0.CEL
Outputting Cell d04xob03ln0d0.CEL
Outputting Cell d04xnb02ln0a5.CEL
Outputting Cell d04mkn22nn0d0.CEL
Outputting Cell d04fyj03wd0c0.CEL
Outputting Cell d04mbn22yn0b0.CEL
Outputting Cell d04nob02yn0b0.CEL
Outputting Cell d04ann02wn0a5.CEL
Outputting Cell d04aon03yn0b0.CEL
Outputting Cell d04ann02yn0d0.CEL
Outputting Cell d04aon01yn0d0.CEL
Outputting Cell d04inn00yd0c5.CEL
Outputting Cell d04con03yd0c7.CEL
Outputting Cell d04nak24yn0c0.CEL
Outputting Cell d04ann03yd0f7.CEL
Outputting Cell d04ann03yn0c0.CEL
Outputting Cell d04non02ln0c0.CEL
Outputting Cell d04oan01wn0a5.CEL
Outputting Cell d04xob03nn0b0.CEL
Outputting Cell d04mkn22ln0a5.CEL
Outputting Cell d04nan03yn0c0.CEL
Won't output fdkex's fill cell, since FILL view is non-existent.
Outputting Cell fdkex.CEL
Outputting Cell d04nan03yn0d0.CEL
Outputting Cell d04xnb02ln0b5.CEL
Outputting Cell d04mkn22ln0b5.CEL
Outputting Cell d04fyj03yd0b0.CEL
Outputting Cell d04con01yn0c0.CEL
Outputting Cell d04con03wn0c0.CEL
Outputting Cell d04ann02yd0h7.CEL
Outputting Cell d04rrb22ln0b5.CEL
Outputting Cell d04fky00wd0a5.CEL
Outputting Cell d04nob03yn0b0.CEL
Outputting Cell d04xob02ln0a5.CEL
Outputting Cell d04nob02yn0c0.CEL
Outputting Cell d04con03yd0d7.CEL
Outputting Cell d04ltn80ld0e0.CEL
Outputting Cell d04ann02wn0b5.CEL
Outputting Cell d04con02yn0b0.CEL
Outputting Cell d04inn00yd0i0.CEL
Outputting Cell d04qin00nd0q0.CEL
Outputting Cell d04ann02yn0e0.CEL
Outputting Cell d04nan04yn0c0.CEL
Outputting Cell d04ann03yn0d0.CEL
Outputting Cell d04ann04yn0c0.CEL
Outputting Cell d04nan02wn0b5.CEL
Outputting Cell d04ann02yn0b3.CEL
Outputting Cell d04xnb02nn0b3.CEL
Outputting Cell d04nob02yn0d0.CEL
Outputting Cell d04xob03nn0d0.CEL
Outputting Cell d04xnb02nn0a5.CEL
Outputting Cell d04nan03yn0e0.CEL
Outputting Cell d04non02nn0c0.CEL
Outputting Cell d04con03yn0b0.CEL
Outputting Cell d04mkn22nn0a5.CEL
Outputting Cell d04nan02wn0b6.CEL
Outputting Cell d04fyj03yd0c0.CEL
Outputting Cell d04non02nd0h5.CEL
Outputting Cell d04con02yn0c0.CEL
Outputting Cell d04ann02yn0a5.CEL
Outputting Cell d04xob02ln0b5.CEL
Outputting Cell d04con01yn0d0.CEL
Outputting Cell d04qno02nd0c7.CEL
Outputting Cell d04oan01yn0a5.CEL
Outputting Cell d04ann02yn0b4.CEL
Outputting Cell d04nan02yn0f0.CEL
Outputting Cell d04aon01yn0a5.CEL
Outputting Cell d04mbn22yn0d0.CEL
Outputting Cell d04nan04yn0d0.CEL
Outputting Cell d04fky00yd0e0.CEL
Outputting Cell d04aon03yn0d0.CEL
Outputting Cell d04non02ln0b3.CEL
Outputting Cell d04ann02yn0f0.CEL
Outputting Cell d04ann02wn0b6.CEL
Outputting Cell d04xnb02nn0b4.CEL
Outputting Cell d04xob03ln0a5.CEL
Outputting Cell d04aon03wn0a5.CEL
Outputting Cell d04inn00yd0c7.CEL
Outputting Cell d04xnb02nn0b5.CEL
Outputting Cell d04xob02nn0a5.CEL
Outputting Cell d04non02nn0d0.CEL
Outputting Cell d04nan04yn0e0.CEL
Outputting Cell d04oan01yn0b5.CEL
Outputting Cell d04nan02yn0b5.CEL
Outputting Cell d04con03yn0c0.CEL
Outputting Cell d04con02yn0d0.CEL
Outputting Cell d04nan03yn0f0.CEL
Outputting Cell d04kok01wn0b0.CEL
Outputting Cell d04ann02yn0b5.CEL
Outputting Cell d04mkn22nn0b5.CEL
Outputting Cell d04ann03yn0a5.CEL
Outputting Cell d04aon01yn0b5.CEL
Outputting Cell d04gnc01lnz00.CEL
Outputting Cell d04non02yd0c0.CEL
Outputting Cell d04nak24yn0f0.CEL
Outputting Cell d04nob03yn0d0.CEL
Outputting Cell d04inn00wd0f7.CEL
Outputting Cell d04ann03yn0f0.CEL
Outputting Cell d04nan04wn0b5.CEL
Outputting Cell d04fky00yd0a5.CEL
Outputting Cell d04xob02nn0b5.CEL
Outputting Cell d04xob03nn0a5.CEL
Outputting Cell d04nob02yn0f0.CEL
Outputting Cell d04ann02yn0e3.CEL
Outputting Cell d04nan03yn0b5.CEL
Outputting Cell d04aon03yn0a5.CEL
Outputting Cell d04mbn22yn0a5.CEL
Outputting Cell d04con01yn0f0.CEL
Outputting Cell d04ann02yn0b6.CEL
Outputting Cell d04nan02yn0b6.CEL
Outputting Cell d04non02yd0d0.CEL
Outputting Cell d04fky00yd0g0.CEL
Outputting Cell d04inn00wn0d0.CEL
Outputting Cell d04ann03yn0b5.CEL
Outputting Cell d04con03yn0d0.CEL
Outputting Cell d04non02ln0b5.CEL
Outputting Cell d04non02nn0b3.CEL
Outputting Cell d04non02wd0f0.CEL
Outputting Cell d04non02nn0e0.CEL
Outputting Cell d04aon03yn0f0.CEL
Outputting Cell d04nan04yn0f0.CEL
Outputting Cell d04non02nn0f0.CEL
Outputting Cell d04con04yn0d0.CEL
Outputting Cell d04xob03nn0b5.CEL
Outputting Cell d04nan02yn0d5.CEL
Outputting Cell d04orn02nn0b0.CEL
Outputting Cell d04nob02yn0b5.CEL
Outputting Cell d04kok01yn0b0.CEL
Outputting Cell d04inn00yd0f7.CEL
Outputting Cell d04xnb02yd0h0.CEL
Outputting Cell d04nan04yn0b5.CEL
Outputting Cell d04fyj43yd0b0.CEL
Outputting Cell d04mkn22wd0c7.CEL
Outputting Cell d04aon03yn0b5.CEL
Outputting Cell d04inn00wn0b3.CEL
Outputting Cell d04xob02yd0h0.CEL
Outputting Cell d04non02yd0f0.CEL
Outputting Cell d04non02ln0b7.CEL
Outputting Cell d04fyj03yd0g0.CEL
Outputting Cell d04inn00wn0a5.CEL
Outputting Cell d04fyj43yd0c0.CEL
Outputting Cell d04nob03yn0b5.CEL
Outputting Cell d04non03nn0f0.CEL
Outputting Cell d04inn00yn0d0.CEL
Outputting Cell d04xnb02yd0i0.CEL
Outputting Cell d04mkn22yd0d5.CEL
Outputting Cell d04non02nn0b5.CEL
Outputting Cell d04xnk04ld0f5.CEL
Outputting Cell d04non02wd0c5.CEL
Outputting Cell d04orn02nn0c0.CEL
Outputting Cell d04non02ln0d5.CEL
Outputting Cell d04bar01nnz04.CEL
Outputting Cell d04bar00nnz32.CEL
Outputting Cell d04non03nn0b5.CEL
Outputting Cell d04inn00wn0b5.CEL
Outputting Cell d04con04yn0f0.CEL
Outputting Cell d04mkn22yd0c7.CEL
Outputting Cell d04non02yd0g0.CEL
Outputting Cell d04inn00yn0b3.CEL
Outputting Cell d04kok01yn0d0.CEL
Outputting Cell d04xnk04ln0b0.CEL
Outputting Cell d04non02nn0c5.CEL
Outputting Cell d04orn02ln0a5.CEL
Outputting Cell d04inn00yn0a5.CEL
Outputting Cell d04non02nn0d5.CEL
Outputting Cell d04non02nn0b7.CEL
Outputting Cell d04non04nn0b5.CEL
Outputting Cell d04xnk04ln0c0.CEL
Outputting Cell d04xnb03yd0c7.CEL
Outputting Cell d04xnb03yd0g3.CEL
Outputting Cell d04xob02yd0c7.CEL
Outputting Cell d04non02yd0c5.CEL
Outputting Cell d04non03yd0g0.CEL
Outputting Cell d04inn00wn0c5.CEL
Outputting Cell d04nan04yn0e5.CEL
Outputting Cell d04con04yn0b5.CEL
Outputting Cell d04xob03yd0c7.CEL
Outputting Cell d04xnk04ln0d0.CEL
Outputting Cell d04inn00yn0b5.CEL
Outputting Cell d04mkn22yn0b0.CEL
Outputting Cell d04xnb02yn0b0.CEL
Outputting Cell d04non02yd0i0.CEL
Outputting Cell d04kok01yn0f0.CEL
Outputting Cell d04inn00yd0q0.CEL
Outputting Cell d04xnk04nn0b0.CEL
Outputting Cell d04orn02nn0a5.CEL
Outputting Cell d04xnb02wn0d0.CEL
Outputting Cell d04qfd02nnz00.CEL
Warning: layerNumber 137 does not exist or is out of range. (MWLIBP-311)
Outputting Cell d04rrb22yn0b0.CEL
Outputting Cell d04bar01nnz16.CEL
Outputting Cell d04xnk04nn0c0.CEL
Outputting Cell d04fyj43yd0g0.CEL
Outputting Cell d04non02nn0f5.CEL
Outputting Cell d04orn02wd0c5.CEL
Outputting Cell d04inn00yn0c5.CEL
Outputting Cell d04xob02yn0b0.CEL
Outputting Cell d04non02yd0c7.CEL
Outputting Cell d04xnb02yn0c0.CEL
Outputting Cell d04xnb03yn0b0.CEL
Outputting Cell d04inn00yn0e3.CEL
Outputting Cell d04mkn22yn0c0.CEL
Outputting Cell d04xnk04ln0e0.CEL
Outputting Cell d04xob02wn0d0.CEL
Outputting Cell d04orn02yd0c3.CEL
Outputting Cell d04bar01nnz08.CEL
Outputting Cell d04xnk04nn0d0.CEL
Outputting Cell d04xnb02wn0a5.CEL
Outputting Cell d04rrb22wn0a5.CEL
Outputting Cell d04xnb02yn0d0.CEL
Outputting Cell d04non02yd0f5.CEL
Outputting Cell d04xob03yd0g5.CEL
Outputting Cell d04mkn22yn0d0.CEL
Outputting Cell d04xob03yn0b0.CEL
Outputting Cell d04xnk04ln0a5.CEL
Outputting Cell d04xob02yn0c0.CEL
Outputting Cell d04non02wd0h5.CEL
Outputting Cell d04mkn22wn0a5.CEL
Outputting Cell d04non02wn0c0.CEL
Outputting Cell d04inn00wn0f5.CEL
Outputting Cell d04non02wd0f7.CEL
Outputting Cell d04bar00nnz64.CEL
Outputting Cell d04xnb02wn0b5.CEL
Outputting Cell d04rrb22wn0b5.CEL
Outputting Cell d04xob02wn0a5.CEL
Outputting Cell d04xnb02yn0e0.CEL
Outputting Cell d04tap02ldz05.CEL
Outputting Cell d04bar01nnz64.CEL
Outputting Cell d04xnb03yn0d0.CEL
Outputting Cell d04xob02yn0d0.CEL
Outputting Cell d04orn02yd0c5.CEL
Outputting Cell d04xnb02yn0b3.CEL
Outputting Cell d04xob03yn0c0.CEL
Outputting Cell d04mkn22wn0b5.CEL
Outputting Cell d04xnk04ln0b5.CEL
Outputting Cell d04xnk04nn0e0.CEL
Outputting Cell d04dcp00wdz64.CEL
Outputting Cell d04xnb02yn0a5.CEL
Outputting Cell d04non02yd0h5.CEL
Outputting Cell d04xob03yn0d0.CEL
Outputting Cell d04non02yd0f7.CEL
Outputting Cell d04xob02yn0e0.CEL
Outputting Cell d04non02wn0b3.CEL
Outputting Cell d04non02yn0c0.CEL
Outputting Cell d04orn02yd0i0.CEL
Outputting Cell d04rrb22yn0a5.CEL
Outputting Cell d04mkn22yn0a5.CEL
Outputting Cell d04xnb02yn0b4.CEL
Outputting Cell d04xnb03yn0e0.CEL
Outputting Cell d04orn02yd0d5.CEL
Outputting Cell d04xnk04nn0a5.CEL
Outputting Cell d04xnb02yn0f0.CEL
Outputting Cell d04inn00wn0h5.CEL
Outputting Cell d04xob02yn0b3.CEL
Outputting Cell d04xnb02yn0b5.CEL
Outputting Cell d04xob02yn0a5.CEL
Outputting Cell d04xob03yn0e0.CEL
Outputting Cell d04xnb02yn0g0.CEL
Outputting Cell d04ltn80yd0e0.CEL
Outputting Cell d04non02yn0d0.CEL
Outputting Cell d04orn02wn0b0.CEL
Outputting Cell d04mkn22yn0b5.CEL
Outputting Cell d04inn00yd0o7.CEL
Outputting Cell d04xob02yn0b4.CEL
Outputting Cell d04xnk04nn0b5.CEL
Outputting Cell d04xob02yn0f0.CEL
Outputting Cell d04xob02yn0b5.CEL
Outputting Cell d04xob03yn0a5.CEL
Outputting Cell d04non02yn0e0.CEL
Outputting Cell d04ltn80yd0a5.CEL
Outputting Cell d04xnb03yn0b5.CEL
Outputting Cell d04xok04nn0b5.CEL
Outputting Cell d04xob02yn0g0.CEL
Outputting Cell d04non02yn0b3.CEL
Outputting Cell d04non02wn0b5.CEL
Outputting Cell d04non04yn0c0.CEL
Outputting Cell d04inn00yn0h5.CEL
Outputting Cell d04xob03yn0b5.CEL
Outputting Cell d04orn02yn0b0.CEL
Outputting Cell d04xob03yn0g0.CEL
Outputting Cell d04non02yn0f0.CEL
Outputting Cell d04xnb02yn0b7.CEL
Outputting Cell d04ltn80yd0g0.CEL
Outputting Cell d04inn00yn0i5.CEL
Outputting Cell d04dcp00wnz04.CEL
Outputting Cell d04non02wn0b7.CEL
Outputting Cell d04orn02yd0f7.CEL
Outputting Cell d04orn02yn0c0.CEL
Outputting Cell d04non02yn0b5.CEL
Outputting Cell d04orn04wn0c0.CEL
Outputting Cell d04xob02yn0b7.CEL
Outputting Cell d04xnk04yd0e5.CEL
Outputting Cell d04non02yn0c5.CEL
Outputting Cell d04orn02yn0d0.CEL
Outputting Cell d04orn02wn0a5.CEL
Outputting Cell d04non02yn0b7.CEL
Outputting Cell d04orn02wn0b5.CEL
Outputting Cell d04non02yn0d5.CEL
Outputting Cell d04xnk04yd0f5.CEL
Outputting Cell d04orn04yn0c0.CEL
Outputting Cell d04spc00nnz01.CEL
Outputting Cell fdk73d84_asic_halo_hhb.CEL
Outputting Cell d04xnk04yn0b0.CEL
Outputting Cell d04non02yn0e5.CEL
Outputting Cell d04orn02yn0a5.CEL
Outputting Cell d04orn02yn0f0.CEL
Outputting Cell d04spc00nnz02.CEL
Outputting Cell d04dcp00wnz08.CEL
Outputting Cell d04xnk04yn0c0.CEL
Outputting Cell d04non02yn0f5.CEL
Outputting Cell fdk73d84_asic_halo_hib.CEL
Outputting Cell fdk73d84_asic_halo_hhc.CEL
Outputting Cell d04orn02yn0b5.CEL
Outputting Cell d04spc00nnz03.CEL
Outputting Cell d04xnk04yn0d0.CEL
Outputting Cell fdk73d84_asic_halo_hic.CEL
Outputting Cell d04xok04yn0c0.CEL
Outputting Cell d04xnk04yn0e0.CEL
Outputting Cell d04xnk04wn0b5.CEL
Outputting Cell d04xnk04yn0a5.CEL
Outputting Cell d04xnk04yn0f0.CEL
Outputting Cell d04xnk04yn0b5.CEL
Outputting Cell d04tih00wnz00.CEL
Outputting Cell d04bfn00lduk0.CEL
Outputting Cell d04bfn00nduk0.CEL
Outputting Cell fdk73d84_asic_halo_hvn.CEL
Outputting Cell d04bfn00lnuc0.CEL
Outputting Cell d04bfn00nnuc0.CEL
Outputting Cell d04bfn00nduo0.CEL
Outputting Cell d04bfn00nnub4.CEL
Outputting Cell d04bfn00nnub5.CEL
Outputting Cell d04bfn00lnud5.CEL
Outputting Cell d04bfn00wduh0.CEL
Outputting Cell d04bfn00nnue3.CEL
Outputting Cell d04bfn00nnud5.CEL
Outputting Cell d04bfn00yduh0.CEL
Outputting Cell d04bfn00wduk0.CEL
Outputting Cell d04bfn00yduk0.CEL
Outputting Cell d04inn00ldui0.CEL
Outputting Cell d04nan03nnuc0.CEL
Outputting Cell d04inn00ndui0.CEL
Outputting Cell d04bfn00ynuc0.CEL
Outputting Cell d04bfn00wnub4.CEL
Outputting Cell d04bfn00wnub5.CEL
Outputting Cell d04bfn00yduo0.CEL
Outputting Cell d04bfn00ynub3.CEL
Outputting Cell d04inn00lnud0.CEL
Outputting Cell d04bfn00wnue3.CEL
Outputting Cell d04bfn00ynub4.CEL
Outputting Cell d04bfn00ynub5.CEL
Outputting Cell d04bfn00wnud5.CEL
Outputting Cell d04inn00nnud0.CEL
Outputting Cell d04bfn00ynue3.CEL
Outputting Cell d04bfn00ynud5.CEL
Outputting Cell d04inn00nduq0.CEL
Outputting Cell d04inn00nnuc5.CEL
Outputting Cell d04inn00nnue3.CEL
Outputting Cell d04inn00wdui0.CEL
Outputting Cell d04nan03ynuc0.CEL
Outputting Cell d04inn00lnuf5.CEL
Outputting Cell d04inn00ydui0.CEL
Outputting Cell d04inn00nnuf5.CEL
Outputting Cell d04inn00nduo7.CEL
Outputting Cell d04inn00nnuh5.CEL
Outputting Cell d04inn00wnud0.CEL
Outputting Cell d04inn00wnub3.CEL
Outputting Cell d04inn00ynud0.CEL
Outputting Cell d04inn00wduq0.CEL
Outputting Cell d04inn00ynub3.CEL
Outputting Cell d04inn00wnuc5.CEL
Outputting Cell d04inn00wnue3.CEL
Outputting Cell d04inn00yduq0.CEL
Outputting Cell d04inn00ynuc5.CEL
Outputting Cell d04inn00ynue3.CEL
Outputting Cell d04inn00ynuf5.CEL
Outputting Cell d04inn00yduo7.CEL
Outputting Cell d04inn00ynuh5.CEL
Outputting Cell d04inn00ynui5.CEL
====> TOTAL CELLS OUTPUT: 839 <====
Outputting Contact XVIA0AX
Outputting Contact XVIA0CX
Outputting Contact XVIA1A
Outputting Contact XVIA1F
Outputting Contact XVIA0A
Outputting Contact XVIA0B
Outputting Contact XVIA8A
Outputting Contact XVIA2A
Outputting Contact XVIA6A44
Outputting Contact XVIA4O
Outputting Contact XVIA2O
Outputting Contact XVIA3S
Outputting Contact XVIA3O
Outputting Contact XVIA7F
Outputting Contact XVIA1F_PG
Outputting Contact XVIA5MP_84
Outputting Contact XVIA1A_DA
Outputting Contact XVIA1A_DB
Outputting Contact XVIA1A_DC
Outputting Contact XVIA2A_DB
Outputting Contact XVIA2A_DC
Outputting Contact XVIA2C_DA
Outputting Contact XVIA2C_DB
Outputting Contact XVIA2C_DC
Outputting Contact XVIA3C_DB
Outputting Contact XVIA3C_DC
Outputting Contact XVIA3C_32_DC
Outputting Contact XVIA4A_32_DA
Outputting Contact XVIA4A_32_DB
Outputting Contact XVIA4A_32_DC
Outputting Contact XVIA4C_DC
Outputting Contact XVIA6A44_DA
Outputting Contact XVIA6A44_DB
Outputting Contact XVIA6A44_DC
Outputting Contact XVIA6F_108
Outputting Contact XVIA5B_DA
Outputting Contact XVIA5B_DB
Outputting Contact XVIA5B_DC
Outputting Contact XVIA5B_44_DA
Outputting Contact XVIA5B_44_DC
Outputting Contact XVIA7F_DA
Outputting Contact XVIA1HL
Outputting Contact XVIA7F_DC
Outputting Contact XVIA7D_330_276_1_3
write_oasis completed successfully!
==>INFORMATION: Output file: outputs/fdkex.adr.oas
==>INFORMATION: Generating an output def
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing NONDEFAULTRULES statement (DDEFW-014)
Information: Completed NONDEFAULTRULES statement  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/229189 (DDEFW-015)
Information: Completed COMPONENTS 2000/229189 (DDEFW-015)
Information: Completed COMPONENTS 3000/229189 (DDEFW-015)
Information: Completed COMPONENTS 4000/229189 (DDEFW-015)
Information: Completed COMPONENTS 5000/229189 (DDEFW-015)
Information: Completed COMPONENTS 6000/229189 (DDEFW-015)
Information: Completed COMPONENTS 7000/229189 (DDEFW-015)
Information: Completed COMPONENTS 8000/229189 (DDEFW-015)
Information: Completed COMPONENTS 9000/229189 (DDEFW-015)
Information: Completed COMPONENTS 10000/229189 (DDEFW-015)
Information: Completed COMPONENTS 11000/229189 (DDEFW-015)
Information: Completed COMPONENTS 12000/229189 (DDEFW-015)
Information: Completed COMPONENTS 13000/229189 (DDEFW-015)
Information: Completed COMPONENTS 14000/229189 (DDEFW-015)
Information: Completed COMPONENTS 15000/229189 (DDEFW-015)
Information: Completed COMPONENTS 16000/229189 (DDEFW-015)
Information: Completed COMPONENTS 17000/229189 (DDEFW-015)
Information: Completed COMPONENTS 18000/229189 (DDEFW-015)
Information: Completed COMPONENTS 19000/229189 (DDEFW-015)
Information: Completed COMPONENTS 20000/229189 (DDEFW-015)
Information: Completed COMPONENTS 21000/229189 (DDEFW-015)
Information: Completed COMPONENTS 22000/229189 (DDEFW-015)
Information: Completed COMPONENTS 23000/229189 (DDEFW-015)
Information: Completed COMPONENTS 24000/229189 (DDEFW-015)
Information: Completed COMPONENTS 25000/229189 (DDEFW-015)
Information: Completed COMPONENTS 26000/229189 (DDEFW-015)
Information: Completed COMPONENTS 27000/229189 (DDEFW-015)
Information: Completed COMPONENTS 28000/229189 (DDEFW-015)
Information: Completed COMPONENTS 29000/229189 (DDEFW-015)
Information: Completed COMPONENTS 30000/229189 (DDEFW-015)
Information: Completed COMPONENTS 31000/229189 (DDEFW-015)
Information: Completed COMPONENTS 32000/229189 (DDEFW-015)
Information: Completed COMPONENTS 33000/229189 (DDEFW-015)
Information: Completed COMPONENTS 34000/229189 (DDEFW-015)
Information: Completed COMPONENTS 35000/229189 (DDEFW-015)
Information: Completed COMPONENTS 36000/229189 (DDEFW-015)
Information: Completed COMPONENTS 37000/229189 (DDEFW-015)
Information: Completed COMPONENTS 38000/229189 (DDEFW-015)
Information: Completed COMPONENTS 39000/229189 (DDEFW-015)
Information: Completed COMPONENTS 40000/229189 (DDEFW-015)
Information: Completed COMPONENTS 41000/229189 (DDEFW-015)
Information: Completed COMPONENTS 42000/229189 (DDEFW-015)
Information: Completed COMPONENTS 43000/229189 (DDEFW-015)
Information: Completed COMPONENTS 44000/229189 (DDEFW-015)
Information: Completed COMPONENTS 45000/229189 (DDEFW-015)
Information: Completed COMPONENTS 46000/229189 (DDEFW-015)
Information: Completed COMPONENTS 47000/229189 (DDEFW-015)
Information: Completed COMPONENTS 48000/229189 (DDEFW-015)
Information: Completed COMPONENTS 49000/229189 (DDEFW-015)
Information: Completed COMPONENTS 50000/229189 (DDEFW-015)
Information: Completed COMPONENTS 51000/229189 (DDEFW-015)
Information: Completed COMPONENTS 52000/229189 (DDEFW-015)
Information: Completed COMPONENTS 53000/229189 (DDEFW-015)
Information: Completed COMPONENTS 54000/229189 (DDEFW-015)
Information: Completed COMPONENTS 55000/229189 (DDEFW-015)
Information: Completed COMPONENTS 56000/229189 (DDEFW-015)
Information: Completed COMPONENTS 57000/229189 (DDEFW-015)
Information: Completed COMPONENTS 58000/229189 (DDEFW-015)
Information: Completed COMPONENTS 59000/229189 (DDEFW-015)
Information: Completed COMPONENTS 60000/229189 (DDEFW-015)
Information: Completed COMPONENTS 61000/229189 (DDEFW-015)
Information: Completed COMPONENTS 62000/229189 (DDEFW-015)
Information: Completed COMPONENTS 63000/229189 (DDEFW-015)
Information: Completed COMPONENTS 64000/229189 (DDEFW-015)
Information: Completed COMPONENTS 65000/229189 (DDEFW-015)
Information: Completed COMPONENTS 66000/229189 (DDEFW-015)
Information: Completed COMPONENTS 67000/229189 (DDEFW-015)
Information: Completed COMPONENTS 68000/229189 (DDEFW-015)
Information: Completed COMPONENTS 69000/229189 (DDEFW-015)
Information: Completed COMPONENTS 70000/229189 (DDEFW-015)
Information: Completed COMPONENTS 71000/229189 (DDEFW-015)
Information: Completed COMPONENTS 72000/229189 (DDEFW-015)
Information: Completed COMPONENTS 73000/229189 (DDEFW-015)
Information: Completed COMPONENTS 74000/229189 (DDEFW-015)
Information: Completed COMPONENTS 75000/229189 (DDEFW-015)
Information: Completed COMPONENTS 76000/229189 (DDEFW-015)
Information: Completed COMPONENTS 77000/229189 (DDEFW-015)
Information: Completed COMPONENTS 78000/229189 (DDEFW-015)
Information: Completed COMPONENTS 79000/229189 (DDEFW-015)
Information: Completed COMPONENTS 80000/229189 (DDEFW-015)
Information: Completed COMPONENTS 81000/229189 (DDEFW-015)
Information: Completed COMPONENTS 82000/229189 (DDEFW-015)
Information: Completed COMPONENTS 83000/229189 (DDEFW-015)
Information: Completed COMPONENTS 84000/229189 (DDEFW-015)
Information: Completed COMPONENTS 85000/229189 (DDEFW-015)
Information: Completed COMPONENTS 86000/229189 (DDEFW-015)
Information: Completed COMPONENTS 87000/229189 (DDEFW-015)
Information: Completed COMPONENTS 88000/229189 (DDEFW-015)
Information: Completed COMPONENTS 89000/229189 (DDEFW-015)
Information: Completed COMPONENTS 90000/229189 (DDEFW-015)
Information: Completed COMPONENTS 91000/229189 (DDEFW-015)
Information: Completed COMPONENTS 92000/229189 (DDEFW-015)
Information: Completed COMPONENTS 93000/229189 (DDEFW-015)
Information: Completed COMPONENTS 94000/229189 (DDEFW-015)
Information: Completed COMPONENTS 95000/229189 (DDEFW-015)
Information: Completed COMPONENTS 96000/229189 (DDEFW-015)
Information: Completed COMPONENTS 97000/229189 (DDEFW-015)
Information: Completed COMPONENTS 98000/229189 (DDEFW-015)
Information: Completed COMPONENTS 99000/229189 (DDEFW-015)
Information: Completed COMPONENTS 100000/229189 (DDEFW-015)
Information: Completed COMPONENTS 101000/229189 (DDEFW-015)
Information: Completed COMPONENTS 102000/229189 (DDEFW-015)
Information: Completed COMPONENTS 103000/229189 (DDEFW-015)
Information: Completed COMPONENTS 104000/229189 (DDEFW-015)
Information: Completed COMPONENTS 105000/229189 (DDEFW-015)
Information: Completed COMPONENTS 106000/229189 (DDEFW-015)
Information: Completed COMPONENTS 107000/229189 (DDEFW-015)
Information: Completed COMPONENTS 108000/229189 (DDEFW-015)
Information: Completed COMPONENTS 109000/229189 (DDEFW-015)
Information: Completed COMPONENTS 110000/229189 (DDEFW-015)
Information: Completed COMPONENTS 111000/229189 (DDEFW-015)
Information: Completed COMPONENTS 112000/229189 (DDEFW-015)
Information: Completed COMPONENTS 113000/229189 (DDEFW-015)
Information: Completed COMPONENTS 114000/229189 (DDEFW-015)
Information: Completed COMPONENTS 115000/229189 (DDEFW-015)
Information: Completed COMPONENTS 116000/229189 (DDEFW-015)
Information: Completed COMPONENTS 117000/229189 (DDEFW-015)
Information: Completed COMPONENTS 118000/229189 (DDEFW-015)
Information: Completed COMPONENTS 119000/229189 (DDEFW-015)
Information: Completed COMPONENTS 120000/229189 (DDEFW-015)
Information: Completed COMPONENTS 121000/229189 (DDEFW-015)
Information: Completed COMPONENTS 122000/229189 (DDEFW-015)
Information: Completed COMPONENTS 123000/229189 (DDEFW-015)
Information: Completed COMPONENTS 124000/229189 (DDEFW-015)
Information: Completed COMPONENTS 125000/229189 (DDEFW-015)
Information: Completed COMPONENTS 126000/229189 (DDEFW-015)
Information: Completed COMPONENTS 127000/229189 (DDEFW-015)
Information: Completed COMPONENTS 128000/229189 (DDEFW-015)
Information: Completed COMPONENTS 129000/229189 (DDEFW-015)
Information: Completed COMPONENTS 130000/229189 (DDEFW-015)
Information: Completed COMPONENTS 131000/229189 (DDEFW-015)
Information: Completed COMPONENTS 132000/229189 (DDEFW-015)
Information: Completed COMPONENTS 133000/229189 (DDEFW-015)
Information: Completed COMPONENTS 134000/229189 (DDEFW-015)
Information: Completed COMPONENTS 135000/229189 (DDEFW-015)
Information: Completed COMPONENTS 136000/229189 (DDEFW-015)
Information: Completed COMPONENTS 137000/229189 (DDEFW-015)
Information: Completed COMPONENTS 138000/229189 (DDEFW-015)
Information: Completed COMPONENTS 139000/229189 (DDEFW-015)
Information: Completed COMPONENTS 140000/229189 (DDEFW-015)
Information: Completed COMPONENTS 141000/229189 (DDEFW-015)
Information: Completed COMPONENTS 142000/229189 (DDEFW-015)
Information: Completed COMPONENTS 143000/229189 (DDEFW-015)
Information: Completed COMPONENTS 144000/229189 (DDEFW-015)
Information: Completed COMPONENTS 145000/229189 (DDEFW-015)
Information: Completed COMPONENTS 146000/229189 (DDEFW-015)
Information: Completed COMPONENTS 147000/229189 (DDEFW-015)
Information: Completed COMPONENTS 148000/229189 (DDEFW-015)
Information: Completed COMPONENTS 149000/229189 (DDEFW-015)
Information: Completed COMPONENTS 150000/229189 (DDEFW-015)
Information: Completed COMPONENTS 151000/229189 (DDEFW-015)
Information: Completed COMPONENTS 152000/229189 (DDEFW-015)
Information: Completed COMPONENTS 153000/229189 (DDEFW-015)
Information: Completed COMPONENTS 154000/229189 (DDEFW-015)
Information: Completed COMPONENTS 155000/229189 (DDEFW-015)
Information: Completed COMPONENTS 156000/229189 (DDEFW-015)
Information: Completed COMPONENTS 157000/229189 (DDEFW-015)
Information: Completed COMPONENTS 158000/229189 (DDEFW-015)
Information: Completed COMPONENTS 159000/229189 (DDEFW-015)
Information: Completed COMPONENTS 160000/229189 (DDEFW-015)
Information: Completed COMPONENTS 161000/229189 (DDEFW-015)
Information: Completed COMPONENTS 162000/229189 (DDEFW-015)
Information: Completed COMPONENTS 163000/229189 (DDEFW-015)
Information: Completed COMPONENTS 164000/229189 (DDEFW-015)
Information: Completed COMPONENTS 165000/229189 (DDEFW-015)
Information: Completed COMPONENTS 166000/229189 (DDEFW-015)
Information: Completed COMPONENTS 167000/229189 (DDEFW-015)
Information: Completed COMPONENTS 168000/229189 (DDEFW-015)
Information: Completed COMPONENTS 169000/229189 (DDEFW-015)
Information: Completed COMPONENTS 170000/229189 (DDEFW-015)
Information: Completed COMPONENTS 171000/229189 (DDEFW-015)
Information: Completed COMPONENTS 172000/229189 (DDEFW-015)
Information: Completed COMPONENTS 173000/229189 (DDEFW-015)
Information: Completed COMPONENTS 174000/229189 (DDEFW-015)
Information: Completed COMPONENTS 175000/229189 (DDEFW-015)
Information: Completed COMPONENTS 176000/229189 (DDEFW-015)
Information: Completed COMPONENTS 177000/229189 (DDEFW-015)
Information: Completed COMPONENTS 178000/229189 (DDEFW-015)
Information: Completed COMPONENTS 179000/229189 (DDEFW-015)
Information: Completed COMPONENTS 180000/229189 (DDEFW-015)
Information: Completed COMPONENTS 181000/229189 (DDEFW-015)
Information: Completed COMPONENTS 182000/229189 (DDEFW-015)
Information: Completed COMPONENTS 183000/229189 (DDEFW-015)
Information: Completed COMPONENTS 184000/229189 (DDEFW-015)
Information: Completed COMPONENTS 185000/229189 (DDEFW-015)
Information: Completed COMPONENTS 186000/229189 (DDEFW-015)
Information: Completed COMPONENTS 187000/229189 (DDEFW-015)
Information: Completed COMPONENTS 188000/229189 (DDEFW-015)
Information: Completed COMPONENTS 189000/229189 (DDEFW-015)
Information: Completed COMPONENTS 190000/229189 (DDEFW-015)
Information: Completed COMPONENTS 191000/229189 (DDEFW-015)
Information: Completed COMPONENTS 192000/229189 (DDEFW-015)
Information: Completed COMPONENTS 193000/229189 (DDEFW-015)
Information: Completed COMPONENTS 194000/229189 (DDEFW-015)
Information: Completed COMPONENTS 195000/229189 (DDEFW-015)
Information: Completed COMPONENTS 196000/229189 (DDEFW-015)
Information: Completed COMPONENTS 197000/229189 (DDEFW-015)
Information: Completed COMPONENTS 198000/229189 (DDEFW-015)
Information: Completed COMPONENTS 199000/229189 (DDEFW-015)
Information: Completed COMPONENTS 200000/229189 (DDEFW-015)
Information: Completed COMPONENTS 201000/229189 (DDEFW-015)
Information: Completed COMPONENTS 202000/229189 (DDEFW-015)
Information: Completed COMPONENTS 203000/229189 (DDEFW-015)
Information: Completed COMPONENTS 204000/229189 (DDEFW-015)
Information: Completed COMPONENTS 205000/229189 (DDEFW-015)
Information: Completed COMPONENTS 206000/229189 (DDEFW-015)
Information: Completed COMPONENTS 207000/229189 (DDEFW-015)
Information: Completed COMPONENTS 208000/229189 (DDEFW-015)
Information: Completed COMPONENTS 209000/229189 (DDEFW-015)
Information: Completed COMPONENTS 210000/229189 (DDEFW-015)
Information: Completed COMPONENTS 211000/229189 (DDEFW-015)
Information: Completed COMPONENTS 212000/229189 (DDEFW-015)
Information: Completed COMPONENTS 213000/229189 (DDEFW-015)
Information: Completed COMPONENTS 214000/229189 (DDEFW-015)
Information: Completed COMPONENTS 215000/229189 (DDEFW-015)
Information: Completed COMPONENTS 216000/229189 (DDEFW-015)
Information: Completed COMPONENTS 217000/229189 (DDEFW-015)
Information: Completed COMPONENTS 218000/229189 (DDEFW-015)
Information: Completed COMPONENTS 219000/229189 (DDEFW-015)
Information: Completed COMPONENTS 220000/229189 (DDEFW-015)
Information: Completed COMPONENTS 221000/229189 (DDEFW-015)
Information: Completed COMPONENTS 222000/229189 (DDEFW-015)
Information: Completed COMPONENTS 223000/229189 (DDEFW-015)
Information: Completed COMPONENTS 224000/229189 (DDEFW-015)
Information: Completed COMPONENTS 225000/229189 (DDEFW-015)
Information: Completed COMPONENTS 226000/229189 (DDEFW-015)
Information: Completed COMPONENTS 227000/229189 (DDEFW-015)
Information: Completed COMPONENTS 228000/229189 (DDEFW-015)
Information: Completed COMPONENTS 229000/229189 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS 1000/1039 (DDEFW-015)
Information: Completed PINS section  (DDEFW-016)
Information: Completed BLOCKAGES section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS 1000/4955 (DDEFW-015)
Warning: Undefined layer id '5'. (DDEFW-004)
Warning: Undefined layer id '5'. (DDEFW-004)
Warning: Undefined layer id '5'. (DDEFW-004)
Warning: Undefined layer id '5'. (DDEFW-004)
Warning: Undefined layer id '5'. (DDEFW-004)
Warning: Undefined layer id '5'. (DDEFW-004)
Warning: Undefined layer id '5'. (DDEFW-004)
Warning: Undefined layer id '5'. (DDEFW-004)
Warning: Undefined layer id '5'. (DDEFW-004)
Warning: Undefined layer id '5'. (DDEFW-004)
Note - message 'DDEFW-004' limit (10) exceeded.  Remainder will be suppressed.
Information: Completed SPECIALNETS 2000/4955 (DDEFW-015)
Information: Completed SPECIALNETS 3000/4955 (DDEFW-015)
Information: Completed SPECIALNETS 4000/4955 (DDEFW-015)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/59426 (DDEFW-015)
Information: Completed NETS 2000/59426 (DDEFW-015)
Information: Completed NETS 3000/59426 (DDEFW-015)
Information: Completed NETS 4000/59426 (DDEFW-015)
Information: Completed NETS 5000/59426 (DDEFW-015)
Information: Completed NETS 6000/59426 (DDEFW-015)
Information: Completed NETS 7000/59426 (DDEFW-015)
Information: Completed NETS 8000/59426 (DDEFW-015)
Information: Completed NETS 9000/59426 (DDEFW-015)
Information: Completed NETS 10000/59426 (DDEFW-015)
Information: Completed NETS 11000/59426 (DDEFW-015)
Information: Completed NETS 12000/59426 (DDEFW-015)
Information: Completed NETS 13000/59426 (DDEFW-015)
Information: Completed NETS 14000/59426 (DDEFW-015)
Information: Completed NETS 15000/59426 (DDEFW-015)
Information: Completed NETS 16000/59426 (DDEFW-015)
Information: Completed NETS 17000/59426 (DDEFW-015)
Information: Completed NETS 18000/59426 (DDEFW-015)
Information: Completed NETS 19000/59426 (DDEFW-015)
Information: Completed NETS 20000/59426 (DDEFW-015)
Information: Completed NETS 21000/59426 (DDEFW-015)
Information: Completed NETS 22000/59426 (DDEFW-015)
Information: Completed NETS 23000/59426 (DDEFW-015)
Information: Completed NETS 24000/59426 (DDEFW-015)
Information: Completed NETS 25000/59426 (DDEFW-015)
Information: Completed NETS 26000/59426 (DDEFW-015)
Information: Completed NETS 27000/59426 (DDEFW-015)
Information: Completed NETS 28000/59426 (DDEFW-015)
Information: Completed NETS 29000/59426 (DDEFW-015)
Information: Completed NETS 30000/59426 (DDEFW-015)
Information: Completed NETS 31000/59426 (DDEFW-015)
Information: Completed NETS 32000/59426 (DDEFW-015)
Information: Completed NETS 33000/59426 (DDEFW-015)
Information: Completed NETS 34000/59426 (DDEFW-015)
Information: Completed NETS 35000/59426 (DDEFW-015)
Information: Completed NETS 36000/59426 (DDEFW-015)
Information: Completed NETS 37000/59426 (DDEFW-015)
Information: Completed NETS 38000/59426 (DDEFW-015)
Information: Completed NETS 39000/59426 (DDEFW-015)
Information: Completed NETS 40000/59426 (DDEFW-015)
Information: Completed NETS 41000/59426 (DDEFW-015)
Information: Completed NETS 42000/59426 (DDEFW-015)
Information: Completed NETS 43000/59426 (DDEFW-015)
Information: Completed NETS 44000/59426 (DDEFW-015)
Information: Completed NETS 45000/59426 (DDEFW-015)
Information: Completed NETS 46000/59426 (DDEFW-015)
Information: Completed NETS 47000/59426 (DDEFW-015)
Information: Completed NETS 48000/59426 (DDEFW-015)
Information: Completed NETS 49000/59426 (DDEFW-015)
Information: Completed NETS 50000/59426 (DDEFW-015)
Information: Completed NETS 51000/59426 (DDEFW-015)
Information: Completed NETS 52000/59426 (DDEFW-015)
Information: Completed NETS 53000/59426 (DDEFW-015)
Information: Completed NETS 54000/59426 (DDEFW-015)
Information: Completed NETS 55000/59426 (DDEFW-015)
Information: Completed NETS 56000/59426 (DDEFW-015)
Information: Completed NETS 57000/59426 (DDEFW-015)
Information: Completed NETS 58000/59426 (DDEFW-015)
Information: Completed NETS 59000/59426 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
Information: Writing SCANCHAINS section (DDEFW-014)
Information: Completed SCANCHAINS section  (DDEFW-016)
DEF output completed
==>INFORMATION: Output file: outputs/fdkex.adr.def.gz
#INFO-MSG==>  Saving/rsync-ing  fdkex_51074_LIB into ./mwdb/fdkex_adr_LIB
sending incremental file list
created directory ./mwdb/fdkex_adr_LIB
./
lib
lib_1
lib_2
lib_3
lib_bck
CEL/
CEL/fdkex:1
CEL/fdkex:1_250
CEL/fdkex:1_251
CEL/fdkex:1_252
CEL/fdkex:1_253
CEL/fdkex:1_254
CEL/fdkex:1_255
CEL/fdkex:1_256
CEL/fdkex:1_257
CEL/fdkex:1_258
CEL/fdkex:1_259
CEL/fdkex:1_260
CEL/fdkex:1_261
CEL/fdkex:1_262
CEL/fdkex:1_275
CEL/fdkex:1_7
CEL/fdkex:1_8
CEL/fdkex:1_9
ROUTE/
err/
err/fdkex:1
err/fdkex_lvs:1
err/fdkex_post_route_lvs:1
err/fdkex_route_lvs:1
err/fdkex_sdrc:1
err/fdkex_sdrc:1_1
err/fdkex_sdrc:2
err/fdkex_sdrc:2_2

sent 126237315 bytes  received 616 bytes  19421220.15 bytes/sec
total size is 126220117  speedup is 1.00
#INFO-MSG==>  Time to create reports and outputs for adr in (hh:mm:ss) : 00:01:38 hrs

