Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr  2 10:44:23 2020
| Host         : USER-20180123QP running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file eth_udp_loop_methodology_drc_routed.rpt -pb eth_udp_loop_methodology_drc_routed.pb -rpx eth_udp_loop_methodology_drc_routed.rpx
| Design       : eth_udp_loop
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 1          |
| TIMING-18 | Warning  | Missing input or output delay                          | 11         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/CLR, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[10]/CLR, u_sync_fifo_2048x32b/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR (the first 15 of 46 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on eth_rx_ctl relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[0] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[1] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[2] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[3] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sys_rst_n relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on eth_tx_ctl relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on eth_txd[0] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on eth_txd[1] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on eth_txd[2] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on eth_txd[3] relative to clock(s) eth_rxc
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: E:/ZYNQ/ZYNQ_7020/FPGA_Design/eth_udp_loop/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc (Line: 1))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: e:/ZYNQ/ZYNQ_7020/FPGA_Design/eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: E:/ZYNQ/ZYNQ_7020/FPGA_Design/eth_udp_loop/eth_udp_loop.srcs/constrs_1/new/eth_udp_loop.xdc (Line: 1))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: e:/ZYNQ/ZYNQ_7020/FPGA_Design/eth_udp_loop/eth_udp_loop.srcs/sources_1/ip/clk_wiz/clk_wiz.xdc (Line: 56))
Related violations: <none>


