---
author: kevbroch
comments: false
date: 2012-05-18 17:57:44+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/z-old/hc24-old-pages/hc24_program/
published: false
slug: hc24_program
title: "\n\t\t\t\tHC24 Program\t\t"
wordpress_id: 273
---


				** **



<table rules="NONE" cellspacing="0" frame="VOID" border="0" > 
<tbody >
<tr >

<td bgcolor="#DCE6F2" align="LEFT" height="21" width="124" valign="TOP" >**Mon, Aug 27th**
</td>

<td bgcolor="#DCE6F2" align="LEFT" width="295" valign="TOP" >**Session**
</td>

<td bgcolor="#DCE6F2" align="LEFT" width="313" valign="TOP" >**Title**
</td>

<td bgcolor="#DCE6F2" align="LEFT" width="225" valign="TOP" >**Presenter**
</td>

<td bgcolor="#DCE6F2" align="LEFT" width="158" valign="TOP" >**Affiliation**
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="RIGHT" height="40" valign="TOP" >9:30 AM
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Tutorial 1
(includes breaks)
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >[(The Evolution of) Mobile SoC Programming](http://www.hotchips.org/program-2/the-evolution-of-mobile-soc-programming)
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Neil Trevett (Host)
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Khronos, ArcSoft, eyeSight, Metaio, Sensor Platforms, the 11ers
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >1:00 PM
</td>

<td align="LEFT" valign="TOP" >Lunch 
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="RIGHT" height="40" valign="TOP" >2:00 PM
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Tutorial 2
(includes breaks)
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >[Die Stacking](http://www.hotchips.org/program-2/die-stacking)
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Liam Madden (Host)
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >AMD, Amkor, Qualcomm, UMC, Xilinx
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >5:30 PM - 7:00PM
</td>

<td align="LEFT" valign="TOP" >Reception (with wine!)
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
<tr >

<td bgcolor="#DCE6F2" align="LEFT" height="21" valign="TOP" >**Tue, Aug 28th**
</td>

<td bgcolor="#DCE6F2" align="LEFT" valign="TOP" >**Session**
</td>

<td bgcolor="#DCE6F2" align="LEFT" valign="TOP" >**Title**
</td>

<td bgcolor="#DCE6F2" align="LEFT" valign="TOP" >**Presenter**
</td>

<td bgcolor="#DCE6F2" align="LEFT" valign="TOP" >**Affiliation**
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >8:30 AM
</td>

<td align="LEFT" valign="TOP" >Welcome!
</td>

<td align="LEFT" valign="TOP" >Introductory Remarks
</td>

<td align="LEFT" valign="TOP" >Christos Kozyrakis & Rumi Zahir
</td>

<td align="LEFT" valign="TOP" >Program Co-Chairs
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="RIGHT" height="65" valign="TOP" >8:45 AM
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Microprocessors
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Architecture and power management of the Third generation Intel Core micro architecture
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Sanjeev Jahagirdar
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Intel
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="21" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >AMD's “Jaguar”: A next generation low power x86 core.

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Jeff Rupley
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >AMD
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="40" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >proAptiv: Efficient Performance on a Fully-Synthesizable Core
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Ranganathan Sudhakar
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >MIPS
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >10:15 AM
</td>

<td align="LEFT" valign="TOP" >Break
</td>

<td align="LEFT" valign="TOP" >[See Posters!](http://www.hotchips.org/program-2/poster-session)
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="RIGHT" height="40" valign="TOP" >10:45 AM
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Fabrics & Interconnects
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Swizzle Switch: A Self-Arbitrating High-Radix Crossbar for NoC Systems
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Ronald Dreslinski
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Michigan
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="21" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >FPGA Augmented ASICs: The Time Has Come
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >David Riddoch
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Solarflare
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="21" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >SwitchX Architecture
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Diego Crupnicoff
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Mellanox
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >12:15 PM
</td>

<td align="LEFT" valign="TOP" >Lunch
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
<tr >

<td bgcolor="#92D050" align="RIGHT" height="21" valign="TOP" >1:30 PM
</td>

<td bgcolor="#92D050" align="LEFT" valign="TOP" >Keynote 1
</td>

<td bgcolor="#92D050" align="LEFT" valign="TOP" >[The Surround Computing Era](/wp-content/uploads/2012/08/HC24.28.key1-SurroundComputingEra-Papermaster-AMD.pdf)
</td>

<td bgcolor="#92D050" align="LEFT" valign="TOP" >Mark Papermaster, CTO
</td>

<td bgcolor="#92D050" align="LEFT" valign="TOP" >AMD
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >2:30 PM
</td>

<td align="LEFT" valign="TOP" >Break
</td>

<td align="LEFT" valign="TOP" >[See Posters!](http://www.hotchips.org/program-2/poster-session)
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="RIGHT" height="40" valign="TOP" >2:50 PM
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Many Core and GPU
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >AMD HD7970 Graphics Core Next (GCN) Architecture
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Michael Mantor
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >AMD
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="21" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >AMD Trinity Fusion APU
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Sebstian Nussbaum
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >AMD
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="40" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Knights Corner, Intel's first Many Integrated Core (MIC) Architecture Product
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >George Chrysos
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Intel
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >4:20 PM
</td>

<td align="LEFT" valign="TOP" >Break
</td>

<td align="LEFT" valign="TOP" >[See Posters!](http://www.hotchips.org/program-2/poster-session)
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="RIGHT" height="78" valign="TOP" >4:50 PM
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Multimedia & Imaging
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >ADI’s Revolutionary BF60x Vision Focused Digital Signal Processor System On Chip : 25 Billion Operations/Sec @ 80 mW and Zero Bandwidth
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Robert Bushey
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >ADI
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="40" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Visconti2 - A Heterogeneous Multi-Core SoC for Image-Recognition Applications
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Masato Uchiyama
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Toshiba
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="RIGHT" height="40" valign="TOP" >5:50 PM
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Integration
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Centip3De: A 64-Core, 3D Stacked, Near-Threshold System
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Ronald Dreslinski
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Michigan
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="40" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >FPGAs with 28Gbps Transceivers Built with Heterogeneous Stacked-Silicon Interconnects
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Ephrem Wu
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Xilinx
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >6:50 PM
</td>

<td align="LEFT" valign="TOP" >Dinner
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
<tr >

<td bgcolor="#92D050" align="RIGHT" height="21" valign="TOP" >8:05 PM
</td>

<td bgcolor="#92D050" align="LEFT" valign="TOP" >Keynote 2
</td>

<td bgcolor="#92D050" align="LEFT" valign="TOP" >The Future of Wireless Networking
</td>

<td bgcolor="#92D050" align="LEFT" valign="TOP" >Marcus Weldon, CTO
</td>

<td bgcolor="#92D050" align="LEFT" valign="TOP" >Alcatel-Lucent
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >9:05 PM
</td>

<td align="LEFT" valign="TOP" >End of Tuesday
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
<tr >

<td bgcolor="#DCE6F2" align="LEFT" height="21" valign="TOP" >**Wed, Aug 29th**
</td>

<td bgcolor="#DCE6F2" align="LEFT" valign="TOP" >**Session**
</td>

<td bgcolor="#DCE6F2" align="LEFT" valign="TOP" >**Title**
</td>

<td bgcolor="#DCE6F2" align="LEFT" valign="TOP" >**Presenter**
</td>

<td bgcolor="#DCE6F2" align="LEFT" valign="TOP" >**Affiliation**
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="RIGHT" height="21" valign="TOP" >8:45 AM
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Technology & Scalability
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Floating-Point Matrix Processing using FPGAs
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Michael Parker
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Altera
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="40" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >An IA-32 Processor with a Wide Voltage Operating Range in 32nm CMOS
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Gregory Ruhl
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Intel
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="40" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" > Reducing Transistor Variability For High Performance Low Power Chips
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Robert Rogenmoser
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >SuVolta
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >10:15 AM
</td>

<td align="LEFT" valign="TOP" >Break
</td>

<td align="LEFT" valign="TOP" >[See Posters!](http://www.hotchips.org/program-2/poster-session)
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="RIGHT" height="40" valign="TOP" >10:45 AM
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >SOC
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >High performance and efficient single-chip small cell base station SoC
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Kin-Yip Liu
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Cavium
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="59" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >FSM™ (Femtocell Station Modem) – A highly integrated, performance driven, chipset solution for the small cell market
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Luca Blessent
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Qualcomm
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="40" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Medfield Smartphone - Intel's ATOM Z2460 Processor
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Rumi Zahir
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Intel
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >12:15 PM
</td>

<td align="LEFT" valign="TOP" >Lunch
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
<tr >

<td bgcolor="#92D050" align="RIGHT" height="40" valign="TOP" >1:30 PM
</td>

<td bgcolor="#92D050" align="LEFT" valign="TOP" >Keynote 3
</td>

<td bgcolor="#92D050" align="LEFT" valign="TOP" >Cloud Transforms IT, Big Data Transforms Business
</td>

<td bgcolor="#92D050" align="LEFT" valign="TOP" >Pat Gelsinger, COO Infrastructure Products
</td>

<td bgcolor="#92D050" align="LEFT" valign="TOP" >EMC
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >2:30 PM
</td>

<td align="LEFT" valign="TOP" >Break
</td>

<td align="LEFT" valign="TOP" >[See Posters!](http://www.hotchips.org/program-2/poster-session)
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="RIGHT" height="40" valign="TOP" >2:50 PM
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Data Center Chips
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >POWER7+™: IBM’s Next Generation POWER Microprocessor
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Scott Taylor
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >IBM
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="40" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Xeon E5 2600: Power/Performance Efficiency in the Data Center
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Mark Rowland
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Intel
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="40" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >X-Gene: AppliedMicro's 64bit ARM CPU and SOC
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Gaurav Singh
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >AMCC
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >4:20 PM
</td>

<td align="LEFT" valign="TOP" >Break
</td>

<td align="LEFT" valign="TOP" >[See Posters!](http://www.hotchips.org/program-2/poster-session)
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="RIGHT" height="40" valign="TOP" >4:50 PM
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Big Iron
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >SPARC64 X; Fujitsu's new generation 16 core processor for the next generation UNIX servers
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Takumi Maruyama
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Fujitsu
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="40" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >16-core SPARC T5 CMT Processor with glueless 1-hop scaling to 8-sockets
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Sebastian Turullols, Ram Sivaramakrishnan
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Oracle
</td>
</tr>
<tr >

<td bgcolor="#D9D9D9" align="LEFT" height="40" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >

</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >IBM zNext: the 3rd Generation High Frequency Microprocessor Chip
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >Kevin Shum
</td>

<td bgcolor="#D9D9D9" align="LEFT" valign="TOP" >IBM
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >6:20 PM
</td>

<td align="LEFT" valign="TOP" >Closing Remarks
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >Christos Kozyrakis & Rumi Zahir
</td>

<td align="LEFT" valign="TOP" >Program Co-Chairs
</td>
</tr>
<tr >

<td align="RIGHT" height="21" valign="TOP" >6:30 PM
</td>

<td align="LEFT" valign="TOP" >End of Wednesday
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>

<td align="LEFT" valign="TOP" >-
</td>
</tr>
</tbody>
</table>


**
**





		
