Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Thu Apr 29 16:20:44 2021
| Host             : ramsey-VirtualBox running 64-bit Ubuntu 20.04.2 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.896        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.767        |
| Device Static (W)        | 0.129        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.1         |
| Junction Temperature (C) | 46.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.048 |       12 |       --- |             --- |
| Slice Logic              |     0.012 |    22297 |       --- |             --- |
|   LUT as Logic           |     0.010 |     7720 |     17600 |           43.86 |
|   CARRY4                 |    <0.001 |      276 |      4400 |            6.27 |
|   Register               |    <0.001 |    11116 |     35200 |           31.58 |
|   F7/F8 Muxes            |    <0.001 |      786 |     17600 |            4.47 |
|   LUT as Distributed RAM |    <0.001 |       62 |      6000 |            1.03 |
|   LUT as Shift Register  |    <0.001 |      229 |      6000 |            3.82 |
|   Others                 |     0.000 |      772 |       --- |             --- |
| Signals                  |     0.014 |    16126 |       --- |             --- |
| Block RAM                |     0.006 |     10.5 |        60 |           17.50 |
| MMCM                     |     0.191 |        2 |         2 |          100.00 |
| I/O                      |     0.085 |       25 |       100 |           25.00 |
| PS7                      |     1.412 |        1 |       --- |             --- |
| Static Power             |     0.129 |          |           |                 |
| Total                    |     1.895 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.096 |       0.088 |      0.008 |
| Vccaux    |       1.800 |     0.138 |       0.129 |      0.009 |
| Vcco33    |       3.300 |     0.012 |       0.011 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.762 |       0.730 |      0.033 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------+-----------------------------------------------------------------------------------+-----------------+
| Clock                          | Domain                                                                            | Constraint (ns) |
+--------------------------------+-----------------------------------------------------------------------------------+-----------------+
| MIPI_D_PHY_RX_0_RxByteClkHS    | system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/CLK                             |            19.0 |
| clk_fpga_0                     | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                         |            10.0 |
| clk_out1_system_clk_wiz_0_0    | system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0                               |            20.0 |
| clk_out2_system_clk_wiz_0_0    | system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0                               |             6.7 |
| clk_out3_system_clk_wiz_0_0    | system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0                               |             5.0 |
| clkfbout_system_clk_wiz_0_0    | system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0                               |            10.0 |
| clkfbout_system_video_dynclk_0 | system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_system_video_dynclk_0 |            50.0 |
| dphy_hs_clock_p                | dphy_hs_clock_clk_p                                                               |             4.8 |
| pixel_dynclk                   | system_i/DVIClocking_0/U0/PixelClk                                                |             6.7 |
| video_dynclk                   | system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/pxl_clk_5x                     |             1.7 |
+--------------------------------+-----------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| system_wrapper            |     1.767 |
|   cam_gpio_tri_iobuf_0    |     0.004 |
|   cam_iic_scl_iobuf       |     0.004 |
|   cam_iic_sda_iobuf       |     0.004 |
|   system_i                |     1.753 |
|     AXI_BayerToRGB_1      |     0.003 |
|       U0                  |     0.003 |
|     AXI_GammaCorrection_0 |     0.004 |
|       U0                  |     0.004 |
|     MIPI_CSI_2_RX_0       |     0.008 |
|       U0                  |     0.008 |
|     MIPI_D_PHY_RX_0       |     0.054 |
|       U0                  |     0.054 |
|     axi_mem_intercon_1    |     0.001 |
|       s00_couplers        |     0.001 |
|     axi_vdma_0            |     0.026 |
|       U0                  |     0.026 |
|     clk_wiz_0             |     0.086 |
|       inst                |     0.086 |
|     processing_system7_0  |     1.413 |
|       inst                |     1.413 |
|     ps7_0_axi_periph      |     0.002 |
|       s00_couplers        |     0.002 |
|     rgb2dvi_0             |     0.026 |
|       U0                  |     0.026 |
|     v_axi4s_vid_out_0     |     0.006 |
|       inst                |     0.006 |
|     video_dynclk          |     0.108 |
|       inst                |     0.108 |
|     vtg                   |     0.013 |
|       U0                  |     0.013 |
+---------------------------+-----------+


