
---------- Begin Simulation Statistics ----------
final_tick                                 4773621000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 727117                       # Simulator instruction rate (inst/s)
host_mem_usage                                 800912                       # Number of bytes of host memory used
host_op_rate                                   866351                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.18                       # Real time elapsed on the host
host_tick_rate                             3639292469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      855824                       # Number of instructions simulated
sim_ops                                       1019847                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004284                       # Number of seconds simulated
sim_ticks                                  4284190500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32610                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                     13044                       # Number of branches fetched
system.switch_cpus.committedInsts              300012                       # Number of instructions committed
system.switch_cpus.committedOps                352188                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              261389                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1019                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              470603                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                  8568381                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles            8568381                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads        65220                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes        52176                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts        13044                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         247836                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                247836                       # number of float instructions
system.switch_cpus.num_fp_register_reads       247836                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses        352697                       # Number of integer alu accesses
system.switch_cpus.num_int_insts               352697                       # number of integer instructions
system.switch_cpus.num_int_register_reads       902072                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes        78264                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                261389                       # number of memory refs
system.switch_cpus.num_store_insts             261389                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu             91308     25.89%     25.89% # Class of executed instruction
system.switch_cpus.op_class::IntMult                0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::MemRead                0      0.00%     25.89% # Class of executed instruction
system.switch_cpus.op_class::MemWrite           13553      3.84%     29.73% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%     29.73% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite       247836     70.27%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total             352697                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        32610                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        65220                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          32610                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests        32609                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests        65219                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadExReq             32610                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32610                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        65220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        65220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  65220                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      2087040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      2087040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2087040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32610                       # Request fanout histogram
system.membus.reqLayer2.occupancy            32610000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          171723750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4773621000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::WritebackDirty        65220                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           32610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32610                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32610                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        97830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 97830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4174080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4174080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           65220                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2087040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            97830                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333333                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471407                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  65220     66.67%     66.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  32610     33.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              97830                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           65220000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          48915000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_misses::.switch_cpus.data        32610                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32610                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data        32610                       # number of overall misses
system.l2.overall_misses::total                 32610                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data   3503793000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3503793000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   3503793000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3503793000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data        32610                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32610                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        32610                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32610                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 107445.354186                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107445.354186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 107445.354186                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107445.354186                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               32610                       # number of writebacks
system.l2.writebacks::total                     32610                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data        32610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32610                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        32610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32610                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data   3177693000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3177693000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   3177693000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3177693000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 97445.354186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97445.354186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 97445.354186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97445.354186                       # average overall mshr miss latency
system.l2.replacements                          65220                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        32610                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32610                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        32610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32610                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data        32610                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32610                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3503793000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3503793000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        32610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32610                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 107445.354186                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107445.354186                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        32610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32610                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3177693000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3177693000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 97445.354186                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97445.354186                       # average ReadExReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           16                       # Cycle average of tags in use
system.l2.tags.total_refs                       65236                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     65236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks              8                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     7.998920                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.500000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.499933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    586980                       # Number of tag accesses
system.l2.tags.data_accesses                   586980                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.l3.demand_misses::.switch_cpus.data        32610                       # number of demand (read+write) misses
system.l3.demand_misses::total                  32610                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus.data        32610                       # number of overall misses
system.l3.overall_misses::total                 32610                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus.data   2818983000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       2818983000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus.data   2818983000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      2818983000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus.data        32610                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                32610                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data        32610                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               32610                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus.data 86445.354186                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 86445.354186                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 86445.354186                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 86445.354186                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.demand_mshr_misses::.switch_cpus.data        32610                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             32610                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data        32610                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            32610                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus.data   2297223000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   2297223000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data   2297223000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   2297223000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 70445.354186                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 70445.354186                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 70445.354186                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 70445.354186                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        32609                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            32609                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        32609                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        32609                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_misses::.switch_cpus.data        32610                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               32610                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus.data   2818983000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2818983000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus.data        32610                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             32610                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 86445.354186                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86445.354186                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus.data        32610                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          32610                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data   2297223000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2297223000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70445.354186                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70445.354186                       # average ReadExReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 75441.971121                       # Cycle average of tags in use
system.l3.tags.total_refs                      182110                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     91745                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.984958                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.inst              490                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data            58645                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data 16306.971121                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.inst        0.001869                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.223713                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.062206                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.287788                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         91745                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          687                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         6848                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        84135                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.349979                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1076114                       # Number of tag accesses
system.l3.tags.data_accesses                  1076114                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::WritebackDirty        32609                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            32610                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           32610                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        97829                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      4174016                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            32610                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  32610    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              32610                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           65218500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          48915000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data      2087040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2087040                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.switch_cpus.data        32610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               32610                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data    487149206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             487149206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    487149206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            487149206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     32610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               66320                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       32610                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     32610                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    160746750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  163050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               772184250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4929.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23679.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30232                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 32610                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    877.691207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   806.329518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.308294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           33      1.39%      1.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           64      2.69%      4.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           80      3.37%      7.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           80      3.37%     10.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           60      2.52%     13.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          261     10.98%     24.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          140      5.89%     30.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           59      2.48%     32.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1600     67.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2377                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2087040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2087040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       487.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    487.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.81                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4284058000                       # Total gap between requests
system.mem_ctrls.avgGap                     131372.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data      2087040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 487149205.900157809258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        32610                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    772184250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23679.37                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    92.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8518020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4527435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           116981760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     338052000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        999048690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        800834880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2267962785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.379537                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2072859250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    143000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2068331250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8460900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4493280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           115853640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     338052000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        990510090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        810994080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2268363990                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.473185                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2091571000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    143000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2049619500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       866524                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       470603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1337127                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       866524                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       470603                       # number of overall hits
system.cpu.icache.overall_hits::total         1337127                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          511                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            511                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          511                       # number of overall misses
system.cpu.icache.overall_misses::total           511                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst       867035                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       470603                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1337638                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       867035                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       470603                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1337638                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000589                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000382                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000589                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000382                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          130                       # number of writebacks
system.cpu.icache.writebacks::total               130                       # number of writebacks
system.cpu.icache.replacements                    130                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       866524                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       470603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1337127                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          511                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           511                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst       867035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       470603                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1337638                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000589                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000382                       # miss rate for ReadReq accesses
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           380.622133                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1337638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2617.686888                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   380.622133                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.743403                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.743403                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2675787                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2675787                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       416099                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       228270                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           644369                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       416099                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       228270                       # number of overall hits
system.cpu.dcache.overall_hits::total          644369                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        58645                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        32610                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          91255                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        58645                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        32610                       # number of overall misses
system.cpu.dcache.overall_misses::total         91255                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3585318000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3585318000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3585318000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3585318000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       474744                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       260880                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       735624                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       474744                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       260880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       735624                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.123530                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.125000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.124051                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.123530                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.125000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.124051                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 109945.354186                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39289.003342                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 109945.354186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39289.003342                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        90169                       # number of writebacks
system.cpu.dcache.writebacks::total             90169                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        32610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32610                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        32610                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32610                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3552708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3552708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3552708000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3552708000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.125000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.044330                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.125000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.044330                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 108945.354186                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108945.354186                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 108945.354186                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108945.354186                       # average overall mshr miss latency
system.cpu.dcache.replacements                  90231                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4180                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4180                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data         4267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020389                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020389                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.cpu.data       411919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       228270                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         640189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        58558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        32610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        91168                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3585318000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3585318000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       470477                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       260880                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       731357                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124465                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.125000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124656                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 109945.354186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39326.496139                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        32610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32610                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3552708000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3552708000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.125000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044588                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 108945.354186                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108945.354186                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.598226                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              735624                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91255                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.061191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   114.993377                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   904.604849                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.112298                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.883403                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995701                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          687                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1562503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1562503                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4773621000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON    489430500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   4284190500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
