============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     32863
   Run Date =   Wed Jul 10 15:52:47 2024

   Run on =     SUPERIOR-LEGION
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_10m will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db" in  4.377750s wall, 2.515625s user + 0.390625s system = 2.906250s CPU (66.4%)

RUN-1004 : used memory is 507 MB, reserved memory is 466 MB, peak memory is 539 MB
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.766477s wall, 0.031250s user + 0.125000s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 596 MB, reserved memory is 529 MB, peak memory is 612 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.308019s wall, 0.093750s user + 0.125000s system = 0.218750s CPU (3.0%)

RUN-1004 : used memory is 596 MB, reserved memory is 529 MB, peak memory is 612 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../../src/rtl/FPGA/fpga_eg4s.sv
HDL-1007 : undeclared symbol 'en', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(77)
HDL-1007 : undeclared symbol 'start', assumed default net type 'wire' in ../../src/rtl/FPGA/fpga_eg4s.sv(78)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
GUI-6001 WARNING: File //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s.bit does not exist!
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/syn_1/led_4s_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1001 : launch_runs phy_1 -step bitgen.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_10m will be routed on clock mesh
PHY-1001 : clock net clk_150m will be merged with clock u_PLL_150M/clk0_buf
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : net sysclk_i_dup_1 will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net clk_3m is skipped due to 0 input or output
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db //wsl.localhost/Ubuntu-20.04/home/superior/LED/td/EG4S20_version1/led_4s_Runs/phy_1/led_4s_pr.db" in  1.599018s wall, 0.828125s user + 0.218750s system = 1.046875s CPU (65.5%)

RUN-1004 : used memory is 516 MB, reserved memory is 536 MB, peak memory is 613 MB
RUN-1002 : start command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit led_4s_Runs/phy_1/led_4s.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.729650s wall, 0.062500s user + 0.140625s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 562 MB, reserved memory is 574 MB, peak memory is 613 MB
RUN-1003 : finish command "download -bit led_4s_Runs\phy_1\led_4s.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.279431s wall, 0.109375s user + 0.187500s system = 0.296875s CPU (4.1%)

RUN-1004 : used memory is 562 MB, reserved memory is 574 MB, peak memory is 613 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv
HDL-8007 ERROR: extra comma in parameter association list is not allowed in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(48)
HDL-8007 ERROR: ignore module module due to previous errors in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(1)
HDL-1007 : Verilog file '../../src/rtl/LED_CTRL_top/led_ctrl_top.sv' ignored due to errors
HDL-1007 : analyze verilog file ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv
HDL-8007 ERROR: extra comma in parameter association list is not allowed in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(48)
HDL-8007 ERROR: ignore module module due to previous errors in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(1)
HDL-1007 : Verilog file '../../src/rtl/LED_CTRL_top/led_ctrl_top.sv' ignored due to errors
HDL-1007 : analyze verilog file ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N15_f in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(29)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N14 in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(30)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N13 in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(31)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N12 in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(32)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N11_f in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(33)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N11_b in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(34)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N9 in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(35)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N5 in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(37)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N0_f in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(38)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N0_b in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(39)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N2 in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(41)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N4_f in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(43)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N4_b in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(44)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N8 in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(46)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N10 in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(47)
HDL-8007 ERROR: module 'fifo_fsm' does not have a parameter named FRAME_N15_b in ../../src/rtl/LED_CTRL_top/led_ctrl_top.sv(48)
