define i32 @_ZN3pov6FNCode19compile_instructionEjjjjj(%"class.pov::FNCode"* nocapture readonly %this, i32 %pos, i32 %op, i32 %rs, i32 %rd, i32 %k) #0 align 2 {
  tail call void @llvm.dbg.value(metadata %"class.pov::FNCode"* %this, i64 0, metadata !1173, metadata !1756), !dbg !2324
  tail call void @llvm.dbg.value(metadata i32 %pos, i64 0, metadata !1174, metadata !1756), !dbg !2325
  tail call void @llvm.dbg.value(metadata i32 %op, i64 0, metadata !1175, metadata !1756), !dbg !2326
  tail call void @llvm.dbg.value(metadata i32 %rs, i64 0, metadata !1176, metadata !1756), !dbg !2327
  tail call void @llvm.dbg.value(metadata i32 %rd, i64 0, metadata !1177, metadata !1756), !dbg !2328
  tail call void @llvm.dbg.value(metadata i32 %k, i64 0, metadata !1178, metadata !1756), !dbg !2329
  %1 = getelementptr inbounds %"class.pov::FNCode"* %this, i64 0, i32 0, !dbg !2330
  %2 = load %"struct.pov::FunctionCode"** %1, align 8, !dbg !2330, !tbaa !1766
  %3 = getelementptr inbounds %"struct.pov::FunctionCode"* %2, i64 0, i32 1, !dbg !2331
  %4 = load i32* %3, align 4, !dbg !2331, !tbaa !1901
  %5 = icmp ugt i32 %4, %pos, !dbg !2332
  br i1 %5, label %8, label %6, !dbg !2333

; <label>:6                                       ; preds = %0
  %7 = tail call i32 (i8*, ...)* @_ZN3pov5ErrorEPKcz(i8* getelementptr inbounds ([60 x i8]* @.str40, i64 0, i64 0)) #7, !dbg !2334
  %.pre = load %"struct.pov::FunctionCode"** %1, align 8, !dbg !2335, !tbaa !1766
  br label %8, !dbg !2334

; <label>:8                                       ; preds = %0, %6
  %9 = phi %"struct.pov::FunctionCode"* [ %2, %0 ], [ %.pre, %6 ]
  %10 = shl i32 %k, 12, !dbg !2336
  %11 = shl i32 %rs, 3, !dbg !2336
  %12 = or i32 %11, %op, !dbg !2336
  %13 = or i32 %12, %rd, !dbg !2336
  %14 = and i32 %13, 4095, !dbg !2336
  %15 = or i32 %14, %10, !dbg !2336
  %16 = zext i32 %pos to i64, !dbg !2335
  %17 = getelementptr inbounds %"struct.pov::FunctionCode"* %9, i64 0, i32 0, !dbg !2337
  %18 = load i32** %17, align 8, !dbg !2337, !tbaa !1905
  %19 = getelementptr inbounds i32* %18, i64 %16, !dbg !2335
  store i32 %15, i32* %19, align 4, !dbg !2338, !tbaa !1779
  ret i32 %pos, !dbg !2339
}
