<div id="pf7a" class="pf w0 h0" data-page-no="7a"><div class="pc pc7a w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg7a.png"/><div class="t m0 x7a h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 5-2.<span class="_ _1a"> </span>Module clocks (continued)</div><div class="t m0 x3d h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Module<span class="_ _111"> </span>Bus interface clock<span class="_ _84"> </span>Internal clocks<span class="_ _84"> </span>I/O interface clocks</div><div class="t m0 xfb h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">ADC<span class="_ _dc"> </span>Bus clock<span class="_ _d2"> </span>OSCERCLK<span class="_ _dc"> </span>—</div><div class="t m0 xfb h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws0">CMP<span class="_ _13e"> </span>Bus clock<span class="_ _13c"> </span>—<span class="_ _138"> </span>—</div><div class="t m0 xfb h7 y2f6 ff2 fs4 fc0 sc0 ls0 ws0">DAC<span class="_ _dc"> </span>Bus clock<span class="_ _e7"> </span>—<span class="_ _138"> </span>—</div><div class="t m0 xfc h10 y2f7 ff1 fs4 fc0 sc0 ls0">Timers</div><div class="t m0 xfb h7 y371 ff2 fs4 fc0 sc0 ls0 ws0">TPM<span class="_ _dc"> </span>Bus clock<span class="_ _1f"> </span><span class="fc1">TPM clock<span class="_ _a5"> </span></span>TPM_CLKIN0, TPM_CLKIN1</div><div class="t m0 xae h7 y372 ff2 fs4 fc0 sc0 ls0 ws0">PIT<span class="_ _20"> </span>Bus clock<span class="_ _13c"> </span>—<span class="_ _138"> </span>—</div><div class="t m0 x3d h7 y373 ff2 fs4 fc0 sc0 ls0 ws0">LPTMR<span class="_ _8b"> </span>Bus clock<span class="_ _df"> </span>LPO, OSCERCLK,</div><div class="t m0 xff h7 y499 ff2 fs4 fc0 sc0 ls0 ws0">MCGIRCLK, ERCLK32K</div><div class="t m0 x58 h7 y373 ff2 fs4 fc0 sc0 ls0">—</div><div class="t m0 xfb h7 y49a ff2 fs4 fc0 sc0 ls0 ws0">RTC<span class="_ _d0"> </span>Bus clock<span class="_ _d8"> </span>ERCLK32K<span class="_ _a0"> </span>RTC_CLKOUT</div><div class="t m0 x12 h10 y49b ff1 fs4 fc0 sc0 ls0 ws0">Communication interfaces</div><div class="t m0 x97 h7 y49c ff2 fs4 fc0 sc0 ls0 ws0">USB FS OTG<span class="_ _96"> </span>System clock<span class="_ _2a"> </span><span class="fc1">USB FS clock<span class="_ _8c"> </span></span>—</div><div class="t m0 xfb h7 y49d ff2 fs4 fc0 sc0 ls0 ws0">SPI0<span class="_ _13e"> </span>Bus clock<span class="_ _e7"> </span>—<span class="_ _20"> </span>SPI0_SCK</div><div class="t m0 xfb h7 y49e ff2 fs4 fc0 sc0 ls0 ws0">SPI1<span class="_ _137"> </span>System clock<span class="_ _7c"> </span>—<span class="_ _20"> </span>SPI1_SCK</div><div class="t m0 x92 h17 y49f ff2 fs4 fc0 sc0 ls0 ws190">I<span class="fs9 ws1a4 v4">2</span><span class="ws0">C0<span class="_ _d0"> </span>Bus clock<span class="_ _13c"> </span>—<span class="_ _89"> </span>I2C0_SCL</span></div><div class="t m0 x92 h17 y4a0 ff2 fs4 fc0 sc0 ls0 ws190">I<span class="fs9 ws1a4 v4">2</span><span class="ws0">C1<span class="_ _d0"> </span>Bus clock<span class="_ _13c"> </span>—<span class="_ _89"> </span>I2C1_SCL</span></div><div class="t m0 x3d h7 y4a1 ff2 fs4 fc0 sc0 ls0 ws0">UART0<span class="_ _da"> </span>Bus clock<span class="_ _13b"> </span><span class="fc1">UART0 clock<span class="_ _83"> </span></span>—</div><div class="t m0 x1 h7 y4a2 ff2 fs4 fc0 sc0 ls0 ws0">UART1 , UART2<span class="_ _22"> </span>Bus clock<span class="_ _13c"> </span>—<span class="_ _138"> </span>—</div><div class="t m0 x42 h10 y4a3 ff1 fs4 fc0 sc0 ls0 ws0">Human-machine interfaces</div><div class="t m0 x7b h7 y96d ff2 fs4 fc0 sc0 ls0 ws0">GPIO<span class="_ _7e"> </span>Platform clock<span class="_ _1c"> </span>—<span class="_ _138"> </span>—</div><div class="t m0 xae h7 y96e ff2 fs4 fc0 sc0 ls0 ws0">TSI<span class="_ _20"> </span>Bus clock<span class="_ _13c"> </span>—<span class="_ _138"> </span>—</div><div class="t m0 x9 he y96f ff1 fs1 fc0 sc0 ls0 ws0">5.7.1<span class="_ _b"> </span>PMC 1-kHz LPO clock</div><div class="t m0 x9 hf y970 ff3 fs5 fc0 sc0 ls0 ws0">The Power Management Controller (PMC) generates a 1-kHz clock that is enabled in all</div><div class="t m0 x9 hf y971 ff3 fs5 fc0 sc0 ls0 ws0">modes of operation, including all low power modes except VLLS0. This 1-kHz source is</div><div class="t m0 x9 hf y972 ff3 fs5 fc0 sc0 ls0 ws0">commonly referred to as LPO clock or 1-kHz LPO clock.</div><div class="t m0 x9 he y973 ff1 fs1 fc0 sc0 ls0 ws0">5.7.2<span class="_ _b"> </span>COP clocking</div><div class="t m0 x9 hf y974 ff3 fs5 fc0 sc0 ls0 ws0">The COP may be clocked from two clock sources as shown in the following figure.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Module clocks</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">122<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf7c" data-dest-detail='[124,"XYZ",null,519.07,null]'><div class="d m1" style="border-style:none;position:absolute;left:347.999000px;bottom:613.600000px;width:42.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7c" data-dest-detail='[124,"XYZ",null,156.819,null]'><div class="d m1" style="border-style:none;position:absolute;left:341.244000px;bottom:525.100000px;width:55.512000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7d" data-dest-detail='[125,"XYZ",null,379.738,null]'><div class="d m1" style="border-style:none;position:absolute;left:342.747000px;bottom:447.600000px;width:52.506000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
