#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a0e970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a0eb00 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x19fe9e0 .functor NOT 1, L_0x1a3ea80, C4<0>, C4<0>, C4<0>;
L_0x1a3e7e0 .functor XOR 4, L_0x1a3e6a0, L_0x1a3e740, C4<0000>, C4<0000>;
L_0x1a3e970 .functor XOR 4, L_0x1a3e7e0, L_0x1a3e8a0, C4<0000>, C4<0000>;
v0x1a3c8d0_0 .net *"_ivl_10", 3 0, L_0x1a3e8a0;  1 drivers
v0x1a3c9d0_0 .net *"_ivl_12", 3 0, L_0x1a3e970;  1 drivers
v0x1a3cab0_0 .net *"_ivl_2", 3 0, L_0x1a3e600;  1 drivers
v0x1a3cb70_0 .net *"_ivl_4", 3 0, L_0x1a3e6a0;  1 drivers
v0x1a3cc50_0 .net *"_ivl_6", 3 0, L_0x1a3e740;  1 drivers
v0x1a3cd80_0 .net *"_ivl_8", 3 0, L_0x1a3e7e0;  1 drivers
v0x1a3ce60_0 .net "c", 0 0, v0x1a3b300_0;  1 drivers
v0x1a3cf00_0 .var "clk", 0 0;
v0x1a3cfa0_0 .net "d", 0 0, v0x1a3b440_0;  1 drivers
v0x1a3d0d0_0 .net "mux_in_dut", 3 0, L_0x1a3e290;  1 drivers
v0x1a3d170_0 .net "mux_in_ref", 3 0, L_0x1a3d850;  1 drivers
v0x1a3d210_0 .var/2u "stats1", 159 0;
v0x1a3d2d0_0 .var/2u "strobe", 0 0;
v0x1a3d390_0 .net "tb_match", 0 0, L_0x1a3ea80;  1 drivers
v0x1a3d450_0 .net "tb_mismatch", 0 0, L_0x19fe9e0;  1 drivers
v0x1a3d510_0 .net "wavedrom_enable", 0 0, v0x1a3b4e0_0;  1 drivers
v0x1a3d5e0_0 .net "wavedrom_title", 511 0, v0x1a3b580_0;  1 drivers
L_0x1a3e600 .concat [ 4 0 0 0], L_0x1a3d850;
L_0x1a3e6a0 .concat [ 4 0 0 0], L_0x1a3d850;
L_0x1a3e740 .concat [ 4 0 0 0], L_0x1a3e290;
L_0x1a3e8a0 .concat [ 4 0 0 0], L_0x1a3d850;
L_0x1a3ea80 .cmp/eeq 4, L_0x1a3e600, L_0x1a3e970;
S_0x1a12f00 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x1a0eb00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x19fece0 .functor OR 1, v0x1a3b300_0, v0x1a3b440_0, C4<0>, C4<0>;
L_0x19ff020 .functor NOT 1, v0x1a3b440_0, C4<0>, C4<0>, C4<0>;
L_0x1a13990 .functor AND 1, v0x1a3b300_0, v0x1a3b440_0, C4<1>, C4<1>;
v0x1a07d10_0 .net *"_ivl_10", 0 0, L_0x19ff020;  1 drivers
v0x1a07db0_0 .net *"_ivl_15", 0 0, L_0x1a13990;  1 drivers
v0x19fe7a0_0 .net *"_ivl_2", 0 0, L_0x19fece0;  1 drivers
L_0x7fd3eb422018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x19feab0_0 .net/2s *"_ivl_6", 0 0, L_0x7fd3eb422018;  1 drivers
v0x19fedf0_0 .net "c", 0 0, v0x1a3b300_0;  alias, 1 drivers
v0x19ff130_0 .net "d", 0 0, v0x1a3b440_0;  alias, 1 drivers
v0x1a3a9b0_0 .net "mux_in", 3 0, L_0x1a3d850;  alias, 1 drivers
L_0x1a3d850 .concat8 [ 1 1 1 1], L_0x19fece0, L_0x7fd3eb422018, L_0x19ff020, L_0x1a13990;
S_0x1a3ab10 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x1a0eb00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1a3b300_0 .var "c", 0 0;
v0x1a3b3a0_0 .net "clk", 0 0, v0x1a3cf00_0;  1 drivers
v0x1a3b440_0 .var "d", 0 0;
v0x1a3b4e0_0 .var "wavedrom_enable", 0 0;
v0x1a3b580_0 .var "wavedrom_title", 511 0;
E_0x1a0d580/0 .event negedge, v0x1a3b3a0_0;
E_0x1a0d580/1 .event posedge, v0x1a3b3a0_0;
E_0x1a0d580 .event/or E_0x1a0d580/0, E_0x1a0d580/1;
E_0x1a0d7f0 .event negedge, v0x1a3b3a0_0;
E_0x1a0db90 .event posedge, v0x1a3b3a0_0;
S_0x1a3ae00 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x1a3ab10;
 .timescale -12 -12;
v0x1a3b000_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a3b100 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x1a3ab10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a3b730 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1a0eb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x1a07b10 .functor NOT 1, v0x1a3b300_0, C4<0>, C4<0>, C4<0>;
L_0x1a3d9e0 .functor NOT 1, v0x1a3b440_0, C4<0>, C4<0>, C4<0>;
L_0x1a3da70 .functor AND 1, L_0x1a07b10, L_0x1a3d9e0, C4<1>, C4<1>;
L_0x1a3db80 .functor NOT 1, v0x1a3b440_0, C4<0>, C4<0>, C4<0>;
L_0x1a3dd30 .functor AND 1, v0x1a3b300_0, L_0x1a3db80, C4<1>, C4<1>;
L_0x1a3ddf0 .functor OR 1, L_0x1a3da70, L_0x1a3dd30, C4<0>, C4<0>;
L_0x1a3df40 .functor AND 1, v0x1a3b300_0, v0x1a3b440_0, C4<1>, C4<1>;
L_0x1a3e0c0 .functor OR 1, L_0x1a3ddf0, L_0x1a3df40, C4<0>, C4<0>;
L_0x1a3e220 .functor AND 1, v0x1a3b300_0, v0x1a3b440_0, C4<1>, C4<1>;
L_0x1a3e470 .functor NOT 1, v0x1a3b440_0, C4<0>, C4<0>, C4<0>;
L_0x1a3e540 .functor AND 1, v0x1a3b300_0, L_0x1a3e470, C4<1>, C4<1>;
v0x1a3b910_0 .net *"_ivl_10", 0 0, L_0x1a3dd30;  1 drivers
v0x1a3ba10_0 .net *"_ivl_12", 0 0, L_0x1a3ddf0;  1 drivers
v0x1a3baf0_0 .net *"_ivl_14", 0 0, L_0x1a3df40;  1 drivers
v0x1a3bbb0_0 .net *"_ivl_16", 0 0, L_0x1a3e0c0;  1 drivers
v0x1a3bc90_0 .net *"_ivl_2", 0 0, L_0x1a07b10;  1 drivers
L_0x7fd3eb422060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a3bdc0_0 .net/2s *"_ivl_20", 0 0, L_0x7fd3eb422060;  1 drivers
v0x1a3bea0_0 .net *"_ivl_24", 0 0, L_0x1a3e220;  1 drivers
v0x1a3bf80_0 .net *"_ivl_29", 0 0, L_0x1a3e470;  1 drivers
v0x1a3c060_0 .net *"_ivl_31", 0 0, L_0x1a3e540;  1 drivers
v0x1a3c140_0 .net *"_ivl_4", 0 0, L_0x1a3d9e0;  1 drivers
v0x1a3c220_0 .net *"_ivl_6", 0 0, L_0x1a3da70;  1 drivers
v0x1a3c300_0 .net *"_ivl_8", 0 0, L_0x1a3db80;  1 drivers
v0x1a3c3e0_0 .net "c", 0 0, v0x1a3b300_0;  alias, 1 drivers
v0x1a3c480_0 .net "d", 0 0, v0x1a3b440_0;  alias, 1 drivers
v0x1a3c570_0 .net "mux_in", 3 0, L_0x1a3e290;  alias, 1 drivers
L_0x1a3e290 .concat8 [ 1 1 1 1], L_0x1a3e0c0, L_0x7fd3eb422060, L_0x1a3e220, L_0x1a3e540;
S_0x1a3c6d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x1a0eb00;
 .timescale -12 -12;
E_0x19f89f0 .event anyedge, v0x1a3d2d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a3d2d0_0;
    %nor/r;
    %assign/vec4 v0x1a3d2d0_0, 0;
    %wait E_0x19f89f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a3ab10;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1a3b440_0, 0;
    %assign/vec4 v0x1a3b300_0, 0;
    %wait E_0x1a0d7f0;
    %wait E_0x1a0db90;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1a3b440_0, 0;
    %assign/vec4 v0x1a3b300_0, 0;
    %wait E_0x1a0db90;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1a3b440_0, 0;
    %assign/vec4 v0x1a3b300_0, 0;
    %wait E_0x1a0db90;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1a3b440_0, 0;
    %assign/vec4 v0x1a3b300_0, 0;
    %wait E_0x1a0db90;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1a3b440_0, 0;
    %assign/vec4 v0x1a3b300_0, 0;
    %wait E_0x1a0d7f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a3b100;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a0d580;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1a3b440_0, 0;
    %assign/vec4 v0x1a3b300_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1a0eb00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a3cf00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a3d2d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1a0eb00;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a3cf00_0;
    %inv;
    %store/vec4 v0x1a3cf00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1a0eb00;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a3b3a0_0, v0x1a3d450_0, v0x1a3ce60_0, v0x1a3cfa0_0, v0x1a3d170_0, v0x1a3d0d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1a0eb00;
T_7 ;
    %load/vec4 v0x1a3d210_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a3d210_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a3d210_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a3d210_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a3d210_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a3d210_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a3d210_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1a0eb00;
T_8 ;
    %wait E_0x1a0d580;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a3d210_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3d210_0, 4, 32;
    %load/vec4 v0x1a3d390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a3d210_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3d210_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a3d210_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3d210_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a3d170_0;
    %load/vec4 v0x1a3d170_0;
    %load/vec4 v0x1a3d0d0_0;
    %xor;
    %load/vec4 v0x1a3d170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a3d210_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3d210_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a3d210_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a3d210_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2014_q3/iter0/response15/top_module.sv";
