{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/bala/git_stuff/summer_internship/syn/librelane/runs/full/tmp/9dcf96ea4f2d4eb9973a0c827929b301.lib ",
   "modules": {
      "\\mt_cpu": {
         "num_wires":         7680,
         "num_wire_bits":     10923,
         "num_pub_wires":     135,
         "num_pub_wire_bits": 3237,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         10673,
         "num_cells_by_type": {
            "$_ANDNOT_": 1902,
            "$_AND_": 121,
            "$_DFFE_PP_": 2304,
            "$_DFF_P_": 11,
            "$_MUX_": 4096,
            "$_NAND_": 135,
            "$_NOR_": 158,
            "$_NOT_": 319,
            "$_ORNOT_": 185,
            "$_OR_": 684,
            "$_SDFFE_PP0P_": 1,
            "$_SDFF_PN0_": 363,
            "$_SDFF_PP0_": 115,
            "$_XNOR_": 96,
            "$_XOR_": 181,
            "RAM128_1RW1R": 2
         }
      }
   },
      "design": {
         "num_wires":         7680,
         "num_wire_bits":     10923,
         "num_pub_wires":     135,
         "num_pub_wire_bits": 3237,
         "num_ports":         5,
         "num_port_bits":     67,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         10673,
         "num_cells_by_type": {
            "$_ANDNOT_": 1902,
            "$_AND_": 121,
            "$_DFFE_PP_": 2304,
            "$_DFF_P_": 11,
            "$_MUX_": 4096,
            "$_NAND_": 135,
            "$_NOR_": 158,
            "$_NOT_": 319,
            "$_ORNOT_": 185,
            "$_OR_": 684,
            "$_SDFFE_PP0P_": 1,
            "$_SDFF_PN0_": 363,
            "$_SDFF_PP0_": 115,
            "$_XNOR_": 96,
            "$_XOR_": 181,
            "RAM128_1RW1R": 2
         }
      }
}

