// Seed: 78249342
program module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  logic id_3;
  ;
  tri1 id_4;
  assign id_4 = -1;
endprogram
module module_1 #(
    parameter id_1  = 32'd65,
    parameter id_13 = 32'd94,
    parameter id_4  = 32'd99,
    parameter id_8  = 32'd34
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output logic [7:0] id_11;
  output wire id_10;
  input wire id_9;
  inout wire _id_8;
  inout reg id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  parameter id_13 = -1 - 1;
  always $clog2(id_13);
  ;
  localparam id_14 = id_13;
  localparam id_15 = -1;
  always id_11[id_13] <= ~id_2;
  generate
    begin : LABEL_0
      parameter id_16 = id_14;
    end
  endgenerate
  always @(id_3 == -1) begin : LABEL_1
    id_7 <= id_15;
  end
  logic id_17;
  wire [id_1 : 1  ==  id_1] id_18, id_19, id_20[1 : id_4], id_21;
  wire [-1 : id_8] id_22;
  wire id_23;
  wire id_24, id_25, id_26;
  assign id_20 = id_3;
  wire id_27, id_28;
endmodule
