vendor_name = ModelSim
source_file = 1, D:/Desktop/ele/lijiantao2018114266/lijiantao2018114266_04/lijiantao2018114266_04.vhd
source_file = 1, D:/Desktop/ele/lijiantao2018114266/lijiantao2018114266_04/lijiantao2018114266_04.vwf
source_file = 1, h:/ele/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, h:/ele/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, h:/ele/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, h:/ele/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Desktop/ele/lijiantao2018114266/lijiantao2018114266_04/db/lijiantao2018114266_04.cbx.xml
design_name = lijiantao2018114266_04
instance = comp, \CLK_2HZ~output\, CLK_2HZ~output, lijiantao2018114266_04, 1
instance = comp, \CLK_1HZ~output\, CLK_1HZ~output, lijiantao2018114266_04, 1
instance = comp, \CLK_4HZ~input\, CLK_4HZ~input, lijiantao2018114266_04, 1
instance = comp, \TMP[0]~1\, TMP[0]~1, lijiantao2018114266_04, 1
instance = comp, \TMP[0]\, TMP[0], lijiantao2018114266_04, 1
instance = comp, \TMP[1]~0\, TMP[1]~0, lijiantao2018114266_04, 1
instance = comp, \TMP[1]\, TMP[1], lijiantao2018114266_04, 1
