//  Catapult Ultra Synthesis 10.6a/933210 (Production Release) Mon Apr 12 07:56:29 PDT 2021
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2021, All Rights Reserved.
//                        UNPUBLISHED, LICENSED SOFTWARE.
//             CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//                 PROPERTY OF MENTOR GRAPHICS OR ITS LICENSORS
//  
//  Running on Linux russk@orw-russk-vm 3.10.0-229.14.1.el7.x86_64 x86_64 aol
//  
//  Package information: SIFLIBS v23.6_1.0, HLS_PKGS v23.6_1.0, 
//                       SIF_TOOLKITS v23.6_1.0, SIF_XILINX v23.6_1.0, 
//                       SIF_ALTERA v23.6_1.0, CCS_LIBS v23.6_1.0, 
//                       CDS_PPRO v10.4_3, CDS_DesigChecker v10.6a_1, 
//                       CDS_OASYS v20.1_3.6, CDS_PSR v20.2_1.8, 
//                       DesignPad v2.78_1.0
//  
# Connected to license server 1717@wv-lic-03 (LIC-13)
# Catapult product license successfully checked out, elapsed time 01:12 (LIC-14)
dofile ./conv.tcl
# > solution new -state initial
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)
# solution.v2
# > solution options defaults
# > solution options set /Input/CompilerFlags {-DHOST -DBATCH}
# -DHOST -DBATCH
# > solution options set /Output/GenerateCycleNetlist false
# false
# > solution options set /Flows/SCVerify/USE_CCS_BLOCK true
# true
# > solution file add ./conv.cpp -type C++
# /INPUTFILES/1
# > solution file add ./sw_conv.h -type CHEADER -exclude true
# /INPUTFILES/2
# > solution file add ./sw_conv.c -type C++ -exclude true
# /INPUTFILES/3
# > solution file add ./conv.h -type CHEADER -exclude true
# /INPUTFILES/4
# > solution file add ./hw_conv_host.h -type CHEADER -exclude true
# /INPUTFILES/5
# > solution file add ./hw_conv.c -type C++ -exclude true
# /INPUTFILES/6
# > solution file add ./hw_conv.h -type CHEADER -exclude true
# /INPUTFILES/7
# > solution file add ./conv_test.h -type CHEADER -exclude true
# /INPUTFILES/8
# > solution file add ./conv_test.c -type C++ -exclude true
# /INPUTFILES/9
# > directive set -PIPELINE_RAMP_UP true
# /PIPELINE_RAMP_UP true
# > directive set -COMPGRADE fast
# /COMPGRADE fast
# > directive set -CLUSTER_TYPE combinational
# /CLUSTER_TYPE combinational
# > directive set -CLUSTER_FAST_MODE false
# /CLUSTER_FAST_MODE false
# > directive set -CLUSTER_RTL_SYN false
# /CLUSTER_RTL_SYN false
# > directive set -CLUSTER_OPT_CONSTANT_INPUTS true
# /CLUSTER_OPT_CONSTANT_INPUTS true
# > directive set -CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
# /CLUSTER_ADDTREE_IN_COUNT_THRESHOLD 0
# > directive set -ROM_THRESHOLD 64
# /ROM_THRESHOLD 64
# > directive set -PROTOTYPE_ROM true
# /PROTOTYPE_ROM true
# > directive set -CHARACTERIZE_ROM false
# /CHARACTERIZE_ROM false
# > directive set -OPT_CONST_MULTS use_library
# /OPT_CONST_MULTS use_library
# > directive set -CLOCK_OVERHEAD 20.000000
# /CLOCK_OVERHEAD 20.000000
# > directive set -RESET_CLEARS_ALL_REGS true
# Warning: Boolean directive values of RESET_CLEARS_ALL_REGS directive is deprecated (SIF-24)
# /RESET_CLEARS_ALL_REGS yes
# > directive set -DATA_SYNC none
# /DATA_SYNC none
# > directive set -TRANSACTION_SYNC ready
# /TRANSACTION_SYNC ready
# > directive set -BLOCK_SYNC none
# /BLOCK_SYNC none
# > directive set -START_FLAG {}
# /START_FLAG {}
# > directive set -READY_FLAG {}
# /READY_FLAG {}
# > directive set -DONE_FLAG {}
# /DONE_FLAG {}
# > directive set -TRANSACTION_DONE_SIGNAL true
# /TRANSACTION_DONE_SIGNAL true
# > directive set -STALL_FLAG false
# /STALL_FLAG false
# > directive set -IDLE_SIGNAL {}
# /IDLE_SIGNAL {}
# > directive set -REGISTER_IDLE_SIGNAL false
# /REGISTER_IDLE_SIGNAL false
# > directive set -ARRAY_SIZE 1024
# /ARRAY_SIZE 1024
# > directive set -CHAN_IO_PROTOCOL standard
# /CHAN_IO_PROTOCOL standard
# > directive set -IO_MODE super
# /IO_MODE super
# > directive set -UNROLL no
# /UNROLL no
# > directive set -REALLOC true
# /REALLOC true
# > directive set -MUXPATH true
# /MUXPATH true
# > directive set -TIMING_CHECKS true
# /TIMING_CHECKS true
# > directive set -ASSIGN_OVERHEAD 0
# /ASSIGN_OVERHEAD 0
# > directive set -REGISTER_SHARING_LIMIT 0
# /REGISTER_SHARING_LIMIT 0
# > directive set -REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
# /REGISTER_SHARING_MAX_WIDTH_DIFFERENCE 8
# > directive set -SAFE_FSM false
# /SAFE_FSM false
# > directive set -NO_X_ASSIGNMENTS true
# /NO_X_ASSIGNMENTS true
# > directive set -REG_MAX_FANOUT 0
# /REG_MAX_FANOUT 0
# > directive set -FSM_BINARY_ENCODING_THRESHOLD 64
# /FSM_BINARY_ENCODING_THRESHOLD 64
# > directive set -FSM_ENCODING none
# /FSM_ENCODING none
# > directive set -LOGIC_OPT false
# /LOGIC_OPT false
# > directive set -MEM_MAP_THRESHOLD 32
# /MEM_MAP_THRESHOLD 32
# > directive set -REGISTER_THRESHOLD 256
# /REGISTER_THRESHOLD 256
# > directive set -MERGEABLE true
# /MERGEABLE true
# > directive set -SPECULATE true
# /SPECULATE true
# > directive set -DESIGN_GOAL area
# /DESIGN_GOAL area
# > go new
# > directive set -DESIGN_HIERARCHY conv
# solution design set conv -top (HC-8)
# /DESIGN_HIERARCHY conv
# > go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Moving session transcript to file "/home/russk/notre_dame/git/platforms/ibex_designs/designs/conv/cat/catapult.log"
# Front End called with arguments: -- /home/russk/notre_dame/git/platforms/ibex_designs/designs/conv/cat/conv.cpp (CIN-69)
# Edison Design Group C++/C Front End - Version 6.1 (CIN-1)
# Info: Running transformation 'analyze' on solution 'solution.v2': elapsed time 1.07 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-15)
# $PROJECT_HOME/conv.cpp(140): Pragma 'hls_design<top>' detected on routine 'conv' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 1.24 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# > solution library add mgc_sample-065nm-dw_beh_dc -- -rtlsyntool DesignCompiler -vendor Sample -technology 065nm -Designware Yes
# > solution library add ccs_sample_mem
# > go libraries
# Info: Starting transformation 'compile' on solution 'conv.v1' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/conv.cpp(141): Found top design routine 'conv' specified by directive (CIN-52)
# $PROJECT_HOME/conv.cpp(141): Synthesizing routine 'conv' (CIN-13)
# $PROJECT_HOME/conv.cpp(141): Inlining routine 'conv' (CIN-14)
# $PROJECT_HOME/conv.cpp(43): Inlining member function 'input_buffer::input_buffer' on object 'feature_map_in' (CIN-64)
# $PROJECT_HOME/conv.cpp(87): Inlining member function 'output_buffer::output_buffer' on object 'results_out' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator==<2, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<33, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<3, false>' (CIN-14)
# $PROJECT_HOME/conv.cpp(125): Inlining routine 'in_bounds' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator>=<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator>=<12, true>' (CIN-14)
# $PROJECT_HOME/conv.cpp(60): Inlining member function 'input_buffer::read' on object 'feature_map_in' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator>=<9, false>' (CIN-14)
# $PROJECT_HOME/conv.cpp(49): Inlining member function 'input_buffer::load_more_data' on object 'feature_map_in' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator&<32, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator>><32, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<12, true>' (CIN-14)
# $PROJECT_HOME/conv.cpp(125): Inlining routine 'in_bounds' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator>=<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator>=<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<12, true>' (CIN-14)
# $PROJECT_HOME/conv.cpp(125): Inlining routine 'in_bounds' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator>=<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator>=<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator==<2, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<12, true>' (CIN-14)
# $PROJECT_HOME/conv.cpp(110): Inlining member function 'output_buffer::send' on object 'results_out' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator>=<9, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<<32, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+=<12, true>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator+=<12, true>' (CIN-14)
# $PROJECT_HOME/conv.cpp(110): Inlining member function 'output_buffer::send' on object 'results_out' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator>=<9, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<<32, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<3, false>' (CIN-14)
# $PROJECT_HOME/conv.cpp(98): Inlining member function 'output_buffer::flush' on object 'results_out' (CIN-64)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator><9, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator<<<32, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator-<3, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator==<2, false>' (CIN-14)
# $MGC_HOME/shared/include/ac_int.h(2820): Inlining routine 'operator==<2, false>' (CIN-14)
# $PROJECT_HOME/conv.cpp(141): Optimizing block '/conv' ... (CIN-4)
# $PROJECT_HOME/conv.cpp(145): INOUT port 'filter_in' is only used as an input. (OPT-10)
# $PROJECT_HOME/conv.cpp(147): INOUT port 'go' is only used as an input. (OPT-10)
# $PROJECT_HOME/conv.cpp(148): INOUT port 'done' is only used as an output. (OPT-11)
# $PROJECT_HOME/conv.cpp(149): INOUT port 'image_word_array' is only used as an input. (OPT-10)
# $PROJECT_HOME/conv.cpp(150): INOUT port 'result_word_array' is only used as an output. (OPT-11)
# $PROJECT_HOME/conv.cpp(93): Loop '/conv/core/results_out.output_buffer:for' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(160): Loop '/conv/core/filter_bs_col' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(159): Loop '/conv/core/filter_bs_row' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(186): Loop '/conv/core/image_shift' iterated at most 2 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(53): Loop '/conv/core/feature_map_in.load_more_data:for' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(185): Loop '/conv/core/image_load' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(209): Loop '/conv/core/inner_conv' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(208): Loop '/conv/core/outer_conv' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(221): Loop '/conv/core/inner_summation' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(220): Loop '/conv/core/outer_summation' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(115): Loop '/conv/core/results_out.send:if:for' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(115): Loop '/conv/core/results_out.send#1:if:for' iterated at most 4 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(101): Loop '/conv/core/results_out.flush:if:for' iterated at most 5 times. (LOOP-2)
# $PROJECT_HOME/conv.cpp(94): Detected constant initialization of array 'results_out.buffer', optimizing loop 'results_out.output_buffer:for' (LOOP-12)
# Design 'conv' was read (SOL-1)
# Info: Running transformation 'compile' on solution 'conv.v1': elapsed time 3.80 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-15)
# Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/russk/notre_dame/git/platforms/ibex_designs/designs/conv/cat/Catapult/conv.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'conv.v1': elapsed time 4.16 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 362, Real ops = 118, Vars = 86 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'conv.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/designcompiler/mgc_sample-065nm-dw_beh_dc.lib' [mgc_sample-065nm-dw_beh_dc]... (LIB-49)
# Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'conv.v1': elapsed time 0.50 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 362, Real ops = 118, Vars = 86 (SOL-21)
# > directive set -CLOCKS {clk {-CLOCK_PERIOD 3.33 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 1.665 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 3.33 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 1.665 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND sync -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_ACTIVE high}}
# > go assembly
# Info: Starting transformation 'assembly' on solution 'conv.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'conv.v1': elapsed time 0.81 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 362, Real ops = 118, Vars = 86 (SOL-21)
# > directive set /conv/core/if:ring_buffer:rsc -BLOCK_SIZE 512
# /conv/core/if:ring_buffer:rsc/BLOCK_SIZE 512
# > directive set /conv/core/main_rows -PIPELINE_INIT_INTERVAL 1
# /conv/core/main_rows/PIPELINE_INIT_INTERVAL 1
# > directive set /conv/core/inner_summation -UNROLL yes
# /conv/core/inner_summation/UNROLL yes
# > directive set /conv/core/outer_summation -UNROLL yes
# /conv/core/outer_summation/UNROLL yes
# > directive set /conv/core/inner_conv -UNROLL yes
# /conv/core/inner_conv/UNROLL yes
# > directive set /conv/core/outer_conv -UNROLL yes
# /conv/core/outer_conv/UNROLL yes
# > directive set /conv/core/feature_map_in.load_more_data:for -UNROLL yes
# /conv/core/feature_map_in.load_more_data:for/UNROLL yes
# > directive set /conv/core/image_shift -UNROLL yes
# /conv/core/image_shift/UNROLL yes
# > directive set /conv/core/image_load -UNROLL yes
# /conv/core/image_load/UNROLL yes
# > directive set /conv/core -DESIGN_GOAL latency
# /conv/core/DESIGN_GOAL latency
# > directive set /conv/image_word_array:rsc -MAP_TO_MODULE {ccs_ioport.ccs_in_pipe fifo_sz=128}
# /conv/image_word_array:rsc/MAP_TO_MODULE {ccs_ioport.ccs_in_pipe fifo_sz=128}
# > directive set /conv/core/filter_bs_row -UNROLL yes
# /conv/core/filter_bs_row/UNROLL yes
# > directive set /conv/core/filter_bs_col -UNROLL yes
# /conv/core/filter_bs_col/UNROLL yes
# > go architect
# Info: Starting transformation 'loops' on solution 'conv.v1' (SOL-8)
# $PROJECT_HOME/conv.cpp(160): Loop '/conv/core/filter_bs_col' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/conv.cpp(186): Loop '/conv/core/image_shift' is being fully unrolled (2 times). (LOOP-7)
# $PROJECT_HOME/conv.cpp(53): Loop '/conv/core/feature_map_in.load_more_data:for' is being fully unrolled (4 times). (LOOP-7)
# $PROJECT_HOME/conv.cpp(209): Loop '/conv/core/inner_conv' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/conv.cpp(221): Loop '/conv/core/inner_summation' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/conv.cpp(115): Loop '/conv/core/results_out.send:if:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/conv.cpp(234): Loop '/conv/core/out_col_max' is left rolled. (LOOP-4)
# $PROJECT_HOME/conv.cpp(233): Loop '/conv/core/out_row_max' is left rolled. (LOOP-4)
# $PROJECT_HOME/conv.cpp(115): Loop '/conv/core/results_out.send#1:if:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/conv.cpp(259): Loop '/conv/core/out_col' is left rolled. (LOOP-4)
# $PROJECT_HOME/conv.cpp(258): Loop '/conv/core/out_row' is left rolled. (LOOP-4)
# $PROJECT_HOME/conv.cpp(101): Loop '/conv/core/results_out.flush:if:for' is left rolled. (LOOP-4)
# $PROJECT_HOME/conv.cpp(271): Loop '/conv/core/clear_col' is left rolled. (LOOP-4)
# $PROJECT_HOME/conv.cpp(270): Loop '/conv/core/clear_row' is left rolled. (LOOP-4)
# $PROJECT_HOME/conv.cpp(159): Loop '/conv/core/filter_bs_row' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/conv.cpp(185): Loop '/conv/core/image_load' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/conv.cpp(208): Loop '/conv/core/outer_conv' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/conv.cpp(220): Loop '/conv/core/outer_summation' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/conv.cpp(181): Loop '/conv/core/main_cols' is left rolled. (LOOP-4)
# $PROJECT_HOME/conv.cpp(180): Loop '/conv/core/main_rows' is left rolled. (LOOP-4)
# $PROJECT_HOME/conv.cpp(141): Loop '/conv/core/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'conv.v1': elapsed time 2.67 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 492, Real ops = 136, Vars = 114 (SOL-21)
# Info: Starting transformation 'memories' on solution 'conv.v1' (SOL-8)
# $PROJECT_HOME/conv.cpp(153): Memory Resource '/conv/core/output_image:rsc' (from var: output_image) mapped to 'ccs_sample_mem.ccs_ram_sync_1R1W' (size: 262144 x 8). (MEM-4)
# $PROJECT_HOME/conv.cpp(176): Resource '/conv/core/if:ring_buffer:rsc' split into 2 x 1 blocks (MEM-11)
# $PROJECT_HOME/conv.cpp(176): Memory Resource '/conv/core/if:ring_buffer:rsc(0)(0)' (from var: if:ring_buffer) mapped to 'ccs_sample_mem.ccs_ram_sync_1R1W' (size: 512 x 8). (MEM-4)
# $PROJECT_HOME/conv.cpp(176): Memory Resource '/conv/core/if:ring_buffer:rsc(1)(0)' (from var: if:ring_buffer) mapped to 'ccs_sample_mem.ccs_ram_sync_1R1W' (size: 512 x 8). (MEM-4)
# $PROJECT_HOME/conv.cpp(142): I/O-Port Resource '/conv/height:rsc' (from var: height) mapped to 'ccs_ioport.ccs_in' (size: 12). (MEM-2)
# $PROJECT_HOME/conv.cpp(143): I/O-Port Resource '/conv/width:rsc' (from var: width) mapped to 'ccs_ioport.ccs_in' (size: 12). (MEM-2)
# $PROJECT_HOME/conv.cpp(144): I/O-Port Resource '/conv/max_pool:rsc' (from var: max_pool) mapped to 'ccs_ioport.ccs_in' (size: 1). (MEM-2)
# $PROJECT_HOME/conv.cpp(145): I/O-Port Resource '/conv/filter_in:rsc' (from var: filter_in) mapped to 'ccs_ioport.ccs_in' (size: 72). (MEM-2)
# $PROJECT_HOME/conv.cpp(146): I/O-Port Resource '/conv/op:rsc' (from var: op) mapped to 'ccs_ioport.ccs_in' (size: 2). (MEM-2)
# Info: Completed transformation 'memories' on solution 'conv.v1': elapsed time 0.73 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 560, Real ops = 183, Vars = 126 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'conv.v1' (SOL-8)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Completed transformation 'cluster' on solution 'conv.v1': elapsed time 0.09 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 560, Real ops = 183, Vars = 126 (SOL-21)
# Info: Starting transformation 'architect' on solution 'conv.v1' (SOL-8)
# $PROJECT_HOME/conv.cpp(101): Loop '/conv/core/results_out.flush:if:for' iterated at most 4 times. (LOOP-2)
# Design 'conv' contains '409' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/home/russk/notre_dame/git/platforms/ibex_designs/designs/conv/cat/Catapult/conv.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'conv.v1': elapsed time 1.94 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 1255, Real ops = 409, Vars = 271 (SOL-21)
# > directive set /conv/core/image_load:if:write_mem(if:ring_buffer:rsc(0)(0).@) -IGNORE_DEPENDENCY_FROM image_load:if:read_mem(if:ring_buffer:rsc(0)(0).@)
# /conv/core/image_load:if:write_mem(if:ring_buffer:rsc(0)(0).@)/IGNORE_DEPENDENCY_FROM image_load:if:read_mem(if:ring_buffer:rsc(0)(0).@)
# > directive set /conv/core/image_load:if:write_mem(if:ring_buffer:rsc(1)(0).@)#1 -IGNORE_DEPENDENCY_FROM image_load:if:read_mem(if:ring_buffer:rsc(1)(0).@)#1
# /conv/core/image_load:if:write_mem(if:ring_buffer:rsc(1)(0).@)#1/IGNORE_DEPENDENCY_FROM image_load:if:read_mem(if:ring_buffer:rsc(1)(0).@)#1
# > directive set /conv/core/image_load:if:read_mem(if:ring_buffer:rsc(1)(0).@)#1 -IGNORE_DEPENDENCY_FROM image_load:if:write_mem(if:ring_buffer:rsc(1)(0).@)#1
# /conv/core/image_load:if:read_mem(if:ring_buffer:rsc(1)(0).@)#1/IGNORE_DEPENDENCY_FROM image_load:if:write_mem(if:ring_buffer:rsc(1)(0).@)#1
# > directive set /conv/core/main_cols:if:write_mem(output_image:rsc.@) -IGNORE_DEPENDENCY_FROM main_cols:if:read_mem(output_image:rsc.@)
# /conv/core/main_cols:if:write_mem(output_image:rsc.@)/IGNORE_DEPENDENCY_FROM main_cols:if:read_mem(output_image:rsc.@)
# > directive set /conv/core/main_cols:if:read_mem(output_image:rsc.@) -IGNORE_DEPENDENCY_FROM main_cols:if:write_mem(output_image:rsc.@)
# /conv/core/main_cols:if:read_mem(output_image:rsc.@)/IGNORE_DEPENDENCY_FROM main_cols:if:write_mem(output_image:rsc.@)
# > go allocate
# Info: Starting transformation 'allocate' on solution 'conv.v1' (SOL-8)
# Warning: Process 'core' has IGNORE_DEPENDENCY_FROM directives (potentially created from ignore_memory_precedence commands).  The command was refined to be dependent on the order of the arguments.  Please verify the correctness of the argument order.  See also the command's documentation. (MEM-52)
# Performing concurrent resource allocation and scheduling on '/conv/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/conv.cpp(115): Prescheduled LOOP '/conv/core/results_out.send#1:if:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/conv.cpp(115): Prescheduled LOOP '/conv/core/results_out.send:if:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/conv.cpp(271): Prescheduled LOOP '/conv/core/clear_col' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/conv.cpp(259): Prescheduled LOOP '/conv/core/out_col' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/conv.cpp(234): Prescheduled LOOP '/conv/core/out_col_max' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/conv.cpp(270): Prescheduled LOOP '/conv/core/clear_row' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/conv.cpp(101): Prescheduled LOOP '/conv/core/results_out.flush:if:for' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/conv.cpp(258): Prescheduled LOOP '/conv/core/out_row' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/conv.cpp(233): Prescheduled LOOP '/conv/core/out_row_max' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/conv.cpp(180): Prescheduled LOOP '/conv/core/main_rows' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/conv.cpp(141): Prescheduled LOOP '/conv/core/main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/conv.cpp(141): Prescheduled LOOP '/conv/core/core:rlp' (1 c-steps) (SCHD-7)
# $PROJECT_HOME/conv.cpp(141): Prescheduled SEQUENTIAL '/conv/core' (total length 35 c-steps) (SCHD-8)
# Info: $PROJECT_HOME/conv.cpp(141): Initial schedule of SEQUENTIAL '/conv/core': Latency = 39, Area (Datapath, Register, Total) = 25768.65, 8839.20, 34607.85 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: $PROJECT_HOME/conv.cpp(141): Final schedule of SEQUENTIAL '/conv/core': Latency = 39, Area (Datapath, Register, Total) = 13336.77, 8908.80, 22245.57 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'conv.v1': elapsed time 1.34 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 1255, Real ops = 409, Vars = 271 (SOL-21)
# > go extract
# Info: Starting transformation 'schedule' on solution 'conv.v1' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/conv/core' (CRAAS-1)
# Global signal 'height:rsc.dat' added to design 'conv' for component 'height:rsci' (LIB-3)
# Info: $PROJECT_HOME/conv.cpp(142): Creating buffer for wait controller for component 'height:rsc' (SCHD-46)
# Global signal 'width:rsc.dat' added to design 'conv' for component 'width:rsci' (LIB-3)
# Info: $PROJECT_HOME/conv.cpp(143): Creating buffer for wait controller for component 'width:rsc' (SCHD-46)
# Global signal 'max_pool:rsc.dat' added to design 'conv' for component 'max_pool:rsci' (LIB-3)
# Info: $PROJECT_HOME/conv.cpp(144): Creating buffer for wait controller for component 'max_pool:rsc' (SCHD-46)
# Global signal 'filter_in:rsc.dat' added to design 'conv' for component 'filter_in:rsci' (LIB-3)
# Info: $PROJECT_HOME/conv.cpp(161): Creating buffer for wait controller for component 'filter_in:rsc' (SCHD-46)
# Global signal 'op:rsc.dat' added to design 'conv' for component 'op:rsci' (LIB-3)
# Info: $PROJECT_HOME/conv.cpp(146): Creating buffer for wait controller for component 'op:rsc' (SCHD-46)
# Global signal 'go:rsc.rdy' added to design 'conv' for component 'go:rsci' (LIB-3)
# Global signal 'go:rsc.vld' added to design 'conv' for component 'go:rsci' (LIB-3)
# Global signal 'go:rsc.dat' added to design 'conv' for component 'go:rsci' (LIB-3)
# Info: $PROJECT_HOME/conv.cpp(170): Creating buffer for wait controller for component 'go:rsc' (SCHD-46)
# Global signal 'done:rsc.rdy' added to design 'conv' for component 'done:rsci' (LIB-3)
# Global signal 'done:rsc.vld' added to design 'conv' for component 'done:rsci' (LIB-3)
# Global signal 'done:rsc.dat' added to design 'conv' for component 'done:rsci' (LIB-3)
# Global signal 'image_word_array:rsc.rdy' added to design 'conv' for component 'image_word_array:rsci' (LIB-3)
# Global signal 'image_word_array:rsc.vld' added to design 'conv' for component 'image_word_array:rsci' (LIB-3)
# Global signal 'image_word_array:rsc.dat' added to design 'conv' for component 'image_word_array:rsci' (LIB-3)
# Info: $PROJECT_HOME/conv.cpp(52): Creating buffer for wait controller for component 'image_word_array:rsc' (SCHD-46)
# Info: $PROJECT_HOME/conv.cpp(52): Creating buffer for wait controller for component 'image_word_array:rsc' (SCHD-46)
# Global signal 'result_word_array:rsc.rdy' added to design 'conv' for component 'result_word_array:rsci' (LIB-3)
# Global signal 'result_word_array:rsc.vld' added to design 'conv' for component 'result_word_array:rsci' (LIB-3)
# Global signal 'result_word_array:rsc.dat' added to design 'conv' for component 'result_word_array:rsci' (LIB-3)
# Global signal 'output_image:rsc.we' added to design 'conv' for component 'output_image:rsci' (LIB-3)
# Global signal 'output_image:rsc.d' added to design 'conv' for component 'output_image:rsci' (LIB-3)
# Global signal 'output_image:rsc.wadr' added to design 'conv' for component 'output_image:rsci' (LIB-3)
# Global signal 'output_image:rsc.q' added to design 'conv' for component 'output_image:rsci' (LIB-3)
# Global signal 'output_image:rsc.re' added to design 'conv' for component 'output_image:rsci' (LIB-3)
# Global signal 'output_image:rsc.radr' added to design 'conv' for component 'output_image:rsci' (LIB-3)
# Info: $PROJECT_HOME/conv.cpp(225): Creating buffer for wait controller for component 'output_image:rsc' (SCHD-46)
# Global signal 'if:ring_buffer:rsc(0)(0).we' added to design 'conv' for component 'if:ring_buffer:rsc(0)(0)i' (LIB-3)
# Global signal 'if:ring_buffer:rsc(0)(0).d' added to design 'conv' for component 'if:ring_buffer:rsc(0)(0)i' (LIB-3)
# Global signal 'if:ring_buffer:rsc(0)(0).wadr' added to design 'conv' for component 'if:ring_buffer:rsc(0)(0)i' (LIB-3)
# Global signal 'if:ring_buffer:rsc(0)(0).q' added to design 'conv' for component 'if:ring_buffer:rsc(0)(0)i' (LIB-3)
# Global signal 'if:ring_buffer:rsc(0)(0).re' added to design 'conv' for component 'if:ring_buffer:rsc(0)(0)i' (LIB-3)
# Global signal 'if:ring_buffer:rsc(0)(0).radr' added to design 'conv' for component 'if:ring_buffer:rsc(0)(0)i' (LIB-3)
# Info: $PROJECT_HOME/conv.cpp(190): Creating buffer for wait controller for component 'if:ring_buffer:rsc(0)(0)' (SCHD-46)
# Global signal 'if:ring_buffer:rsc(1)(0).we' added to design 'conv' for component 'if:ring_buffer:rsc(1)(0)i' (LIB-3)
# Global signal 'if:ring_buffer:rsc(1)(0).d' added to design 'conv' for component 'if:ring_buffer:rsc(1)(0)i' (LIB-3)
# Global signal 'if:ring_buffer:rsc(1)(0).wadr' added to design 'conv' for component 'if:ring_buffer:rsc(1)(0)i' (LIB-3)
# Global signal 'if:ring_buffer:rsc(1)(0).q' added to design 'conv' for component 'if:ring_buffer:rsc(1)(0)i' (LIB-3)
# Global signal 'if:ring_buffer:rsc(1)(0).re' added to design 'conv' for component 'if:ring_buffer:rsc(1)(0)i' (LIB-3)
# Global signal 'if:ring_buffer:rsc(1)(0).radr' added to design 'conv' for component 'if:ring_buffer:rsc(1)(0)i' (LIB-3)
# Info: $PROJECT_HOME/conv.cpp(190): Creating buffer for wait controller for component 'if:ring_buffer:rsc(1)(0)' (SCHD-46)
# Global signal 'height:rsc.triosy.lz' added to design 'conv' for component 'height:rsc.triosy:obj' (LIB-3)
# Global signal 'width:rsc.triosy.lz' added to design 'conv' for component 'width:rsc.triosy:obj' (LIB-3)
# Global signal 'max_pool:rsc.triosy.lz' added to design 'conv' for component 'max_pool:rsc.triosy:obj' (LIB-3)
# Global signal 'filter_in:rsc.triosy.lz' added to design 'conv' for component 'filter_in:rsc.triosy:obj' (LIB-3)
# Global signal 'op:rsc.triosy.lz' added to design 'conv' for component 'op:rsc.triosy:obj' (LIB-3)
# Info: $PROJECT_HOME/conv.cpp(180): Loop '/conv/core/main_rows' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'conv.v1': elapsed time 10.14 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3429, Real ops = 458, Vars = 799 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'conv.v1' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Creating shared register 'main_rows:row.sva' for variables 'main_rows:row.sva, out_col:col.sva, clear_col:col.sva' (2 registers deleted). (FSM-3)
# Creating shared register 'clear_row:row.sva' for variables 'clear_row:row.sva, out_row:row.sva, main_cols:col.lpi#2' (2 registers deleted). (FSM-3)
# Creating shared register 'exit:clear_col.sva' for variables 'exit:clear_col.sva, exit:main_rows.lpi#2.dfm.1, exit:out_col.sva, exit:out_col_max.sva' (3 registers deleted). (FSM-3)
# Creating shared register 'feature_map_in.in_buffer(0).lpi#2' for variables 'feature_map_in.in_buffer(0).lpi#2, feature_map_in.in_buffer(0).sva, feature_map_in.in_buffer(0).lpi#2.dfm#3' (2 registers deleted). (FSM-3)
# Creating shared register 'feature_map_in.in_buffer(1).lpi#2' for variables 'feature_map_in.in_buffer(1).lpi#2, feature_map_in.in_buffer(1).sva, feature_map_in.in_buffer(1).lpi#2.dfm#3' (2 registers deleted). (FSM-3)
# Creating shared register 'feature_map_in.in_buffer(2).lpi#2' for variables 'feature_map_in.in_buffer(2).lpi#2, feature_map_in.in_buffer(2).sva, feature_map_in.in_buffer(2).lpi#2.dfm#3' (2 registers deleted). (FSM-3)
# Creating shared register 'feature_map_in.in_buffer(3).lpi#2' for variables 'feature_map_in.in_buffer(3).lpi#2, feature_map_in.in_buffer(3).sva, feature_map_in.in_buffer(3).lpi#2.dfm#3' (2 registers deleted). (FSM-3)
# Creating shared register 'feature_map_in.read:slc(feature_map_in.in_buffer,*8)(7-0):pmx.lpi#1.dfm' for variables 'feature_map_in.read:slc(feature_map_in.in_buffer,*8)(7-0):pmx.lpi#1.dfm, feature_map_in.read:slc(feature_map_in.in_buffer,*8)(7-0):pmx.lpi#2, feature_map_in.read:slc(feature_map_in.in_buffer,*8)(7-0):pmx.lpi#2.dfm#2' (2 registers deleted). (FSM-3)
# Creating shared register 'image_load-1:if:image_load:if:slc(if:ring_buffer,*8)(7-0)#1.ncse.lpi#1.dfm' for variables 'image_load-1:if:image_load:if:slc(if:ring_buffer,*8)(7-0)#1.ncse.lpi#1.dfm, image_load-1:if:image_load:if:slc(if:ring_buffer,*8)(7-0)#1.ncse.lpi#2, image_load-1:if:image_load:if:slc(if:ring_buffer,*8)(7-0)#1.ncse.lpi#2.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'image_load-2:if:image_load:if:slc(if:ring_buffer,*8)(7-0)#1.ncse.lpi#1.dfm' for variables 'image_load-2:if:image_load:if:slc(if:ring_buffer,*8)(7-0)#1.ncse.lpi#1.dfm, image_load-2:if:image_load:if:slc(if:ring_buffer,*8)(7-0)#1.ncse.lpi#2, image_load-2:if:image_load:if:slc(if:ring_buffer,*8)(7-0)#1.ncse.lpi#2.dfm#1' (2 registers deleted). (FSM-3)
# Creating shared register 'results_out.buffer(1).lpi#3' for variables 'results_out.buffer(1).lpi#3, results_out.buffer(1).sva#1, results_out.buffer(1).sva#2' (2 registers deleted). (FSM-3)
# Creating shared register 'results_out.buffer(1).lpi#6' for variables 'results_out.buffer(1).lpi#6, results_out.buffer(1).sva#3, results_out.buffer(1).sva#4' (2 registers deleted). (FSM-3)
# Creating shared register 'results_out.buffer(2).lpi#3' for variables 'results_out.buffer(2).lpi#3, results_out.buffer(2).sva#1, results_out.buffer(2).sva#2' (2 registers deleted). (FSM-3)
# Creating shared register 'results_out.buffer(2).lpi#6' for variables 'results_out.buffer(2).lpi#6, results_out.buffer(2).sva#3, results_out.buffer(2).sva#4' (2 registers deleted). (FSM-3)
# Creating shared register 'results_out.buffer(3).lpi#3' for variables 'results_out.buffer(3).lpi#3, results_out.buffer(3).sva#1, results_out.buffer(3).sva#2' (2 registers deleted). (FSM-3)
# Creating shared register 'results_out.buffer(3).lpi#6' for variables 'results_out.buffer(3).lpi#6, results_out.buffer(3).sva#3, results_out.buffer(3).sva#4' (2 registers deleted). (FSM-3)
# Creating shared register 'results_out.wide_word(7:0).lpi#3' for variables 'results_out.wide_word(7:0).lpi#3, results_out.wide_word(7:0).lpi#4, results_out.wide_word(7:0).sva#1' (2 registers deleted). (FSM-3)
# Creating shared register 'results_out.wide_word(7:0).lpi#6' for variables 'results_out.wide_word(7:0).lpi#6, results_out.wide_word(7:0).lpi#7, results_out.wide_word(7:0).sva#2' (2 registers deleted). (FSM-3)
# Creating shared register 'out_col_max:m0.sva' for variables 'out_col_max:m0.sva, out_col_max:m01:_qr.lpi#3.dfm, if:image_tap(0)(1).sva' (2 registers deleted). (FSM-3)
# Creating shared register 'if:image_tap(0)(2).sva' for variables 'if:image_tap(0)(2).sva, out_col_max:m0:acc#3.psp.sva, out_col_max:slc(out_col_max:col(11:1))(7-0).itm' (2 registers deleted). (FSM-3)
# Creating shared register 'feature_map_in.index(2:0).lpi#2' for variables 'feature_map_in.index(2:0).lpi#2, feature_map_in.index(2:0).sva, feature_map_in.index(2:0).lpi#2.dfm#3' (2 registers deleted). (FSM-3)
# Creating shared register 'results_out.send#1:if:for:i.sva(1:0)' for variables 'results_out.send#1:if:for:i.sva(1:0), results_out.send:if:for:i.sva(1:0), results_out.flush:if:for:i.sva(1:0), image_load-3:feature_map_in.index:slc(feature_map_in.index(2:0))(1-0)#2.tmp.1' (3 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'conv.v1': elapsed time 7.07 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 2202, Real ops = 1053, Vars = 682 (SOL-21)
# Info: Starting transformation 'instance' on solution 'conv.v1' (SOL-8)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'conv.v1': elapsed time 5.21 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 2030, Real ops = 821, Vars = 1874 (SOL-21)
# Info: Starting transformation 'extract' on solution 'conv.v1' (SOL-8)
# Report written to file 'rtl.rpt'
# Info: Running transformation 'extract' on solution 'conv.v1': elapsed time 3.02 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-15)
# Info: Running transformation 'extract' on solution 'conv.v1': elapsed time 3.03 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-15)
# Generating scverify_top.cpp
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_in_pipe_v5.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: /home/russk/notre_dame/git/platforms/ibex_designs/designs/conv/cat/Catapult/conv.v1/concat_rtl.vhdl
# order file name is: rtl.vhdl_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_genreg_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_in_pipe_v5.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated simulation file: /home/russk/notre_dame/git/platforms/ibex_designs/designs/conv/cat/Catapult/conv.v1/concat_sim_rtl.vhdl
# Stalls updated in wave database file, 'scverify/ccs_wave_signals.dat'
# Generating SCVerify testbench files
# Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Stalls updated in wave database file, 'scverify/ccs_wave_signals.dat'
# Stalls updated in wave database file, 'scverify/ccs_wave_signals.dat'
# Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Info: Running transformation 'extract' on solution 'conv.v1': elapsed time 7.13 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-15)
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_in_pipe_v5.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: /home/russk/notre_dame/git/platforms/ibex_designs/designs/conv/cat/Catapult/conv.v1/concat_rtl.v
# order file name is: rtl.v_order_sim.txt
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_in_pipe_v5.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_in_v1.v
# Add dependent file: /wv/hlsb/CATAPULT/10.6a/2021-04-12/aol/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.v
# Add dependent file: ./rtl.v
# Finished writing concatenated simulation file: /home/russk/notre_dame/git/platforms/ibex_designs/designs/conv/cat/Catapult/conv.v1/concat_sim_rtl.v
# Stalls updated in wave database file, 'scverify/ccs_wave_signals.dat'
# Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Stalls updated in wave database file, 'scverify/ccs_wave_signals.dat'
# Stalls updated in wave database file, 'scverify/ccs_wave_signals.dat'
# Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'conv.v1': elapsed time 10.42 seconds, memory usage 1047404kB, peak memory usage 1047404kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 2043, Real ops = 830, Vars = 621 (SOL-21)
# > end dofile ./conv.tcl
