Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/gd/Desktop/CPU/CPU_tf_isim_beh.exe -prj C:/Users/gd/Desktop/CPU/CPU_tf_beh.prj work.CPU_tf work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/gd/Desktop/CPU/SignZeroExtend.v" into library work
Analyzing Verilog file "C:/Users/gd/Desktop/CPU/RegisterBlock.v" into library work
Analyzing Verilog file "C:/Users/gd/Desktop/CPU/PC.v" into library work
Analyzing Verilog file "C:/Users/gd/Desktop/CPU/InstructionMemory.v" into library work
Analyzing Verilog file "C:/Users/gd/Desktop/CPU/DataMemory.v" into library work
Analyzing Verilog file "C:/Users/gd/Desktop/CPU/ControlUnit.v" into library work
Analyzing Verilog file "C:/Users/gd/Desktop/CPU/ALU.v" into library work
Analyzing Verilog file "C:/Users/gd/Desktop/CPU/CPU.v" into library work
Analyzing Verilog file "C:/Users/gd/Desktop/CPU/CPU_tf.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ControlUnit
Compiling module ALU
Compiling module DataMemory
Compiling module InstructionMemory
Compiling module RegisterBlock
Compiling module SignZeroExtend
Compiling module PC
Compiling module CPU
Compiling module CPU_tf
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Users/gd/Desktop/CPU/CPU_tf_isim_beh.exe
Fuse Memory Usage: 28516 KB
Fuse CPU Usage: 530 ms
