[14:18:32.651] <TB3>     INFO: *** Welcome to pxar ***
[14:18:32.651] <TB3>     INFO: *** Today: 2016/07/06
[14:18:32.657] <TB3>     INFO: *** Version: b2a7-dirty
[14:18:32.658] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C15.dat
[14:18:32.658] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:18:32.658] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//defaultMaskFile.dat
[14:18:32.658] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters_C15.dat
[14:18:32.733] <TB3>     INFO:         clk: 4
[14:18:32.733] <TB3>     INFO:         ctr: 4
[14:18:32.733] <TB3>     INFO:         sda: 19
[14:18:32.733] <TB3>     INFO:         tin: 9
[14:18:32.733] <TB3>     INFO:         level: 15
[14:18:32.733] <TB3>     INFO:         triggerdelay: 0
[14:18:32.733] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:18:32.733] <TB3>     INFO: Log level: DEBUG
[14:18:32.745] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:18:32.748] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:18:32.751] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:18:34.303] <TB3>     INFO: DUT info: 
[14:18:34.303] <TB3>     INFO: The DUT currently contains the following objects:
[14:18:34.303] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:18:34.303] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:18:34.303] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:18:34.303] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:18:34.303] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:18:34.303] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:18:34.304] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:18:34.305] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:18:34.314] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30171136
[14:18:34.314] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1fc8cf0
[14:18:34.314] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1f3d770
[14:18:34.314] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4d9dd94010
[14:18:34.314] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f4da3fff510
[14:18:34.314] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30236672 fPxarMemory = 0x7f4d9dd94010
[14:18:34.315] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[14:18:34.316] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 464.7mA
[14:18:34.316] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 18.2 C
[14:18:34.316] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:18:34.717] <TB3>     INFO: enter 'restricted' command line mode
[14:18:34.717] <TB3>     INFO: enter test to run
[14:18:34.717] <TB3>     INFO:   test: FPIXTest no parameter change
[14:18:34.717] <TB3>     INFO:   running: fpixtest
[14:18:34.717] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:18:34.720] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:18:34.720] <TB3>     INFO: ######################################################################
[14:18:34.720] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:18:34.720] <TB3>     INFO: ######################################################################
[14:18:34.723] <TB3>     INFO: ######################################################################
[14:18:34.723] <TB3>     INFO: PixTestPretest::doTest()
[14:18:34.723] <TB3>     INFO: ######################################################################
[14:18:34.726] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:34.726] <TB3>     INFO:    PixTestPretest::programROC() 
[14:18:34.726] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:52.744] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:18:52.744] <TB3>     INFO: IA differences per ROC:  20.1 17.7 17.7 16.9 18.5 16.9 20.1 16.1 19.3 18.5 18.5 20.1 19.3 20.1 20.1 19.3
[14:18:52.809] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:52.809] <TB3>     INFO:    PixTestPretest::checkIdig() 
[14:18:52.809] <TB3>     INFO:    ----------------------------------------------------------------------
[14:18:54.062] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:18:54.564] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[14:18:55.066] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[14:18:55.567] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:18:56.069] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:18:56.571] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[14:18:57.073] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:18:57.575] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:18:58.076] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:18:58.578] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[14:18:59.080] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[14:18:59.582] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:19:00.083] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[14:19:00.585] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:19:01.087] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[14:19:01.589] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:19:01.842] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 
[14:19:01.842] <TB3>     INFO: Test took 9036 ms.
[14:19:01.842] <TB3>     INFO: PixTestPretest::checkIdig() done.
[14:19:01.871] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:01.872] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:19:01.872] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:01.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.0312 mA
[14:19:02.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 25.3687 mA
[14:19:02.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  71 Ia 23.7688 mA
[14:19:02.277] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  72 Ia 23.7688 mA
[14:19:02.377] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  73 Ia 23.7688 mA
[14:19:02.478] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  74 Ia 24.5687 mA
[14:19:02.579] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  72 Ia 23.7688 mA
[14:19:02.680] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  73 Ia 23.7688 mA
[14:19:02.781] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  74 Ia 24.5687 mA
[14:19:02.882] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  72 Ia 23.7688 mA
[14:19:02.982] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  73 Ia 24.5687 mA
[14:19:03.083] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  71 Ia 23.7688 mA
[14:19:03.184] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  72 Ia 23.7688 mA
[14:19:03.285] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.9688 mA
[14:19:03.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.5687 mA
[14:19:03.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  82 Ia 23.7688 mA
[14:19:03.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  83 Ia 24.5687 mA
[14:19:03.688] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  81 Ia 23.7688 mA
[14:19:03.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  82 Ia 24.5687 mA
[14:19:03.889] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  80 Ia 23.7688 mA
[14:19:03.990] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  81 Ia 24.5687 mA
[14:19:04.091] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  79 Ia 22.9688 mA
[14:19:04.191] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 24.5687 mA
[14:19:04.292] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  83 Ia 24.5687 mA
[14:19:04.392] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  81 Ia 23.7688 mA
[14:19:04.493] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.1688 mA
[14:19:04.594] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  89 Ia 24.5687 mA
[14:19:04.695] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  87 Ia 24.5687 mA
[14:19:04.796] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  85 Ia 24.5687 mA
[14:19:04.896] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  83 Ia 23.7688 mA
[14:19:04.997] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  84 Ia 24.5687 mA
[14:19:05.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  82 Ia 23.7688 mA
[14:19:05.198] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  83 Ia 24.5687 mA
[14:19:05.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  81 Ia 23.7688 mA
[14:19:05.399] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  82 Ia 23.7688 mA
[14:19:05.500] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  83 Ia 23.7688 mA
[14:19:05.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  84 Ia 24.5687 mA
[14:19:05.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 21.3688 mA
[14:19:05.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  94 Ia 25.3687 mA
[14:19:05.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  87 Ia 24.5687 mA
[14:19:05.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  85 Ia 23.7688 mA
[14:19:06.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  86 Ia 23.7688 mA
[14:19:06.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  87 Ia 24.5687 mA
[14:19:06.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  85 Ia 23.7688 mA
[14:19:06.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  86 Ia 23.7688 mA
[14:19:06.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  87 Ia 23.7688 mA
[14:19:06.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  88 Ia 23.7688 mA
[14:19:06.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  89 Ia 24.5687 mA
[14:19:06.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  87 Ia 24.5687 mA
[14:19:06.910] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.9688 mA
[14:19:07.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.5687 mA
[14:19:07.112] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  82 Ia 24.5687 mA
[14:19:07.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  80 Ia 23.7688 mA
[14:19:07.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  81 Ia 23.7688 mA
[14:19:07.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  82 Ia 24.5687 mA
[14:19:07.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  80 Ia 23.7688 mA
[14:19:07.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  81 Ia 23.7688 mA
[14:19:07.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  82 Ia 24.5687 mA
[14:19:07.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  80 Ia 23.7688 mA
[14:19:07.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  81 Ia 23.7688 mA
[14:19:08.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  82 Ia 23.7688 mA
[14:19:08.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 21.3688 mA
[14:19:08.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  94 Ia 24.5687 mA
[14:19:08.320] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  92 Ia 23.7688 mA
[14:19:08.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  93 Ia 24.5687 mA
[14:19:08.521] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  91 Ia 23.7688 mA
[14:19:08.621] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  92 Ia 23.7688 mA
[14:19:08.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  93 Ia 24.5687 mA
[14:19:08.823] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  91 Ia 23.7688 mA
[14:19:08.923] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  92 Ia 24.5687 mA
[14:19:09.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  90 Ia 23.7688 mA
[14:19:09.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  91 Ia 23.7688 mA
[14:19:09.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  92 Ia 24.5687 mA
[14:19:09.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.5687 mA
[14:19:09.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  76 Ia 24.5687 mA
[14:19:09.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  74 Ia 23.7688 mA
[14:19:09.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  75 Ia 24.5687 mA
[14:19:09.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  73 Ia 23.7688 mA
[14:19:09.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  74 Ia 24.5687 mA
[14:19:09.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  72 Ia 22.9688 mA
[14:19:10.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  78 Ia 24.5687 mA
[14:19:10.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  76 Ia 24.5687 mA
[14:19:10.232] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  74 Ia 23.7688 mA
[14:19:10.333] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  75 Ia 24.5687 mA
[14:19:10.433] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  73 Ia 23.7688 mA
[14:19:10.534] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.3688 mA
[14:19:10.635] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  94 Ia 24.5687 mA
[14:19:10.736] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  92 Ia 23.7688 mA
[14:19:10.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  93 Ia 24.5687 mA
[14:19:10.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  91 Ia 23.7688 mA
[14:19:11.038] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  92 Ia 24.5687 mA
[14:19:11.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  90 Ia 23.7688 mA
[14:19:11.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  91 Ia 23.7688 mA
[14:19:11.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  92 Ia 24.5687 mA
[14:19:11.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  90 Ia 23.7688 mA
[14:19:11.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  91 Ia 23.7688 mA
[14:19:11.642] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  92 Ia 24.5687 mA
[14:19:11.743] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.7688 mA
[14:19:11.844] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  79 Ia 24.5687 mA
[14:19:11.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  77 Ia 23.7688 mA
[14:19:12.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  78 Ia 23.7688 mA
[14:19:12.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  79 Ia 24.5687 mA
[14:19:12.247] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  77 Ia 23.7688 mA
[14:19:12.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  78 Ia 23.7688 mA
[14:19:12.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  79 Ia 24.5687 mA
[14:19:12.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  77 Ia 23.7688 mA
[14:19:12.650] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  78 Ia 24.5687 mA
[14:19:12.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  76 Ia 23.7688 mA
[14:19:12.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  77 Ia 23.7688 mA
[14:19:12.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.9688 mA
[14:19:13.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.5687 mA
[14:19:13.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[14:19:13.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  80 Ia 24.5687 mA
[14:19:13.354] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 22.9688 mA
[14:19:13.454] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  84 Ia 24.5687 mA
[14:19:13.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 24.5687 mA
[14:19:13.655] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  80 Ia 23.7688 mA
[14:19:13.756] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  81 Ia 23.7688 mA
[14:19:13.857] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  82 Ia 24.5687 mA
[14:19:13.958] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  80 Ia 23.7688 mA
[14:19:14.059] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  81 Ia 24.5687 mA
[14:19:14.160] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.9688 mA
[14:19:14.261] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.5687 mA
[14:19:14.361] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  82 Ia 24.5687 mA
[14:19:14.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  80 Ia 24.5687 mA
[14:19:14.562] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  78 Ia 22.9688 mA
[14:19:14.663] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  84 Ia 24.5687 mA
[14:19:14.764] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  82 Ia 24.5687 mA
[14:19:14.865] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  80 Ia 24.5687 mA
[14:19:14.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  78 Ia 22.9688 mA
[14:19:15.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  84 Ia 24.5687 mA
[14:19:15.166] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  82 Ia 24.5687 mA
[14:19:15.267] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  80 Ia 24.5687 mA
[14:19:15.369] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 25.3687 mA
[14:19:15.469] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  71 Ia 23.7688 mA
[14:19:15.570] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  72 Ia 23.7688 mA
[14:19:15.670] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  73 Ia 23.7688 mA
[14:19:15.771] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  74 Ia 23.7688 mA
[14:19:15.871] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  75 Ia 24.5687 mA
[14:19:15.972] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  73 Ia 23.7688 mA
[14:19:16.073] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  74 Ia 24.5687 mA
[14:19:16.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  72 Ia 23.7688 mA
[14:19:16.274] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  73 Ia 23.7688 mA
[14:19:16.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  74 Ia 24.5687 mA
[14:19:16.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  72 Ia 22.9688 mA
[14:19:16.577] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.7688 mA
[14:19:16.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  79 Ia 24.5687 mA
[14:19:16.779] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  77 Ia 23.7688 mA
[14:19:16.880] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  78 Ia 23.7688 mA
[14:19:16.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  79 Ia 24.5687 mA
[14:19:17.081] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  77 Ia 23.7688 mA
[14:19:17.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  78 Ia 23.7688 mA
[14:19:17.283] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  79 Ia 24.5687 mA
[14:19:17.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  77 Ia 23.7688 mA
[14:19:17.484] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  78 Ia 23.7688 mA
[14:19:17.585] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  79 Ia 24.5687 mA
[14:19:17.685] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  77 Ia 23.7688 mA
[14:19:17.787] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.5687 mA
[14:19:17.887] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  76 Ia 23.7688 mA
[14:19:17.988] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  77 Ia 24.5687 mA
[14:19:18.088] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  75 Ia 23.7688 mA
[14:19:18.189] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  76 Ia 23.7688 mA
[14:19:18.290] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  77 Ia 23.7688 mA
[14:19:18.390] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 23.7688 mA
[14:19:18.491] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  79 Ia 24.5687 mA
[14:19:18.591] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  77 Ia 23.7688 mA
[14:19:18.692] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  78 Ia 23.7688 mA
[14:19:18.792] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  79 Ia 24.5687 mA
[14:19:18.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  77 Ia 23.7688 mA
[14:19:18.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.5687 mA
[14:19:19.094] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  76 Ia 23.7688 mA
[14:19:19.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  77 Ia 24.5687 mA
[14:19:19.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  75 Ia 23.7688 mA
[14:19:19.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  76 Ia 23.7688 mA
[14:19:19.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  77 Ia 24.5687 mA
[14:19:19.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  75 Ia 23.7688 mA
[14:19:19.697] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  76 Ia 23.7688 mA
[14:19:19.798] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  77 Ia 24.5687 mA
[14:19:19.899] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  75 Ia 23.7688 mA
[14:19:19.999] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  76 Ia 23.7688 mA
[14:19:20.100] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  77 Ia 24.5687 mA
[14:19:20.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.7688 mA
[14:19:20.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  79 Ia 24.5687 mA
[14:19:20.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  77 Ia 23.7688 mA
[14:19:20.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  78 Ia 23.7688 mA
[14:19:20.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  79 Ia 24.5687 mA
[14:19:20.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  77 Ia 23.7688 mA
[14:19:20.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  78 Ia 23.7688 mA
[14:19:20.907] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  79 Ia 24.5687 mA
[14:19:21.008] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  77 Ia 23.7688 mA
[14:19:21.109] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  78 Ia 24.5687 mA
[14:19:21.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  76 Ia 23.7688 mA
[14:19:21.310] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  77 Ia 23.7688 mA
[14:19:21.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  72
[14:19:21.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  81
[14:19:21.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  84
[14:19:21.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  87
[14:19:21.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  82
[14:19:21.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  92
[14:19:21.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  73
[14:19:21.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  92
[14:19:21.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  77
[14:19:21.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  81
[14:19:21.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  80
[14:19:21.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  72
[14:19:21.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  77
[14:19:21.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  77
[14:19:21.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  77
[14:19:21.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  77
[14:19:23.164] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[14:19:23.164] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.1  19.3  19.3  20.1  19.3  20.1  20.1  19.3  19.3  19.3  20.1  19.3
[14:19:23.196] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:23.196] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:19:23.196] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:23.332] <TB3>     INFO: Expecting 231680 events.
[14:19:31.404] <TB3>     INFO: 231680 events read in total (7355ms).
[14:19:31.560] <TB3>     INFO: Test took 8361ms.
[14:19:31.760] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:19:31.764] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 82 and Delta(CalDel) = 61
[14:19:31.767] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 96 and Delta(CalDel) = 60
[14:19:31.771] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 78 and Delta(CalDel) = 58
[14:19:31.774] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 93 and Delta(CalDel) = 61
[14:19:31.778] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 80 and Delta(CalDel) = 60
[14:19:31.781] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 104 and Delta(CalDel) = 62
[14:19:31.784] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 95 and Delta(CalDel) = 62
[14:19:31.788] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 95 and Delta(CalDel) = 61
[14:19:31.791] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 83 and Delta(CalDel) = 57
[14:19:31.795] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 60
[14:19:31.798] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 90 and Delta(CalDel) = 57
[14:19:31.802] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 100 and Delta(CalDel) = 65
[14:19:31.805] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 75 and Delta(CalDel) = 65
[14:19:31.808] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 98 and Delta(CalDel) = 63
[14:19:31.812] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 83 and Delta(CalDel) = 62
[14:19:31.853] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:19:31.886] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:31.886] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:19:31.886] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:32.022] <TB3>     INFO: Expecting 231680 events.
[14:19:40.264] <TB3>     INFO: 231680 events read in total (7527ms).
[14:19:40.268] <TB3>     INFO: Test took 8378ms.
[14:19:40.289] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30.5
[14:19:40.481] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 30
[14:19:40.485] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 29
[14:19:40.488] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29
[14:19:40.492] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 31
[14:19:40.495] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28.5
[14:19:40.498] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[14:19:40.502] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30
[14:19:40.505] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29
[14:19:40.509] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29
[14:19:40.512] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29.5
[14:19:40.516] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29
[14:19:40.519] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 32
[14:19:40.523] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 32.5
[14:19:40.526] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[14:19:40.530] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 30.5
[14:19:40.564] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:19:40.564] <TB3>     INFO: CalDel:      126   141   121   127   130   120   140   124   135   129   122   125   154   154   144   138
[14:19:40.564] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:19:40.568] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C0.dat
[14:19:40.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C1.dat
[14:19:40.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C2.dat
[14:19:40.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C3.dat
[14:19:40.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C4.dat
[14:19:40.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C5.dat
[14:19:40.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C6.dat
[14:19:40.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C7.dat
[14:19:40.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C8.dat
[14:19:40.569] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C9.dat
[14:19:40.570] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C10.dat
[14:19:40.570] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C11.dat
[14:19:40.570] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C12.dat
[14:19:40.570] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C13.dat
[14:19:40.570] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C14.dat
[14:19:40.570] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters_C15.dat
[14:19:40.570] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:19:40.570] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:19:40.570] <TB3>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[14:19:40.570] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:19:40.655] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:19:40.655] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:19:40.655] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:19:40.655] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:19:40.657] <TB3>     INFO: ######################################################################
[14:19:40.657] <TB3>     INFO: PixTestTiming::doTest()
[14:19:40.657] <TB3>     INFO: ######################################################################
[14:19:40.657] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:40.657] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[14:19:40.658] <TB3>     INFO:    ----------------------------------------------------------------------
[14:19:40.658] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:19:42.176] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:19:44.450] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:19:46.723] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:19:48.997] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:19:51.270] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:19:53.544] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:19:55.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:19:58.090] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:20:01.940] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:20:04.214] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:20:06.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:20:08.761] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:20:11.035] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:20:13.308] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:20:15.582] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:20:17.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:20:41.962] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:20:43.482] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:20:44.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:20:46.522] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:20:48.042] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:20:49.561] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:20:51.082] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:20:52.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:20:55.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:20:58.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:21:02.315] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:21:05.715] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:21:09.115] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:21:12.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:21:15.914] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:21:19.314] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:21:25.785] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:21:27.305] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:21:28.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:21:30.346] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:21:31.866] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:21:33.387] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:21:34.907] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:21:36.427] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:21:43.461] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:21:45.735] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:21:48.009] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:21:50.282] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:21:52.555] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:21:54.829] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:21:57.103] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:21:59.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:22:06.986] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:22:09.260] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:22:11.533] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:22:13.808] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:22:16.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:22:18.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:22:20.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:22:22.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:22:30.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:22:33.146] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:22:35.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:22:37.694] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:22:39.968] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:22:42.241] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:22:44.515] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:22:46.788] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:22:49.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:22:51.392] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:22:53.665] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:22:55.939] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:22:58.213] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:23:00.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:23:02.761] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:23:05.034] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:23:07.871] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:23:10.145] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:23:12.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:23:14.692] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:23:16.966] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:23:19.239] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:23:21.512] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:23:23.786] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:23:28.563] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:23:30.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:23:31.603] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:23:33.123] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:23:34.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:23:36.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:23:37.681] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:23:39.201] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:23:44.920] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:23:46.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:23:47.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:23:49.478] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:23:50.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:23:52.518] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:23:54.037] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:23:55.557] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:24:04.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:24:05.617] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:24:07.139] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:24:08.659] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:24:10.180] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:24:11.700] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:24:13.221] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:24:14.742] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:24:23.656] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:24:25.930] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:24:28.204] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:24:30.477] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:24:32.750] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:24:35.024] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:24:37.298] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:24:39.572] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:24:48.802] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:24:51.077] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:24:53.350] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:24:55.623] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:24:57.897] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:25:00.171] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:25:02.445] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:25:04.718] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:25:15.511] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:25:17.785] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:25:20.058] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:25:22.331] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:25:24.605] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:25:26.878] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:25:29.152] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:25:31.810] <TB3>     INFO: TBM Phase Settings: 244
[14:25:31.810] <TB3>     INFO: 400MHz Phase: 5
[14:25:31.810] <TB3>     INFO: 160MHz Phase: 7
[14:25:31.810] <TB3>     INFO: Functional Phase Area: 5
[14:25:31.813] <TB3>     INFO: Test took 351156 ms.
[14:25:31.813] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:25:31.813] <TB3>     INFO:    ----------------------------------------------------------------------
[14:25:31.813] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:25:31.813] <TB3>     INFO:    ----------------------------------------------------------------------
[14:25:31.813] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:25:32.954] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:25:34.851] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:25:36.746] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:25:38.642] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:25:40.538] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:25:42.434] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:25:44.330] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:25:47.730] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:25:53.387] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:25:56.412] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:25:59.437] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:26:02.462] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:26:05.488] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:26:08.513] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:26:11.538] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:26:16.442] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:26:17.962] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:26:19.482] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:26:21.756] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:26:24.030] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:26:26.304] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:26:28.579] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:26:30.853] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:26:32.375] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:26:33.895] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:26:35.415] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:26:37.689] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:26:39.963] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:26:42.236] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:26:44.510] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:26:46.784] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:26:48.304] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:26:49.824] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:26:51.344] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:26:53.618] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:26:55.892] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:26:58.165] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:27:00.439] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:27:02.713] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:27:04.234] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:27:05.753] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:27:07.274] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:27:09.547] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:27:11.822] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:27:14.096] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:27:16.370] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:27:18.643] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:27:20.163] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:27:21.683] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:27:23.203] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:27:25.477] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:27:27.751] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:27:30.024] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:27:32.298] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:27:34.572] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:27:36.092] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:27:37.612] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:27:39.132] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:27:41.406] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:27:43.680] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:27:45.955] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:27:48.229] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:27:50.503] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:27:52.405] <TB3>     INFO: ROC Delay Settings: 228
[14:27:52.405] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:27:52.405] <TB3>     INFO: ROC Port 0 Delay: 4
[14:27:52.405] <TB3>     INFO: ROC Port 1 Delay: 4
[14:27:52.405] <TB3>     INFO: Functional ROC Area: 5
[14:27:52.408] <TB3>     INFO: Test took 140595 ms.
[14:27:52.408] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:27:52.408] <TB3>     INFO:    ----------------------------------------------------------------------
[14:27:52.408] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:27:52.408] <TB3>     INFO:    ----------------------------------------------------------------------
[14:27:53.547] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4028 4028 4028 4028 4028 4029 4029 4029 e062 c000 a101 8000 4029 4029 4029 4029 4029 4029 402b 4029 e062 c000 
[14:27:53.547] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4028 4028 4029 4029 4028 4028 4029 4029 e022 c000 a102 8040 402b 402b 402b 4028 402b 402b 4029 402b e022 c000 
[14:27:53.547] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4028 4029 4028 4029 4028 4029 4028 4029 e022 c000 a103 80b1 4029 4029 4029 4029 4029 4029 4029 4029 e022 c000 
[14:27:53.547] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:28:07.543] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:07.543] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:28:21.249] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:21.249] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:28:35.062] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:35.062] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:28:48.822] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:48.822] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:29:02.581] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:02.581] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:29:16.341] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:16.341] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:29:30.388] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:30.388] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:29:44.201] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:44.201] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:29:58.020] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:58.020] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:30:11.839] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:12.220] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:12.233] <TB3>     INFO: Decoding statistics:
[14:30:12.233] <TB3>     INFO:   General information:
[14:30:12.233] <TB3>     INFO: 	 16bit words read:         240000000
[14:30:12.233] <TB3>     INFO: 	 valid events total:       20000000
[14:30:12.233] <TB3>     INFO: 	 empty events:             20000000
[14:30:12.233] <TB3>     INFO: 	 valid events with pixels: 0
[14:30:12.233] <TB3>     INFO: 	 valid pixel hits:         0
[14:30:12.233] <TB3>     INFO:   Event errors: 	           0
[14:30:12.233] <TB3>     INFO: 	 start marker:             0
[14:30:12.233] <TB3>     INFO: 	 stop marker:              0
[14:30:12.233] <TB3>     INFO: 	 overflow:                 0
[14:30:12.233] <TB3>     INFO: 	 invalid 5bit words:       0
[14:30:12.233] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:30:12.233] <TB3>     INFO:   TBM errors: 		           0
[14:30:12.233] <TB3>     INFO: 	 flawed TBM headers:       0
[14:30:12.233] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:30:12.233] <TB3>     INFO: 	 event ID mismatches:      0
[14:30:12.233] <TB3>     INFO:   ROC errors: 		           0
[14:30:12.233] <TB3>     INFO: 	 missing ROC header(s):    0
[14:30:12.233] <TB3>     INFO: 	 misplaced readback start: 0
[14:30:12.233] <TB3>     INFO:   Pixel decoding errors:	   0
[14:30:12.233] <TB3>     INFO: 	 pixel data incomplete:    0
[14:30:12.233] <TB3>     INFO: 	 pixel address:            0
[14:30:12.233] <TB3>     INFO: 	 pulse height fill bit:    0
[14:30:12.233] <TB3>     INFO: 	 buffer corruption:        0
[14:30:12.233] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:12.233] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:30:12.233] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:12.233] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:12.233] <TB3>     INFO:    Read back bit status: 1
[14:30:12.233] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:12.233] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:12.233] <TB3>     INFO:    Timings are good!
[14:30:12.233] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:12.234] <TB3>     INFO: Test took 139826 ms.
[14:30:12.234] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:30:12.234] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:30:12.234] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:30:12.234] <TB3>     INFO: PixTestTiming::doTest took 631579 ms.
[14:30:12.234] <TB3>     INFO: PixTestTiming::doTest() done
[14:30:12.234] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:30:12.234] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:30:12.234] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:30:12.234] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:30:12.234] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:30:12.236] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:30:12.236] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:30:12.589] <TB3>     INFO: ######################################################################
[14:30:12.589] <TB3>     INFO: PixTestAlive::doTest()
[14:30:12.589] <TB3>     INFO: ######################################################################
[14:30:12.592] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:12.592] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:30:12.592] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:12.593] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:30:12.935] <TB3>     INFO: Expecting 41600 events.
[14:30:16.910] <TB3>     INFO: 41600 events read in total (3260ms).
[14:30:16.911] <TB3>     INFO: Test took 4318ms.
[14:30:16.919] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:16.919] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:30:16.919] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:30:17.296] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:30:17.296] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:30:17.296] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:30:17.299] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:17.299] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:30:17.299] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:17.300] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:30:17.642] <TB3>     INFO: Expecting 41600 events.
[14:30:20.558] <TB3>     INFO: 41600 events read in total (2201ms).
[14:30:20.558] <TB3>     INFO: Test took 3258ms.
[14:30:20.558] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:20.558] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:30:20.558] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:30:20.559] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:30:20.965] <TB3>     INFO: PixTestAlive::maskTest() done
[14:30:20.965] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:30:20.968] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:20.968] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:30:20.968] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:20.969] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:30:21.308] <TB3>     INFO: Expecting 41600 events.
[14:30:25.283] <TB3>     INFO: 41600 events read in total (3260ms).
[14:30:25.284] <TB3>     INFO: Test took 4315ms.
[14:30:25.292] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:25.292] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:30:25.292] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:30:25.670] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:30:25.670] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:30:25.670] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:30:25.670] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:30:25.677] <TB3>     INFO: ######################################################################
[14:30:25.678] <TB3>     INFO: PixTestTrim::doTest()
[14:30:25.678] <TB3>     INFO: ######################################################################
[14:30:25.680] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:25.680] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:30:25.680] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:25.756] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:30:25.756] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:30:25.780] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:25.780] <TB3>     INFO:     run 1 of 1
[14:30:25.780] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:26.122] <TB3>     INFO: Expecting 5025280 events.
[14:31:09.181] <TB3>     INFO: 1406680 events read in total (42344ms).
[14:31:51.399] <TB3>     INFO: 2795104 events read in total (84562ms).
[14:32:33.688] <TB3>     INFO: 4194856 events read in total (126851ms).
[14:32:58.768] <TB3>     INFO: 5025280 events read in total (151931ms).
[14:32:58.805] <TB3>     INFO: Test took 153025ms.
[14:32:58.862] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:58.959] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:00.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:01.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:02.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:04.229] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:05.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:06.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:08.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:09.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:10.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:12.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:13.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:14.855] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:16.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:17.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:18.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:19.991] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303837184
[14:33:19.994] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1014 minThrLimit = 94.099 minThrNLimit = 119.122 -> result = 94.1014 -> 94
[14:33:19.994] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.1847 minThrLimit = 78.0804 minThrNLimit = 103.091 -> result = 78.1847 -> 78
[14:33:19.995] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6531 minThrLimit = 95.6211 minThrNLimit = 121.933 -> result = 95.6531 -> 95
[14:33:19.995] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.1977 minThrLimit = 85.1698 minThrNLimit = 109.336 -> result = 85.1977 -> 85
[14:33:19.995] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4931 minThrLimit = 93.4888 minThrNLimit = 118.819 -> result = 93.4931 -> 93
[14:33:19.996] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.669 minThrLimit = 87.5203 minThrNLimit = 108.699 -> result = 87.669 -> 87
[14:33:19.996] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0003 minThrLimit = 97.943 minThrNLimit = 122.963 -> result = 98.0003 -> 98
[14:33:19.997] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.274 minThrLimit = 100.218 minThrNLimit = 121.792 -> result = 100.274 -> 100
[14:33:19.997] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6379 minThrLimit = 87.5893 minThrNLimit = 109.734 -> result = 87.6379 -> 87
[14:33:19.997] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.6821 minThrLimit = 80.6803 minThrNLimit = 109.472 -> result = 80.6821 -> 80
[14:33:19.998] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.103 minThrLimit = 106.992 minThrNLimit = 131.922 -> result = 107.103 -> 107
[14:33:19.998] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0487 minThrLimit = 90.0029 minThrNLimit = 114.323 -> result = 90.0487 -> 90
[14:33:19.998] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5461 minThrLimit = 86.5365 minThrNLimit = 105.936 -> result = 86.5461 -> 86
[14:33:19.999] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0461 minThrLimit = 86.0352 minThrNLimit = 108.018 -> result = 86.0461 -> 86
[14:33:19.999] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1254 minThrLimit = 94.091 minThrNLimit = 115.726 -> result = 94.1254 -> 94
[14:33:19.000] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.9045 minThrLimit = 89.8931 minThrNLimit = 112.625 -> result = 89.9045 -> 89
[14:33:19.000] <TB3>     INFO: ROC 0 VthrComp = 94
[14:33:19.000] <TB3>     INFO: ROC 1 VthrComp = 78
[14:33:19.000] <TB3>     INFO: ROC 2 VthrComp = 95
[14:33:19.000] <TB3>     INFO: ROC 3 VthrComp = 85
[14:33:19.000] <TB3>     INFO: ROC 4 VthrComp = 93
[14:33:19.000] <TB3>     INFO: ROC 5 VthrComp = 87
[14:33:19.000] <TB3>     INFO: ROC 6 VthrComp = 98
[14:33:19.000] <TB3>     INFO: ROC 7 VthrComp = 100
[14:33:19.001] <TB3>     INFO: ROC 8 VthrComp = 87
[14:33:19.001] <TB3>     INFO: ROC 9 VthrComp = 80
[14:33:19.001] <TB3>     INFO: ROC 10 VthrComp = 107
[14:33:19.001] <TB3>     INFO: ROC 11 VthrComp = 90
[14:33:19.001] <TB3>     INFO: ROC 12 VthrComp = 86
[14:33:19.001] <TB3>     INFO: ROC 13 VthrComp = 86
[14:33:19.001] <TB3>     INFO: ROC 14 VthrComp = 94
[14:33:19.001] <TB3>     INFO: ROC 15 VthrComp = 89
[14:33:19.001] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:33:19.001] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:33:20.020] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:33:20.020] <TB3>     INFO:     run 1 of 1
[14:33:20.020] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:20.362] <TB3>     INFO: Expecting 5025280 events.
[14:33:54.206] <TB3>     INFO: 883352 events read in total (33129ms).
[14:34:27.493] <TB3>     INFO: 1765192 events read in total (66416ms).
[14:35:00.784] <TB3>     INFO: 2646704 events read in total (99707ms).
[14:35:33.931] <TB3>     INFO: 3519048 events read in total (132854ms).
[14:36:07.069] <TB3>     INFO: 4386560 events read in total (165993ms).
[14:36:31.448] <TB3>     INFO: 5025280 events read in total (190371ms).
[14:36:31.525] <TB3>     INFO: Test took 191505ms.
[14:36:31.709] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:32.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:33.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:35.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:36.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:38.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:39.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:41.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:42.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:44.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:45.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:47.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:49.052] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:50.600] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:52.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:53.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:55.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:56.805] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279977984
[14:36:56.808] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.5965 for pixel 22/22 mean/min/max = 44.4415/32.2778/56.6052
[14:36:56.808] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.3298 for pixel 0/42 mean/min/max = 45.2041/34.9626/55.4457
[14:36:56.809] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.8079 for pixel 0/18 mean/min/max = 44.6663/32.3596/56.973
[14:36:56.809] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 53.266 for pixel 9/72 mean/min/max = 42.9011/31.8402/53.9619
[14:36:56.809] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.0958 for pixel 18/78 mean/min/max = 44.9412/32.7747/57.1078
[14:36:56.810] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.2727 for pixel 23/35 mean/min/max = 43.9959/32.4887/55.5031
[14:36:56.810] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.7247 for pixel 28/66 mean/min/max = 43.1661/31.2935/55.0388
[14:36:56.810] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.1976 for pixel 4/3 mean/min/max = 45.4413/31.5517/59.3309
[14:36:56.811] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.7812 for pixel 22/0 mean/min/max = 44.1522/32.4255/55.879
[14:36:56.811] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.9951 for pixel 16/64 mean/min/max = 44.1221/33.0071/55.237
[14:36:56.811] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.0546 for pixel 18/17 mean/min/max = 46.4051/33.625/59.1852
[14:36:56.812] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.4225 for pixel 0/37 mean/min/max = 45.4881/33.3216/57.6547
[14:36:56.812] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.1017 for pixel 10/3 mean/min/max = 46.1932/32.2027/60.1837
[14:36:56.812] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.65 for pixel 0/58 mean/min/max = 43.3953/31.7259/55.0648
[14:36:56.812] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.1879 for pixel 26/1 mean/min/max = 44.2216/32.1628/56.2805
[14:36:56.813] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.7815 for pixel 17/1 mean/min/max = 45.9557/33.9303/57.9812
[14:36:56.813] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:56.945] <TB3>     INFO: Expecting 411648 events.
[14:37:04.483] <TB3>     INFO: 411648 events read in total (6823ms).
[14:37:04.489] <TB3>     INFO: Expecting 411648 events.
[14:37:11.949] <TB3>     INFO: 411648 events read in total (6793ms).
[14:37:11.957] <TB3>     INFO: Expecting 411648 events.
[14:37:19.413] <TB3>     INFO: 411648 events read in total (6788ms).
[14:37:19.424] <TB3>     INFO: Expecting 411648 events.
[14:37:26.887] <TB3>     INFO: 411648 events read in total (6798ms).
[14:37:26.900] <TB3>     INFO: Expecting 411648 events.
[14:37:34.385] <TB3>     INFO: 411648 events read in total (6823ms).
[14:37:34.401] <TB3>     INFO: Expecting 411648 events.
[14:37:41.826] <TB3>     INFO: 411648 events read in total (6769ms).
[14:37:41.843] <TB3>     INFO: Expecting 411648 events.
[14:37:49.319] <TB3>     INFO: 411648 events read in total (6813ms).
[14:37:49.339] <TB3>     INFO: Expecting 411648 events.
[14:37:56.762] <TB3>     INFO: 411648 events read in total (6770ms).
[14:37:56.785] <TB3>     INFO: Expecting 411648 events.
[14:38:04.257] <TB3>     INFO: 411648 events read in total (6816ms).
[14:38:04.282] <TB3>     INFO: Expecting 411648 events.
[14:38:11.804] <TB3>     INFO: 411648 events read in total (6871ms).
[14:38:11.833] <TB3>     INFO: Expecting 411648 events.
[14:38:19.273] <TB3>     INFO: 411648 events read in total (6801ms).
[14:38:19.303] <TB3>     INFO: Expecting 411648 events.
[14:38:26.764] <TB3>     INFO: 411648 events read in total (6814ms).
[14:38:26.797] <TB3>     INFO: Expecting 411648 events.
[14:38:34.258] <TB3>     INFO: 411648 events read in total (6818ms).
[14:38:34.293] <TB3>     INFO: Expecting 411648 events.
[14:38:41.752] <TB3>     INFO: 411648 events read in total (6817ms).
[14:38:41.788] <TB3>     INFO: Expecting 411648 events.
[14:38:49.263] <TB3>     INFO: 411648 events read in total (6835ms).
[14:38:49.302] <TB3>     INFO: Expecting 411648 events.
[14:38:56.759] <TB3>     INFO: 411648 events read in total (6823ms).
[14:38:56.801] <TB3>     INFO: Test took 119988ms.
[14:38:57.305] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5799 < 35 for itrim+1 = 106; old thr = 34.9448 ... break
[14:38:57.337] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 95; old thr = 34.877 ... break
[14:38:57.366] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2564 < 35 for itrim+1 = 106; old thr = 34.8328 ... break
[14:38:57.402] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4159 < 35 for itrim = 92; old thr = 34.4937 ... break
[14:38:57.440] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4763 < 35 for itrim = 110; old thr = 33.9152 ... break
[14:38:57.471] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0691 < 35 for itrim = 84; old thr = 34.6165 ... break
[14:38:57.512] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.659 < 35 for itrim = 99; old thr = 34.0359 ... break
[14:38:57.539] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.271 < 35 for itrim = 100; old thr = 34.0823 ... break
[14:38:57.572] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0214 < 35 for itrim = 98; old thr = 33.7409 ... break
[14:38:57.620] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0374 < 35 for itrim = 106; old thr = 34.0695 ... break
[14:38:57.651] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2982 < 35 for itrim = 103; old thr = 33.7605 ... break
[14:38:57.682] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5996 < 35 for itrim+1 = 102; old thr = 34.6678 ... break
[14:38:57.713] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5827 < 35 for itrim = 111; old thr = 33.2003 ... break
[14:38:57.747] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4276 < 35 for itrim = 98; old thr = 33.5007 ... break
[14:38:57.784] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1792 < 35 for itrim = 105; old thr = 34.3175 ... break
[14:38:57.823] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7115 < 35 for itrim+1 = 104; old thr = 34.7674 ... break
[14:38:57.898] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:38:57.908] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:38:57.908] <TB3>     INFO:     run 1 of 1
[14:38:57.909] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:38:58.251] <TB3>     INFO: Expecting 5025280 events.
[14:39:31.834] <TB3>     INFO: 869008 events read in total (32868ms).
[14:40:04.710] <TB3>     INFO: 1737400 events read in total (65744ms).
[14:40:37.727] <TB3>     INFO: 2606072 events read in total (98761ms).
[14:41:10.502] <TB3>     INFO: 3463976 events read in total (131536ms).
[14:41:43.310] <TB3>     INFO: 4317120 events read in total (164344ms).
[14:42:10.641] <TB3>     INFO: 5025280 events read in total (191675ms).
[14:42:10.725] <TB3>     INFO: Test took 192816ms.
[14:42:10.905] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:11.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:12.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:14.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:15.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:17.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:18.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:20.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:21.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:23.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:24.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:26.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:28.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:29.550] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:31.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:32.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:34.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:35.646] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280227840
[14:42:35.647] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.450023 .. 50.035911
[14:42:35.721] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 60 (-1/-1) hits flags = 528 (plus default)
[14:42:35.731] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:42:35.731] <TB3>     INFO:     run 1 of 1
[14:42:35.731] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:42:36.074] <TB3>     INFO: Expecting 2030080 events.
[14:43:15.071] <TB3>     INFO: 1160768 events read in total (38282ms).
[14:43:44.133] <TB3>     INFO: 2030080 events read in total (67344ms).
[14:43:44.157] <TB3>     INFO: Test took 68427ms.
[14:43:44.201] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:44.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:45.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:46.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:47.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:48.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:49.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:50.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:51.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:52.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:53.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:54.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:55.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:56.158] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:57.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:58.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:59.137] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:00.138] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254033920
[14:44:00.218] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.262908 .. 44.240073
[14:44:00.292] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:44:00.302] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:44:00.302] <TB3>     INFO:     run 1 of 1
[14:44:00.302] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:00.644] <TB3>     INFO: Expecting 1564160 events.
[14:44:39.842] <TB3>     INFO: 1153880 events read in total (38483ms).
[14:44:53.777] <TB3>     INFO: 1564160 events read in total (52418ms).
[14:44:53.790] <TB3>     INFO: Test took 53488ms.
[14:44:53.822] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:53.894] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:54.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:55.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:56.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:57.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:58.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:59.619] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:00.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:01.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:02.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:03.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:04.395] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:05.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:06.296] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:07.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:08.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:09.169] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 254033920
[14:45:09.249] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.776945 .. 39.739101
[14:45:09.323] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:45:09.333] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:45:09.333] <TB3>     INFO:     run 1 of 1
[14:45:09.333] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:09.672] <TB3>     INFO: Expecting 1264640 events.
[14:45:49.927] <TB3>     INFO: 1189464 events read in total (39540ms).
[14:45:52.795] <TB3>     INFO: 1264640 events read in total (42408ms).
[14:45:52.807] <TB3>     INFO: Test took 43474ms.
[14:45:52.835] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:52.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:45:53.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:45:54.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:45:55.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:45:56.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:45:57.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:45:58.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:45:59.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:00.178] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:01.089] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:01.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:02.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:03.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:04.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:05.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:06.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:07.475] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 329678848
[14:46:07.555] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.564214 .. 39.739101
[14:46:07.627] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 49 (-1/-1) hits flags = 528 (plus default)
[14:46:07.637] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:46:07.637] <TB3>     INFO:     run 1 of 1
[14:46:07.638] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:07.978] <TB3>     INFO: Expecting 1164800 events.
[14:46:47.698] <TB3>     INFO: 1160184 events read in total (39005ms).
[14:46:48.255] <TB3>     INFO: 1164800 events read in total (39562ms).
[14:46:48.270] <TB3>     INFO: Test took 40633ms.
[14:46:48.299] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:48.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:49.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:50.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:51.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:51.971] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:52.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:53.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:54.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:55.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:56.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:57.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:58.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:59.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:00.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:01.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:01.916] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:02.827] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 338067456
[14:47:02.908] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:47:02.908] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:47:02.918] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:47:02.918] <TB3>     INFO:     run 1 of 1
[14:47:02.919] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:47:03.261] <TB3>     INFO: Expecting 1364480 events.
[14:47:41.281] <TB3>     INFO: 1076280 events read in total (37305ms).
[14:47:51.574] <TB3>     INFO: 1364480 events read in total (47598ms).
[14:47:51.587] <TB3>     INFO: Test took 48668ms.
[14:47:51.620] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:51.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:52.653] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:53.613] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:54.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:55.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:56.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:57.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:58.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:59.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:00.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:01.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:02.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:03.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:04.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:05.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:06.136] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:07.101] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356175872
[14:48:07.135] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C0.dat
[14:48:07.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C1.dat
[14:48:07.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C2.dat
[14:48:07.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C3.dat
[14:48:07.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C4.dat
[14:48:07.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C5.dat
[14:48:07.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C6.dat
[14:48:07.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C7.dat
[14:48:07.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C8.dat
[14:48:07.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C9.dat
[14:48:07.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C10.dat
[14:48:07.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C11.dat
[14:48:07.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C12.dat
[14:48:07.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C13.dat
[14:48:07.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C14.dat
[14:48:07.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C15.dat
[14:48:07.137] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C0.dat
[14:48:07.144] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C1.dat
[14:48:07.151] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C2.dat
[14:48:07.158] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C3.dat
[14:48:07.165] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C4.dat
[14:48:07.172] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C5.dat
[14:48:07.178] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C6.dat
[14:48:07.185] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C7.dat
[14:48:07.192] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C8.dat
[14:48:07.199] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C9.dat
[14:48:07.206] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C10.dat
[14:48:07.213] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C11.dat
[14:48:07.219] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C12.dat
[14:48:07.226] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C13.dat
[14:48:07.233] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C14.dat
[14:48:07.240] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//trimParameters35_C15.dat
[14:48:07.247] <TB3>     INFO: PixTestTrim::trimTest() done
[14:48:07.247] <TB3>     INFO: vtrim:     106  95 106  92 110  84  99 100  98 106 103 102 111  98 105 104 
[14:48:07.247] <TB3>     INFO: vthrcomp:   94  78  95  85  93  87  98 100  87  80 107  90  86  86  94  89 
[14:48:07.247] <TB3>     INFO: vcal mean:  34.99  35.05  35.02  35.02  35.02  35.03  35.00  34.94  34.99  35.04  35.00  35.03  35.00  34.97  34.99  35.00 
[14:48:07.247] <TB3>     INFO: vcal RMS:    0.82   0.73   0.82   0.81   0.84   0.80   0.82   0.92   0.82   0.75   0.85   0.81   0.84   0.81   0.82   0.78 
[14:48:07.247] <TB3>     INFO: bits mean:   9.87   8.76   9.41  10.49   9.89  10.06  10.42   9.46  10.01   9.99   9.29   9.10   9.49  10.15   9.89   8.89 
[14:48:07.247] <TB3>     INFO: bits RMS:    2.54   2.57   2.78   2.42   2.46   2.48   2.50   2.77   2.50   2.43   2.52   2.78   2.64   2.58   2.62   2.66 
[14:48:07.258] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:07.258] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:48:07.258] <TB3>     INFO:    ----------------------------------------------------------------------
[14:48:07.260] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:48:07.260] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:48:07.271] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:48:07.271] <TB3>     INFO:     run 1 of 1
[14:48:07.271] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:48:07.613] <TB3>     INFO: Expecting 4160000 events.
[14:48:52.105] <TB3>     INFO: 1128135 events read in total (43777ms).
[14:49:35.737] <TB3>     INFO: 2246985 events read in total (87410ms).
[14:50:19.275] <TB3>     INFO: 3352120 events read in total (130947ms).
[14:50:51.081] <TB3>     INFO: 4160000 events read in total (162753ms).
[14:50:51.152] <TB3>     INFO: Test took 163882ms.
[14:50:51.285] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:50:51.547] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:50:53.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:50:55.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:50:57.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:50:58.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:00.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:02.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:04.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:06.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:08.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:51:09.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:51:11.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:51:13.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:51:15.391] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:51:17.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:51:19.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:51:20.888] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 384512000
[14:51:20.889] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:51:20.962] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:51:20.962] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:51:20.973] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:51:20.973] <TB3>     INFO:     run 1 of 1
[14:51:20.973] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:51:21.315] <TB3>     INFO: Expecting 3494400 events.
[14:52:07.231] <TB3>     INFO: 1184395 events read in total (45201ms).
[14:52:52.067] <TB3>     INFO: 2350745 events read in total (90037ms).
[14:53:36.345] <TB3>     INFO: 3494400 events read in total (134315ms).
[14:53:36.394] <TB3>     INFO: Test took 135421ms.
[14:53:36.493] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:36.689] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:38.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:40.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:41.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:43.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:45.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:46.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:48.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:50.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:52.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:53.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:55.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:57.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:58.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:00.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:02.291] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:03.001] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389029888
[14:54:03.001] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:54:04.074] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:54:04.074] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:54:04.085] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:54:04.085] <TB3>     INFO:     run 1 of 1
[14:54:04.085] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:04.428] <TB3>     INFO: Expecting 3224000 events.
[14:54:51.644] <TB3>     INFO: 1242160 events read in total (46501ms).
[14:55:37.765] <TB3>     INFO: 2457745 events read in total (92622ms).
[14:56:06.994] <TB3>     INFO: 3224000 events read in total (121851ms).
[14:56:07.031] <TB3>     INFO: Test took 122946ms.
[14:56:07.111] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:07.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:08.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:10.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:12.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:13.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:15.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:17.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:18.613] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:20.175] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:21.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:23.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:24.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:26.607] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:28.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:29.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:31.455] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:33.070] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389279744
[14:56:33.071] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:56:33.143] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:56:33.144] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:56:33.154] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:56:33.154] <TB3>     INFO:     run 1 of 1
[14:56:33.154] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:33.496] <TB3>     INFO: Expecting 3224000 events.
[14:57:20.778] <TB3>     INFO: 1241665 events read in total (46567ms).
[14:58:06.878] <TB3>     INFO: 2456810 events read in total (92668ms).
[14:58:36.142] <TB3>     INFO: 3224000 events read in total (121931ms).
[14:58:36.186] <TB3>     INFO: Test took 123033ms.
[14:58:36.270] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:36.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:37.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:39.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:41.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:42.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:44.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:46.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:47.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:49.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:50.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:52.392] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:53.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:55.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:57.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:58.762] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:00.333] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:01.919] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389279744
[14:59:01.920] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:59:01.993] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:59:01.993] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:59:01.003] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:59:01.003] <TB3>     INFO:     run 1 of 1
[14:59:01.003] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:02.345] <TB3>     INFO: Expecting 3244800 events.
[14:59:49.433] <TB3>     INFO: 1236255 events read in total (46373ms).
[15:00:35.501] <TB3>     INFO: 2446805 events read in total (92441ms).
[15:01:05.990] <TB3>     INFO: 3244800 events read in total (122930ms).
[15:01:06.031] <TB3>     INFO: Test took 124028ms.
[15:01:06.112] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:06.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:07.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:09.490] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:11.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:12.690] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:14.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:15.919] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:17.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:19.054] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:20.664] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:22.302] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:23.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:25.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:27.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:28.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:30.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:31.896] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389279744
[15:01:31.897] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.26429, thr difference RMS: 1.6165
[15:01:31.898] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.02434, thr difference RMS: 1.20939
[15:01:31.898] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.17734, thr difference RMS: 1.66215
[15:01:31.898] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.0156, thr difference RMS: 1.19797
[15:01:31.898] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.35728, thr difference RMS: 1.46573
[15:01:31.898] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.90968, thr difference RMS: 1.57406
[15:01:31.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.1358, thr difference RMS: 1.46141
[15:01:31.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.2535, thr difference RMS: 1.40301
[15:01:31.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.00051, thr difference RMS: 1.48931
[15:01:31.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.9266, thr difference RMS: 1.22002
[15:01:31.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 12.2551, thr difference RMS: 1.25548
[15:01:31.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.50248, thr difference RMS: 1.71334
[15:01:31.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.73126, thr difference RMS: 1.55512
[15:01:31.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.46972, thr difference RMS: 1.2757
[15:01:31.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.62642, thr difference RMS: 1.56298
[15:01:31.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.64464, thr difference RMS: 1.55986
[15:01:31.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.32339, thr difference RMS: 1.58987
[15:01:31.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.98595, thr difference RMS: 1.18504
[15:01:31.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.01703, thr difference RMS: 1.64791
[15:01:31.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.05209, thr difference RMS: 1.20029
[15:01:31.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.38874, thr difference RMS: 1.45538
[15:01:31.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.94589, thr difference RMS: 1.55933
[15:01:31.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.17737, thr difference RMS: 1.46057
[15:01:31.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.2267, thr difference RMS: 1.39144
[15:01:31.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.95846, thr difference RMS: 1.46688
[15:01:31.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 7.97025, thr difference RMS: 1.2174
[15:01:31.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 12.3763, thr difference RMS: 1.27052
[15:01:31.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.45013, thr difference RMS: 1.6964
[15:01:31.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.60457, thr difference RMS: 1.54504
[15:01:31.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.48135, thr difference RMS: 1.2677
[15:01:31.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.54347, thr difference RMS: 1.56727
[15:01:31.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.56775, thr difference RMS: 1.54107
[15:01:31.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.39532, thr difference RMS: 1.58903
[15:01:31.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.93321, thr difference RMS: 1.18095
[15:01:31.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.87123, thr difference RMS: 1.65773
[15:01:31.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.09457, thr difference RMS: 1.19191
[15:01:31.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.53546, thr difference RMS: 1.45992
[15:01:31.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.1255, thr difference RMS: 1.56968
[15:01:31.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.27505, thr difference RMS: 1.43084
[15:01:31.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.213, thr difference RMS: 1.40378
[15:01:31.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.00226, thr difference RMS: 1.4546
[15:01:31.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.08694, thr difference RMS: 1.2055
[15:01:31.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 12.6133, thr difference RMS: 1.25713
[15:01:31.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.52884, thr difference RMS: 1.70914
[15:01:31.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.62344, thr difference RMS: 1.52907
[15:01:31.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.46094, thr difference RMS: 1.26253
[15:01:31.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.51834, thr difference RMS: 1.56089
[15:01:31.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.52911, thr difference RMS: 1.52547
[15:01:31.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.43435, thr difference RMS: 1.57555
[15:01:31.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.93833, thr difference RMS: 1.18151
[15:01:31.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.89863, thr difference RMS: 1.65149
[15:01:31.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.21941, thr difference RMS: 1.21201
[15:01:31.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.64944, thr difference RMS: 1.45229
[15:01:31.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.2166, thr difference RMS: 1.54775
[15:01:31.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.37972, thr difference RMS: 1.45332
[15:01:31.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.23, thr difference RMS: 1.42591
[15:01:31.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.98941, thr difference RMS: 1.46931
[15:01:31.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.13963, thr difference RMS: 1.23244
[15:01:31.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 12.79, thr difference RMS: 1.26449
[15:01:31.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.57496, thr difference RMS: 1.69058
[15:01:31.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.65236, thr difference RMS: 1.52148
[15:01:31.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.48377, thr difference RMS: 1.27474
[15:01:31.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.53645, thr difference RMS: 1.55782
[15:01:31.910] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.53708, thr difference RMS: 1.52145
[15:01:32.011] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[15:01:32.014] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1866 seconds
[15:01:32.014] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:01:32.714] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:01:32.714] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:01:32.717] <TB3>     INFO: ######################################################################
[15:01:32.717] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[15:01:32.717] <TB3>     INFO: ######################################################################
[15:01:32.717] <TB3>     INFO:    ----------------------------------------------------------------------
[15:01:32.717] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:01:32.717] <TB3>     INFO:    ----------------------------------------------------------------------
[15:01:32.717] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:01:32.728] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:01:32.728] <TB3>     INFO:     run 1 of 1
[15:01:32.728] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:01:33.070] <TB3>     INFO: Expecting 59072000 events.
[15:02:00.093] <TB3>     INFO: 1073200 events read in total (26308ms).
[15:02:26.444] <TB3>     INFO: 2141200 events read in total (52659ms).
[15:02:52.719] <TB3>     INFO: 3209200 events read in total (78934ms).
[15:03:19.094] <TB3>     INFO: 4280400 events read in total (105309ms).
[15:03:45.398] <TB3>     INFO: 5349400 events read in total (131613ms).
[15:04:11.751] <TB3>     INFO: 6418200 events read in total (157966ms).
[15:04:38.056] <TB3>     INFO: 7490000 events read in total (184271ms).
[15:05:04.430] <TB3>     INFO: 8558600 events read in total (210645ms).
[15:05:30.737] <TB3>     INFO: 9626800 events read in total (236952ms).
[15:05:57.154] <TB3>     INFO: 10698400 events read in total (263369ms).
[15:06:23.560] <TB3>     INFO: 11768000 events read in total (289775ms).
[15:06:49.874] <TB3>     INFO: 12836600 events read in total (316089ms).
[15:07:16.308] <TB3>     INFO: 13908400 events read in total (342523ms).
[15:07:42.622] <TB3>     INFO: 14976800 events read in total (368837ms).
[15:08:09.024] <TB3>     INFO: 16045000 events read in total (395239ms).
[15:08:35.376] <TB3>     INFO: 17117600 events read in total (421591ms).
[15:09:01.804] <TB3>     INFO: 18186600 events read in total (448019ms).
[15:09:28.243] <TB3>     INFO: 19255200 events read in total (474458ms).
[15:09:54.687] <TB3>     INFO: 20326600 events read in total (500902ms).
[15:10:21.123] <TB3>     INFO: 21395600 events read in total (527338ms).
[15:10:47.549] <TB3>     INFO: 22464200 events read in total (553764ms).
[15:11:13.981] <TB3>     INFO: 23537000 events read in total (580196ms).
[15:11:40.282] <TB3>     INFO: 24605200 events read in total (606497ms).
[15:12:06.650] <TB3>     INFO: 25673200 events read in total (632865ms).
[15:12:32.980] <TB3>     INFO: 26744600 events read in total (659195ms).
[15:12:59.360] <TB3>     INFO: 27813600 events read in total (685575ms).
[15:13:25.659] <TB3>     INFO: 28882000 events read in total (711874ms).
[15:13:51.993] <TB3>     INFO: 29954200 events read in total (738208ms).
[15:14:18.381] <TB3>     INFO: 31022800 events read in total (764596ms).
[15:14:44.686] <TB3>     INFO: 32090800 events read in total (790902ms).
[15:15:10.983] <TB3>     INFO: 33161400 events read in total (817198ms).
[15:15:37.406] <TB3>     INFO: 34231600 events read in total (843621ms).
[15:16:03.802] <TB3>     INFO: 35300000 events read in total (870017ms).
[15:16:30.140] <TB3>     INFO: 36370000 events read in total (896355ms).
[15:16:56.551] <TB3>     INFO: 37439800 events read in total (922766ms).
[15:17:22.953] <TB3>     INFO: 38507800 events read in total (949168ms).
[15:17:49.288] <TB3>     INFO: 39577000 events read in total (975503ms).
[15:18:15.746] <TB3>     INFO: 40648400 events read in total (1001961ms).
[15:18:42.059] <TB3>     INFO: 41716400 events read in total (1028274ms).
[15:19:08.456] <TB3>     INFO: 42783600 events read in total (1054671ms).
[15:19:34.761] <TB3>     INFO: 43853200 events read in total (1080976ms).
[15:20:01.073] <TB3>     INFO: 44922800 events read in total (1107288ms).
[15:20:27.352] <TB3>     INFO: 45990400 events read in total (1133567ms).
[15:20:53.727] <TB3>     INFO: 47058400 events read in total (1159942ms).
[15:21:20.024] <TB3>     INFO: 48128800 events read in total (1186239ms).
[15:21:46.315] <TB3>     INFO: 49197000 events read in total (1212530ms).
[15:22:12.685] <TB3>     INFO: 50264000 events read in total (1238900ms).
[15:22:38.985] <TB3>     INFO: 51331600 events read in total (1265200ms).
[15:23:05.315] <TB3>     INFO: 52401200 events read in total (1291530ms).
[15:23:31.638] <TB3>     INFO: 53471000 events read in total (1317853ms).
[15:23:57.995] <TB3>     INFO: 54537800 events read in total (1344210ms).
[15:24:24.276] <TB3>     INFO: 55605400 events read in total (1370491ms).
[15:24:50.555] <TB3>     INFO: 56673000 events read in total (1396771ms).
[15:25:16.861] <TB3>     INFO: 57743800 events read in total (1423076ms).
[15:25:43.248] <TB3>     INFO: 58812200 events read in total (1449463ms).
[15:25:49.934] <TB3>     INFO: 59072000 events read in total (1456149ms).
[15:25:49.955] <TB3>     INFO: Test took 1457227ms.
[15:25:50.017] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:50.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:25:50.143] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:51.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:25:51.297] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:52.450] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:25:52.450] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:53.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:25:53.618] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:54.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:25:54.797] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:55.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:25:55.957] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:57.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:25:57.138] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:58.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:25:58.297] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:59.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:25:59.477] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:00.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:26:00.642] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:01.814] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:26:01.814] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:02.991] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:26:02.991] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:04.155] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:26:04.155] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:05.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:26:05.332] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:06.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:26:06.488] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:07.674] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:26:07.674] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:26:08.814] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 450813952
[15:26:08.843] <TB3>     INFO: PixTestScurves::scurves() done 
[15:26:08.843] <TB3>     INFO: Vcal mean:  34.99  35.09  35.06  35.05  35.07  35.09  34.99  35.02  35.09  35.09  35.07  35.12  35.09  35.11  35.06  35.07 
[15:26:08.843] <TB3>     INFO: Vcal RMS:    0.68   0.58   0.68   0.69   0.69   0.70   0.70   0.80   0.69   0.62   0.72   0.67   0.73   0.69   0.71   0.64 
[15:26:08.843] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:26:08.915] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:26:08.915] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:26:08.915] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:26:08.915] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:26:08.915] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:26:08.915] <TB3>     INFO: ######################################################################
[15:26:08.915] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:26:08.915] <TB3>     INFO: ######################################################################
[15:26:08.920] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:26:09.261] <TB3>     INFO: Expecting 41600 events.
[15:26:13.238] <TB3>     INFO: 41600 events read in total (3262ms).
[15:26:13.239] <TB3>     INFO: Test took 4319ms.
[15:26:13.246] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:13.246] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:26:13.247] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:26:13.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:26:13.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:26:13.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:26:13.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:26:13.598] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:26:13.939] <TB3>     INFO: Expecting 41600 events.
[15:26:17.982] <TB3>     INFO: 41600 events read in total (3328ms).
[15:26:17.982] <TB3>     INFO: Test took 4384ms.
[15:26:17.990] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:17.990] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:26:17.990] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:26:17.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.04
[15:26:17.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[15:26:17.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.349
[15:26:17.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 186
[15:26:17.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.023
[15:26:17.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:26:17.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.866
[15:26:17.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 177
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.736
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 169
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.83
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 175
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.495
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.258
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.243
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.711
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.737
[15:26:17.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 162
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.369
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.939
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.834
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 177
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.412
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 169
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.167
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:26:17.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:26:18.085] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:26:18.422] <TB3>     INFO: Expecting 41600 events.
[15:26:22.463] <TB3>     INFO: 41600 events read in total (3326ms).
[15:26:22.464] <TB3>     INFO: Test took 4379ms.
[15:26:22.472] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:26:22.472] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:26:22.472] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:26:22.475] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:26:22.476] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 46minph_roc = 10
[15:26:22.476] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0383
[15:26:22.476] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,61] phvalue 67
[15:26:22.476] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.0441
[15:26:22.476] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 90
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0063
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 77
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8113
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 76
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.4623
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 59
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2139
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,25] phvalue 77
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.373
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 78
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.4644
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 56
[15:26:22.477] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.706
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 73
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.0924
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 88
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.9646
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 49
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.166
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 63
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.139
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 65
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.3617
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 79
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.4523
[15:26:22.478] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 69
[15:26:22.479] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5826
[15:26:22.479] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 66
[15:26:22.480] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 61, 0 0
[15:26:22.888] <TB3>     INFO: Expecting 2560 events.
[15:26:23.845] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:23.845] <TB3>     INFO: Test took 1365ms.
[15:26:23.845] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:23.846] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 1 1
[15:26:24.353] <TB3>     INFO: Expecting 2560 events.
[15:26:25.310] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:25.311] <TB3>     INFO: Test took 1465ms.
[15:26:25.311] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:25.311] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 2 2
[15:26:25.819] <TB3>     INFO: Expecting 2560 events.
[15:26:26.776] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:26.776] <TB3>     INFO: Test took 1465ms.
[15:26:26.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:26.777] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 3 3
[15:26:27.284] <TB3>     INFO: Expecting 2560 events.
[15:26:28.241] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:28.241] <TB3>     INFO: Test took 1464ms.
[15:26:28.241] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:28.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[15:26:28.750] <TB3>     INFO: Expecting 2560 events.
[15:26:29.707] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:29.707] <TB3>     INFO: Test took 1465ms.
[15:26:29.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:29.708] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 25, 5 5
[15:26:30.215] <TB3>     INFO: Expecting 2560 events.
[15:26:31.173] <TB3>     INFO: 2560 events read in total (243ms).
[15:26:31.173] <TB3>     INFO: Test took 1465ms.
[15:26:31.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:31.173] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 6 6
[15:26:31.681] <TB3>     INFO: Expecting 2560 events.
[15:26:32.638] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:32.639] <TB3>     INFO: Test took 1466ms.
[15:26:32.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:32.640] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 7 7
[15:26:33.147] <TB3>     INFO: Expecting 2560 events.
[15:26:34.104] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:34.104] <TB3>     INFO: Test took 1463ms.
[15:26:34.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:34.104] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 8 8
[15:26:34.612] <TB3>     INFO: Expecting 2560 events.
[15:26:35.569] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:35.570] <TB3>     INFO: Test took 1466ms.
[15:26:35.570] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:35.570] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 9 9
[15:26:36.078] <TB3>     INFO: Expecting 2560 events.
[15:26:37.035] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:37.035] <TB3>     INFO: Test took 1465ms.
[15:26:37.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:37.035] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[15:26:37.543] <TB3>     INFO: Expecting 2560 events.
[15:26:38.501] <TB3>     INFO: 2560 events read in total (243ms).
[15:26:38.501] <TB3>     INFO: Test took 1466ms.
[15:26:38.501] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:38.501] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 11 11
[15:26:39.009] <TB3>     INFO: Expecting 2560 events.
[15:26:39.966] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:39.966] <TB3>     INFO: Test took 1465ms.
[15:26:39.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:39.967] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 12 12
[15:26:40.474] <TB3>     INFO: Expecting 2560 events.
[15:26:41.431] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:41.432] <TB3>     INFO: Test took 1465ms.
[15:26:41.432] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:41.432] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 13 13
[15:26:41.940] <TB3>     INFO: Expecting 2560 events.
[15:26:42.897] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:42.898] <TB3>     INFO: Test took 1466ms.
[15:26:42.898] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:42.898] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 14 14
[15:26:43.406] <TB3>     INFO: Expecting 2560 events.
[15:26:44.363] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:44.364] <TB3>     INFO: Test took 1466ms.
[15:26:44.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:44.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 15 15
[15:26:44.872] <TB3>     INFO: Expecting 2560 events.
[15:26:45.829] <TB3>     INFO: 2560 events read in total (242ms).
[15:26:45.829] <TB3>     INFO: Test took 1465ms.
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC2
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:26:45.829] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:26:45.833] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:46.339] <TB3>     INFO: Expecting 655360 events.
[15:26:57.850] <TB3>     INFO: 655360 events read in total (10796ms).
[15:26:57.861] <TB3>     INFO: Expecting 655360 events.
[15:27:09.222] <TB3>     INFO: 655360 events read in total (10794ms).
[15:27:09.237] <TB3>     INFO: Expecting 655360 events.
[15:27:20.597] <TB3>     INFO: 655360 events read in total (10796ms).
[15:27:20.617] <TB3>     INFO: Expecting 655360 events.
[15:27:31.968] <TB3>     INFO: 655360 events read in total (10794ms).
[15:27:31.992] <TB3>     INFO: Expecting 655360 events.
[15:27:43.343] <TB3>     INFO: 655360 events read in total (10798ms).
[15:27:43.371] <TB3>     INFO: Expecting 655360 events.
[15:27:54.721] <TB3>     INFO: 655360 events read in total (10802ms).
[15:27:54.753] <TB3>     INFO: Expecting 655360 events.
[15:28:06.091] <TB3>     INFO: 655360 events read in total (10795ms).
[15:28:06.128] <TB3>     INFO: Expecting 655360 events.
[15:28:17.463] <TB3>     INFO: 655360 events read in total (10796ms).
[15:28:17.503] <TB3>     INFO: Expecting 655360 events.
[15:28:28.886] <TB3>     INFO: 655360 events read in total (10843ms).
[15:28:28.931] <TB3>     INFO: Expecting 655360 events.
[15:28:40.301] <TB3>     INFO: 655360 events read in total (10839ms).
[15:28:40.349] <TB3>     INFO: Expecting 655360 events.
[15:28:51.717] <TB3>     INFO: 655360 events read in total (10837ms).
[15:28:51.770] <TB3>     INFO: Expecting 655360 events.
[15:29:03.135] <TB3>     INFO: 655360 events read in total (10838ms).
[15:29:03.191] <TB3>     INFO: Expecting 655360 events.
[15:29:14.558] <TB3>     INFO: 655360 events read in total (10840ms).
[15:29:14.620] <TB3>     INFO: Expecting 655360 events.
[15:29:25.985] <TB3>     INFO: 655360 events read in total (10838ms).
[15:29:26.050] <TB3>     INFO: Expecting 655360 events.
[15:29:37.420] <TB3>     INFO: 655360 events read in total (10844ms).
[15:29:37.489] <TB3>     INFO: Expecting 655360 events.
[15:29:48.861] <TB3>     INFO: 655360 events read in total (10846ms).
[15:29:48.936] <TB3>     INFO: Test took 183103ms.
[15:29:49.029] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:49.336] <TB3>     INFO: Expecting 655360 events.
[15:30:00.847] <TB3>     INFO: 655360 events read in total (10796ms).
[15:30:00.858] <TB3>     INFO: Expecting 655360 events.
[15:30:12.202] <TB3>     INFO: 655360 events read in total (10777ms).
[15:30:12.217] <TB3>     INFO: Expecting 655360 events.
[15:30:23.536] <TB3>     INFO: 655360 events read in total (10752ms).
[15:30:23.556] <TB3>     INFO: Expecting 655360 events.
[15:30:34.915] <TB3>     INFO: 655360 events read in total (10797ms).
[15:30:34.938] <TB3>     INFO: Expecting 655360 events.
[15:30:46.282] <TB3>     INFO: 655360 events read in total (10791ms).
[15:30:46.310] <TB3>     INFO: Expecting 655360 events.
[15:30:57.635] <TB3>     INFO: 655360 events read in total (10776ms).
[15:30:57.666] <TB3>     INFO: Expecting 655360 events.
[15:31:09.014] <TB3>     INFO: 655360 events read in total (10799ms).
[15:31:09.050] <TB3>     INFO: Expecting 655360 events.
[15:31:20.390] <TB3>     INFO: 655360 events read in total (10796ms).
[15:31:20.430] <TB3>     INFO: Expecting 655360 events.
[15:31:31.804] <TB3>     INFO: 655360 events read in total (10838ms).
[15:31:31.848] <TB3>     INFO: Expecting 655360 events.
[15:31:43.229] <TB3>     INFO: 655360 events read in total (10845ms).
[15:31:43.278] <TB3>     INFO: Expecting 655360 events.
[15:31:54.650] <TB3>     INFO: 655360 events read in total (10843ms).
[15:31:54.702] <TB3>     INFO: Expecting 655360 events.
[15:32:06.065] <TB3>     INFO: 655360 events read in total (10835ms).
[15:32:06.122] <TB3>     INFO: Expecting 655360 events.
[15:32:17.496] <TB3>     INFO: 655360 events read in total (10847ms).
[15:32:17.557] <TB3>     INFO: Expecting 655360 events.
[15:32:28.927] <TB3>     INFO: 655360 events read in total (10843ms).
[15:32:28.991] <TB3>     INFO: Expecting 655360 events.
[15:32:40.363] <TB3>     INFO: 655360 events read in total (10845ms).
[15:32:40.433] <TB3>     INFO: Expecting 655360 events.
[15:32:51.803] <TB3>     INFO: 655360 events read in total (10843ms).
[15:32:51.876] <TB3>     INFO: Test took 182847ms.
[15:32:52.046] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:32:52.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:32:52.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.048] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:32:52.048] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.048] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:32:52.048] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:32:52.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:32:52.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:32:52.049] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:32:52.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:32:52.050] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:32:52.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:32:52.051] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.052] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:32:52.052] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.052] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:32:52.052] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.053] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:32:52.053] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.053] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:32:52.053] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:52.053] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:32:52.053] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.061] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.068] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.075] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.082] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.089] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.096] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.103] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.110] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.117] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:32:52.123] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:32:52.131] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:32:52.138] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:32:52.145] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:32:52.152] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:32:52.159] <TB3>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:32:52.166] <TB3>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:32:52.173] <TB3>     INFO: safety margin for low PH: adding 9, margin is now 29
[15:32:52.180] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.187] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.194] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:32:52.201] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.208] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.215] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.222] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.229] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:52.236] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:32:52.266] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C0.dat
[15:32:52.267] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C1.dat
[15:32:52.267] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C2.dat
[15:32:52.267] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C3.dat
[15:32:52.267] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C4.dat
[15:32:52.267] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C5.dat
[15:32:52.267] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C6.dat
[15:32:52.267] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C7.dat
[15:32:52.267] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C8.dat
[15:32:52.267] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C9.dat
[15:32:52.267] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C10.dat
[15:32:52.268] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C11.dat
[15:32:52.268] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C12.dat
[15:32:52.268] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C13.dat
[15:32:52.268] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C14.dat
[15:32:52.268] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//dacParameters35_C15.dat
[15:32:52.612] <TB3>     INFO: Expecting 41600 events.
[15:32:56.421] <TB3>     INFO: 41600 events read in total (3094ms).
[15:32:56.421] <TB3>     INFO: Test took 4150ms.
[15:32:57.067] <TB3>     INFO: Expecting 41600 events.
[15:33:00.874] <TB3>     INFO: 41600 events read in total (3092ms).
[15:33:00.875] <TB3>     INFO: Test took 4148ms.
[15:33:01.523] <TB3>     INFO: Expecting 41600 events.
[15:33:05.329] <TB3>     INFO: 41600 events read in total (3091ms).
[15:33:05.330] <TB3>     INFO: Test took 4147ms.
[15:33:05.636] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:05.767] <TB3>     INFO: Expecting 2560 events.
[15:33:06.724] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:06.724] <TB3>     INFO: Test took 1090ms.
[15:33:06.726] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:07.233] <TB3>     INFO: Expecting 2560 events.
[15:33:08.191] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:08.191] <TB3>     INFO: Test took 1465ms.
[15:33:08.193] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:08.700] <TB3>     INFO: Expecting 2560 events.
[15:33:09.657] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:09.658] <TB3>     INFO: Test took 1465ms.
[15:33:09.660] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:10.167] <TB3>     INFO: Expecting 2560 events.
[15:33:11.124] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:11.125] <TB3>     INFO: Test took 1465ms.
[15:33:11.127] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:11.634] <TB3>     INFO: Expecting 2560 events.
[15:33:12.591] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:12.592] <TB3>     INFO: Test took 1465ms.
[15:33:12.594] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:13.100] <TB3>     INFO: Expecting 2560 events.
[15:33:14.058] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:14.058] <TB3>     INFO: Test took 1465ms.
[15:33:14.060] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:14.567] <TB3>     INFO: Expecting 2560 events.
[15:33:15.525] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:15.525] <TB3>     INFO: Test took 1465ms.
[15:33:15.527] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:16.034] <TB3>     INFO: Expecting 2560 events.
[15:33:16.991] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:16.992] <TB3>     INFO: Test took 1465ms.
[15:33:16.994] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:17.501] <TB3>     INFO: Expecting 2560 events.
[15:33:18.458] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:18.458] <TB3>     INFO: Test took 1464ms.
[15:33:18.461] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:18.968] <TB3>     INFO: Expecting 2560 events.
[15:33:19.925] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:19.925] <TB3>     INFO: Test took 1464ms.
[15:33:19.927] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:20.434] <TB3>     INFO: Expecting 2560 events.
[15:33:21.391] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:21.392] <TB3>     INFO: Test took 1465ms.
[15:33:21.394] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:21.901] <TB3>     INFO: Expecting 2560 events.
[15:33:22.858] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:22.858] <TB3>     INFO: Test took 1464ms.
[15:33:22.860] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:23.367] <TB3>     INFO: Expecting 2560 events.
[15:33:24.324] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:24.324] <TB3>     INFO: Test took 1464ms.
[15:33:24.326] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:24.833] <TB3>     INFO: Expecting 2560 events.
[15:33:25.790] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:25.791] <TB3>     INFO: Test took 1465ms.
[15:33:25.793] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:26.300] <TB3>     INFO: Expecting 2560 events.
[15:33:27.257] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:27.257] <TB3>     INFO: Test took 1464ms.
[15:33:27.259] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:27.766] <TB3>     INFO: Expecting 2560 events.
[15:33:28.723] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:28.724] <TB3>     INFO: Test took 1465ms.
[15:33:28.726] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:29.233] <TB3>     INFO: Expecting 2560 events.
[15:33:30.190] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:30.191] <TB3>     INFO: Test took 1465ms.
[15:33:30.193] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:30.700] <TB3>     INFO: Expecting 2560 events.
[15:33:31.657] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:31.657] <TB3>     INFO: Test took 1465ms.
[15:33:31.659] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:32.166] <TB3>     INFO: Expecting 2560 events.
[15:33:33.124] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:33.124] <TB3>     INFO: Test took 1465ms.
[15:33:33.126] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:33.633] <TB3>     INFO: Expecting 2560 events.
[15:33:34.591] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:34.592] <TB3>     INFO: Test took 1466ms.
[15:33:34.594] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:35.101] <TB3>     INFO: Expecting 2560 events.
[15:33:36.058] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:36.058] <TB3>     INFO: Test took 1465ms.
[15:33:36.060] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:36.567] <TB3>     INFO: Expecting 2560 events.
[15:33:37.525] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:37.525] <TB3>     INFO: Test took 1465ms.
[15:33:37.528] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:38.034] <TB3>     INFO: Expecting 2560 events.
[15:33:38.992] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:38.992] <TB3>     INFO: Test took 1464ms.
[15:33:38.994] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:39.501] <TB3>     INFO: Expecting 2560 events.
[15:33:40.459] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:40.459] <TB3>     INFO: Test took 1465ms.
[15:33:40.461] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:40.968] <TB3>     INFO: Expecting 2560 events.
[15:33:41.925] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:41.926] <TB3>     INFO: Test took 1465ms.
[15:33:41.928] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:42.435] <TB3>     INFO: Expecting 2560 events.
[15:33:43.392] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:43.393] <TB3>     INFO: Test took 1465ms.
[15:33:43.395] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:43.902] <TB3>     INFO: Expecting 2560 events.
[15:33:44.859] <TB3>     INFO: 2560 events read in total (242ms).
[15:33:44.860] <TB3>     INFO: Test took 1465ms.
[15:33:44.862] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:45.369] <TB3>     INFO: Expecting 2560 events.
[15:33:46.327] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:46.328] <TB3>     INFO: Test took 1466ms.
[15:33:46.330] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:46.836] <TB3>     INFO: Expecting 2560 events.
[15:33:47.794] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:47.794] <TB3>     INFO: Test took 1465ms.
[15:33:47.797] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:48.303] <TB3>     INFO: Expecting 2560 events.
[15:33:49.261] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:49.261] <TB3>     INFO: Test took 1465ms.
[15:33:49.263] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:49.770] <TB3>     INFO: Expecting 2560 events.
[15:33:50.728] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:50.728] <TB3>     INFO: Test took 1465ms.
[15:33:50.730] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:51.237] <TB3>     INFO: Expecting 2560 events.
[15:33:52.195] <TB3>     INFO: 2560 events read in total (243ms).
[15:33:52.195] <TB3>     INFO: Test took 1465ms.
[15:33:53.209] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 464 seconds
[15:33:53.209] <TB3>     INFO: PH scale (per ROC):    75  80  83  80  80  76  73  73  80  80  75  78  75  75  71  80
[15:33:53.209] <TB3>     INFO: PH offset (per ROC):  181 158 170 173 186 175 174 192 176 160 202 185 186 173 186 177
[15:33:53.375] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:33:53.378] <TB3>     INFO: ######################################################################
[15:33:53.378] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:33:53.378] <TB3>     INFO: ######################################################################
[15:33:53.378] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:33:53.390] <TB3>     INFO: scanning low vcal = 10
[15:33:53.731] <TB3>     INFO: Expecting 41600 events.
[15:33:57.441] <TB3>     INFO: 41600 events read in total (2995ms).
[15:33:57.442] <TB3>     INFO: Test took 4052ms.
[15:33:57.443] <TB3>     INFO: scanning low vcal = 20
[15:33:57.950] <TB3>     INFO: Expecting 41600 events.
[15:34:01.657] <TB3>     INFO: 41600 events read in total (2992ms).
[15:34:01.658] <TB3>     INFO: Test took 4215ms.
[15:34:01.660] <TB3>     INFO: scanning low vcal = 30
[15:34:02.166] <TB3>     INFO: Expecting 41600 events.
[15:34:05.879] <TB3>     INFO: 41600 events read in total (2998ms).
[15:34:05.879] <TB3>     INFO: Test took 4219ms.
[15:34:05.881] <TB3>     INFO: scanning low vcal = 40
[15:34:06.385] <TB3>     INFO: Expecting 41600 events.
[15:34:10.599] <TB3>     INFO: 41600 events read in total (3499ms).
[15:34:10.599] <TB3>     INFO: Test took 4718ms.
[15:34:10.603] <TB3>     INFO: scanning low vcal = 50
[15:34:11.023] <TB3>     INFO: Expecting 41600 events.
[15:34:15.251] <TB3>     INFO: 41600 events read in total (3513ms).
[15:34:15.251] <TB3>     INFO: Test took 4648ms.
[15:34:15.254] <TB3>     INFO: scanning low vcal = 60
[15:34:15.677] <TB3>     INFO: Expecting 41600 events.
[15:34:19.908] <TB3>     INFO: 41600 events read in total (3516ms).
[15:34:19.909] <TB3>     INFO: Test took 4654ms.
[15:34:19.912] <TB3>     INFO: scanning low vcal = 70
[15:34:20.333] <TB3>     INFO: Expecting 41600 events.
[15:34:24.564] <TB3>     INFO: 41600 events read in total (3516ms).
[15:34:24.564] <TB3>     INFO: Test took 4652ms.
[15:34:24.567] <TB3>     INFO: scanning low vcal = 80
[15:34:24.989] <TB3>     INFO: Expecting 41600 events.
[15:34:29.227] <TB3>     INFO: 41600 events read in total (3523ms).
[15:34:29.228] <TB3>     INFO: Test took 4661ms.
[15:34:29.231] <TB3>     INFO: scanning low vcal = 90
[15:34:29.652] <TB3>     INFO: Expecting 41600 events.
[15:34:33.884] <TB3>     INFO: 41600 events read in total (3517ms).
[15:34:33.885] <TB3>     INFO: Test took 4654ms.
[15:34:33.888] <TB3>     INFO: scanning low vcal = 100
[15:34:34.310] <TB3>     INFO: Expecting 41600 events.
[15:34:38.672] <TB3>     INFO: 41600 events read in total (3647ms).
[15:34:38.673] <TB3>     INFO: Test took 4785ms.
[15:34:38.676] <TB3>     INFO: scanning low vcal = 110
[15:34:39.097] <TB3>     INFO: Expecting 41600 events.
[15:34:43.323] <TB3>     INFO: 41600 events read in total (3511ms).
[15:34:43.324] <TB3>     INFO: Test took 4648ms.
[15:34:43.327] <TB3>     INFO: scanning low vcal = 120
[15:34:43.750] <TB3>     INFO: Expecting 41600 events.
[15:34:47.980] <TB3>     INFO: 41600 events read in total (3515ms).
[15:34:47.981] <TB3>     INFO: Test took 4654ms.
[15:34:47.984] <TB3>     INFO: scanning low vcal = 130
[15:34:48.405] <TB3>     INFO: Expecting 41600 events.
[15:34:52.645] <TB3>     INFO: 41600 events read in total (3525ms).
[15:34:52.645] <TB3>     INFO: Test took 4661ms.
[15:34:52.649] <TB3>     INFO: scanning low vcal = 140
[15:34:53.069] <TB3>     INFO: Expecting 41600 events.
[15:34:57.297] <TB3>     INFO: 41600 events read in total (3513ms).
[15:34:57.298] <TB3>     INFO: Test took 4649ms.
[15:34:57.301] <TB3>     INFO: scanning low vcal = 150
[15:34:57.723] <TB3>     INFO: Expecting 41600 events.
[15:35:01.952] <TB3>     INFO: 41600 events read in total (3514ms).
[15:35:01.953] <TB3>     INFO: Test took 4652ms.
[15:35:01.956] <TB3>     INFO: scanning low vcal = 160
[15:35:02.377] <TB3>     INFO: Expecting 41600 events.
[15:35:06.604] <TB3>     INFO: 41600 events read in total (3512ms).
[15:35:06.605] <TB3>     INFO: Test took 4649ms.
[15:35:06.608] <TB3>     INFO: scanning low vcal = 170
[15:35:07.029] <TB3>     INFO: Expecting 41600 events.
[15:35:11.260] <TB3>     INFO: 41600 events read in total (3516ms).
[15:35:11.261] <TB3>     INFO: Test took 4652ms.
[15:35:11.265] <TB3>     INFO: scanning low vcal = 180
[15:35:11.685] <TB3>     INFO: Expecting 41600 events.
[15:35:15.917] <TB3>     INFO: 41600 events read in total (3517ms).
[15:35:15.918] <TB3>     INFO: Test took 4653ms.
[15:35:15.921] <TB3>     INFO: scanning low vcal = 190
[15:35:16.342] <TB3>     INFO: Expecting 41600 events.
[15:35:20.572] <TB3>     INFO: 41600 events read in total (3515ms).
[15:35:20.572] <TB3>     INFO: Test took 4651ms.
[15:35:20.575] <TB3>     INFO: scanning low vcal = 200
[15:35:20.997] <TB3>     INFO: Expecting 41600 events.
[15:35:25.228] <TB3>     INFO: 41600 events read in total (3516ms).
[15:35:25.229] <TB3>     INFO: Test took 4654ms.
[15:35:25.232] <TB3>     INFO: scanning low vcal = 210
[15:35:25.653] <TB3>     INFO: Expecting 41600 events.
[15:35:29.882] <TB3>     INFO: 41600 events read in total (3514ms).
[15:35:29.883] <TB3>     INFO: Test took 4651ms.
[15:35:29.886] <TB3>     INFO: scanning low vcal = 220
[15:35:30.307] <TB3>     INFO: Expecting 41600 events.
[15:35:34.536] <TB3>     INFO: 41600 events read in total (3513ms).
[15:35:34.537] <TB3>     INFO: Test took 4651ms.
[15:35:34.540] <TB3>     INFO: scanning low vcal = 230
[15:35:34.962] <TB3>     INFO: Expecting 41600 events.
[15:35:39.192] <TB3>     INFO: 41600 events read in total (3515ms).
[15:35:39.193] <TB3>     INFO: Test took 4653ms.
[15:35:39.196] <TB3>     INFO: scanning low vcal = 240
[15:35:39.617] <TB3>     INFO: Expecting 41600 events.
[15:35:43.848] <TB3>     INFO: 41600 events read in total (3516ms).
[15:35:43.849] <TB3>     INFO: Test took 4653ms.
[15:35:43.852] <TB3>     INFO: scanning low vcal = 250
[15:35:44.273] <TB3>     INFO: Expecting 41600 events.
[15:35:48.504] <TB3>     INFO: 41600 events read in total (3516ms).
[15:35:48.504] <TB3>     INFO: Test took 4652ms.
[15:35:48.509] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:35:48.930] <TB3>     INFO: Expecting 41600 events.
[15:35:53.158] <TB3>     INFO: 41600 events read in total (3513ms).
[15:35:53.158] <TB3>     INFO: Test took 4650ms.
[15:35:53.161] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:35:53.585] <TB3>     INFO: Expecting 41600 events.
[15:35:57.814] <TB3>     INFO: 41600 events read in total (3514ms).
[15:35:57.815] <TB3>     INFO: Test took 4654ms.
[15:35:57.818] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:35:58.239] <TB3>     INFO: Expecting 41600 events.
[15:36:02.469] <TB3>     INFO: 41600 events read in total (3515ms).
[15:36:02.469] <TB3>     INFO: Test took 4651ms.
[15:36:02.473] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:36:02.894] <TB3>     INFO: Expecting 41600 events.
[15:36:07.124] <TB3>     INFO: 41600 events read in total (3515ms).
[15:36:07.125] <TB3>     INFO: Test took 4652ms.
[15:36:07.128] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:36:07.550] <TB3>     INFO: Expecting 41600 events.
[15:36:11.781] <TB3>     INFO: 41600 events read in total (3516ms).
[15:36:11.783] <TB3>     INFO: Test took 4655ms.
[15:36:12.310] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:36:12.312] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:36:12.313] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:36:12.313] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:36:12.313] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:36:12.313] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:36:12.313] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:36:12.313] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:36:12.314] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:36:12.314] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:36:12.314] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:36:12.314] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:36:12.314] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:36:12.314] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:36:12.315] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:36:12.315] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:36:12.315] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:36:49.637] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:36:49.637] <TB3>     INFO: non-linearity mean:  0.960 0.955 0.958 0.957 0.958 0.956 0.950 0.955 0.965 0.955 0.954 0.951 0.964 0.959 0.962 0.957
[15:36:49.637] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.006 0.005 0.006 0.007 0.007 0.005 0.005 0.005 0.006 0.006 0.006 0.007 0.006
[15:36:49.637] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:36:49.660] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:36:49.682] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:36:49.704] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:36:49.726] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:36:49.748] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:36:49.770] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:36:49.792] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:36:49.814] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:36:49.836] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:36:49.859] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:36:49.881] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:36:49.903] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:36:49.925] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:36:49.947] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:36:49.970] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-6-07_FPIXTest-17C-Nebraska-160706-1416_2016-07-06_14h16m_1467832608//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:36:49.992] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[15:36:49.992] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:36:49.999] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:36:49.999] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:36:49.002] <TB3>     INFO: ######################################################################
[15:36:49.002] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:36:49.002] <TB3>     INFO: ######################################################################
[15:36:50.004] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:36:50.014] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:36:50.014] <TB3>     INFO:     run 1 of 1
[15:36:50.014] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:36:50.355] <TB3>     INFO: Expecting 3120000 events.
[15:37:38.456] <TB3>     INFO: 1279445 events read in total (47386ms).
[15:38:25.926] <TB3>     INFO: 2555660 events read in total (94857ms).
[15:38:47.082] <TB3>     INFO: 3120000 events read in total (116013ms).
[15:38:47.132] <TB3>     INFO: Test took 117119ms.
[15:38:47.212] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:47.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:48.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:50.111] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:51.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:52.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:54.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:38:55.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:38:57.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:38:58.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:39:00.045] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:39:01.423] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:39:02.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:39:04.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:05.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:06.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:08.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:09.759] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 459206656
[15:39:09.790] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:39:09.790] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.013, RMS = 1.18698
[15:39:09.790] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:09.790] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:39:09.790] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3971, RMS = 1.0835
[15:39:09.790] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:09.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:39:09.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.3109, RMS = 1.69895
[15:39:09.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 73
[15:39:09.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:39:09.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.3437, RMS = 1.79987
[15:39:09.791] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:39:09.792] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:39:09.792] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9375, RMS = 1.25669
[15:39:09.792] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:39:09.792] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:39:09.792] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4176, RMS = 1.34839
[15:39:09.792] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:39:09.794] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:39:09.794] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.7888, RMS = 2.14601
[15:39:09.794] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:09.794] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:39:09.794] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2646, RMS = 1.94751
[15:39:09.794] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:39:09.795] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:39:09.795] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2837, RMS = 1.38324
[15:39:09.795] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:09.795] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:39:09.795] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6977, RMS = 1.26778
[15:39:09.795] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:09.796] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:39:09.796] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8565, RMS = 1.80601
[15:39:09.796] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:39:09.796] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:39:09.796] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.5119, RMS = 1.57045
[15:39:09.796] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:09.797] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:39:09.797] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.2884, RMS = 1.51452
[15:39:09.797] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:39:09.797] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:39:09.797] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.5062, RMS = 1.80943
[15:39:09.797] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:39:09.798] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:39:09.798] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5431, RMS = 1.04117
[15:39:09.798] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:39:09.798] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:39:09.798] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9862, RMS = 1.21593
[15:39:09.798] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:39:09.800] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:39:09.800] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5065, RMS = 1.56484
[15:39:09.800] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:09.800] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:39:09.800] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1222, RMS = 1.49094
[15:39:09.800] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:09.801] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:39:09.801] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.2738, RMS = 1.83535
[15:39:09.801] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:39:09.801] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:39:09.801] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.5664, RMS = 1.93413
[15:39:09.801] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:39:09.802] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:39:09.802] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.8722, RMS = 2.0355
[15:39:09.802] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:39:09.802] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:39:09.802] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.9415, RMS = 2.12513
[15:39:09.802] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[15:39:09.803] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:39:09.803] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.627, RMS = 1.37591
[15:39:09.803] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:09.803] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:39:09.803] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.207, RMS = 1.5251
[15:39:09.803] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:09.804] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:39:09.804] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.874, RMS = 2.42602
[15:39:09.804] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:09.804] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:39:09.804] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.9632, RMS = 2.45343
[15:39:09.804] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:09.805] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:39:09.805] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7946, RMS = 1.30851
[15:39:09.805] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:39:09.805] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:39:09.805] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9229, RMS = 1.27213
[15:39:09.805] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:39:09.806] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:39:09.806] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8407, RMS = 1.04921
[15:39:09.806] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:39:09.806] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:39:09.806] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6383, RMS = 1.04651
[15:39:09.806] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:39:09.807] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:39:09.808] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6689, RMS = 1.21463
[15:39:09.808] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:39:09.808] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:39:09.808] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3138, RMS = 1.41243
[15:39:09.808] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:39:09.810] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 139 seconds
[15:39:09.810] <TB3>     INFO: number of dead bumps (per ROC):    16    0    0    0    0    2    0    0    0    0    0    0    0    0    0    0
[15:39:09.811] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:39:09.906] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:39:09.906] <TB3>     INFO: enter test to run
[15:39:09.906] <TB3>     INFO:   test:  no parameter change
[15:39:09.907] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[15:39:09.907] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[15:39:09.907] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 21.2 C
[15:39:09.907] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:39:10.398] <TB3>    QUIET: Connection to board 24 closed.
[15:39:10.406] <TB3>     INFO: pXar: this is the end, my friend
[15:39:10.407] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
