// Seed: 1659794003
module module_0 (
    output supply0 id_0,
    input  supply1 id_1
);
endmodule
module module_1 #(
    parameter id_1  = 32'd73,
    parameter id_14 = 32'd14,
    parameter id_19 = 32'd59,
    parameter id_22 = 32'd22
) (
    output logic id_0,
    input tri1 _id_1,
    input wire id_2,
    input supply1 id_3,
    input tri id_4,
    input wand id_5,
    input supply0 id_6[id_1 : id_14  (  1  &  -1  ,  -1  ,  -1  ,  id_19  )],
    input tri0 id_7,
    output tri id_8[1 'h0 : id_22],
    output tri1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input uwire id_12,
    input wire id_13,
    input uwire _id_14,
    input supply0 id_15,
    output tri0 id_16,
    output tri1 id_17,
    input supply1 id_18,
    output wire _id_19,
    input wand id_20,
    input tri id_21,
    output wire _id_22,
    input wor id_23,
    input tri1 id_24,
    input supply1 id_25,
    output wor id_26
);
  module_0 modCall_1 (
      id_16,
      id_12
  );
  assign modCall_1.id_0 = 0;
  logic id_28;
  wire  id_29;
  wire  id_30;
  wire id_31, id_32, id_33;
  initial id_0 <= id_28 == -1'b0;
  logic id_34;
endmodule
