{
 "Files" : [
  {
   "Path" : "/home/luffy/gowin-projects/scpu-fpga/src/control_unit.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/luffy/gowin-projects/scpu-fpga/src/cpu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/luffy/gowin-projects/scpu-fpga/src/memory.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/luffy/gowin-projects/scpu-fpga/src/register.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/home/luffy/gowin-projects/scpu-fpga/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}