

================================================================
== Vivado HLS Report for 'workload'
================================================================
* Date:           Wed Apr 15 21:17:17 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        BUG3
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     9.254|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   67|   67|   67|   67|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_aes256_encrypt_ecb_fu_206  |aes256_encrypt_ecb  |   46|   46|   46|   46|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- major_loop     |   66|   66|        66|          -|          -|     1|    no    |
        | + major_loop.1  |   12|   12|         3|          -|          -|     4|    no    |
        | + major_loop.2  |    4|    4|         1|          -|          -|     4|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|    68|
|FIFO             |        -|      -|      -|     -|
|Instance         |        2|      -|    109|   568|
|Memory           |        0|      -|      2|     1|
|Multiplexer      |        -|      -|      -|   110|
|Register         |        -|      -|    100|     -|
+-----------------+---------+-------+-------+------+
|Total            |        2|      0|    211|   747|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        5|      0|      1|     9|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------+---------+-------+-----+-----+
    |            Instance           |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------+---------+-------+-----+-----+
    |grp_aes256_encrypt_ecb_fu_206  |aes256_encrypt_ecb     |        2|      0|  109|  547|
    |aqed_top_mux_42_8_1_1_U22      |aqed_top_mux_42_8_1_1  |        0|      0|    0|   21|
    +-------------------------------+-----------------------+---------+-------+-----+-----+
    |Total                          |                       |        2|      0|  109|  568|
    +-------------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |local_key_0_U  |workload_local_key_0  |        0|  2|   1|    32|    1|     1|           32|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        0|  2|   1|    32|    1|     1|           32|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |k_2_fu_224_p2        |     +    |      0|  0|  12|           3|           1|
    |k_3_fu_272_p2        |     +    |      0|  0|  12|           3|           1|
    |sum2_fu_305_p2       |     +    |      0|  0|  13|           4|           4|
    |sum_fu_238_p2        |     +    |      0|  0|  13|           4|           4|
    |exitcond1_fu_266_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond5_fu_218_p2  |   icmp   |      0|  0|   9|           3|           4|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  68|          20|          18|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  41|          8|    1|          8|
    |buf_0_0_1_be_reg_177  |   9|          2|    8|         16|
    |buf_0_0_1_reg_137     |   9|          2|    8|         16|
    |buf_0_1_1_be_reg_159  |   9|          2|    8|         16|
    |buf_0_1_1_reg_126     |   9|          2|    8|         16|
    |data_address0         |  15|          3|    4|         12|
    |k_1_reg_195           |   9|          2|    3|          6|
    |k_reg_148             |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 110|         23|   43|         96|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                   |  7|   0|    7|          0|
    |buf_0_0_1_be_reg_177                        |  8|   0|    8|          0|
    |buf_0_0_1_reg_137                           |  8|   0|    8|          0|
    |buf_0_0_2_reg_356                           |  8|   0|    8|          0|
    |buf_0_0_reg_101                             |  8|   0|    8|          0|
    |buf_0_1_1_be_reg_159                        |  8|   0|    8|          0|
    |buf_0_1_1_reg_126                           |  8|   0|    8|          0|
    |buf_0_1_2_reg_362                           |  8|   0|    8|          0|
    |buf_0_1_reg_89                              |  8|   0|    8|          0|
    |buf_0_3_1_fu_58                             |  8|   0|    8|          0|
    |buf_0_3_fu_54                               |  8|   0|    8|          0|
    |grp_aes256_encrypt_ecb_fu_206_ap_start_reg  |  1|   0|    1|          0|
    |i_2_reg_113                                 |  1|   0|    1|          0|
    |k_1_reg_195                                 |  3|   0|    3|          0|
    |k_2_reg_336                                 |  3|   0|    3|          0|
    |k_reg_148                                   |  3|   0|    3|          0|
    |tmp_reg_341                                 |  2|   0|    2|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |100|   0|  100|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   workload   | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   workload   | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   workload   | return value |
|ap_done        | out |    1| ap_ctrl_hs |   workload   | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   workload   | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   workload   | return value |
|data_address0  | out |    4|  ap_memory |     data     |     array    |
|data_ce0       | out |    1|  ap_memory |     data     |     array    |
|data_we0       | out |    1|  ap_memory |     data     |     array    |
|data_d0        | out |    8|  ap_memory |     data     |     array    |
|data_q0        |  in |    8|  ap_memory |     data     |     array    |
|data_offset    |  in |    4|   ap_none  |  data_offset |    scalar    |
+---------------+-----+-----+------------+--------------+--------------+

