// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_address0,
        C_ce0,
        C_we0,
        C_d0,
        scale_reload,
        scale_1_reload,
        scale_2_reload,
        scale_3_reload,
        scale_4_reload,
        scale_5_reload,
        scale_6_reload,
        scale_7_reload,
        scale_8_reload,
        scale_9_reload,
        scale_10_reload,
        scale_11_reload,
        scale_12_reload,
        scale_13_reload,
        scale_14_reload,
        scale_15_reload,
        scale_16_reload,
        scale_17_reload,
        scale_18_reload,
        scale_19_reload,
        scale_20_reload,
        scale_21_reload,
        scale_22_reload,
        scale_23_reload,
        scale_24_reload,
        scale_25_reload,
        scale_26_reload,
        scale_27_reload,
        scale_28_reload,
        scale_29_reload,
        scale_30_reload,
        scale_31_reload,
        scale_32_reload,
        scale_33_reload,
        scale_34_reload,
        scale_35_reload,
        scale_36_reload,
        scale_37_reload,
        scale_38_reload,
        scale_39_reload,
        scale_40_reload,
        scale_41_reload,
        scale_42_reload,
        scale_43_reload,
        scale_44_reload,
        scale_45_reload,
        scale_46_reload,
        scale_47_reload,
        scale_48_reload,
        scale_49_reload,
        scale_50_reload,
        scale_51_reload,
        scale_52_reload,
        scale_53_reload,
        scale_54_reload,
        scale_55_reload,
        scale_56_reload,
        scale_57_reload,
        scale_58_reload,
        scale_59_reload,
        scale_60_reload,
        scale_61_reload,
        scale_62_reload,
        scale_63_reload,
        tmp_address0,
        tmp_ce0,
        tmp_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] C_address0;
output   C_ce0;
output   C_we0;
output  [23:0] C_d0;
input  [23:0] scale_reload;
input  [23:0] scale_1_reload;
input  [23:0] scale_2_reload;
input  [23:0] scale_3_reload;
input  [23:0] scale_4_reload;
input  [23:0] scale_5_reload;
input  [23:0] scale_6_reload;
input  [23:0] scale_7_reload;
input  [23:0] scale_8_reload;
input  [23:0] scale_9_reload;
input  [23:0] scale_10_reload;
input  [23:0] scale_11_reload;
input  [23:0] scale_12_reload;
input  [23:0] scale_13_reload;
input  [23:0] scale_14_reload;
input  [23:0] scale_15_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_17_reload;
input  [23:0] scale_18_reload;
input  [23:0] scale_19_reload;
input  [23:0] scale_20_reload;
input  [23:0] scale_21_reload;
input  [23:0] scale_22_reload;
input  [23:0] scale_23_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_25_reload;
input  [23:0] scale_26_reload;
input  [23:0] scale_27_reload;
input  [23:0] scale_28_reload;
input  [23:0] scale_29_reload;
input  [23:0] scale_30_reload;
input  [23:0] scale_31_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_33_reload;
input  [23:0] scale_34_reload;
input  [23:0] scale_35_reload;
input  [23:0] scale_36_reload;
input  [23:0] scale_37_reload;
input  [23:0] scale_38_reload;
input  [23:0] scale_39_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_41_reload;
input  [23:0] scale_42_reload;
input  [23:0] scale_43_reload;
input  [23:0] scale_44_reload;
input  [23:0] scale_45_reload;
input  [23:0] scale_46_reload;
input  [23:0] scale_47_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_49_reload;
input  [23:0] scale_50_reload;
input  [23:0] scale_51_reload;
input  [23:0] scale_52_reload;
input  [23:0] scale_53_reload;
input  [23:0] scale_54_reload;
input  [23:0] scale_55_reload;
input  [23:0] scale_56_reload;
input  [23:0] scale_57_reload;
input  [23:0] scale_58_reload;
input  [23:0] scale_59_reload;
input  [23:0] scale_60_reload;
input  [23:0] scale_61_reload;
input  [23:0] scale_62_reload;
input  [23:0] scale_63_reload;
output  [13:0] tmp_address0;
output   tmp_ce0;
input  [23:0] tmp_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln71_fu_796_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln74_2_fu_864_p1;
reg   [63:0] zext_ln74_2_reg_1402;
reg   [63:0] zext_ln74_2_reg_1402_pp0_iter1_reg;
wire   [23:0] tmp_1_fu_873_p131;
reg  signed [23:0] tmp_1_reg_1412;
wire   [23:0] select_ln74_3_fu_1369_p3;
reg   [23:0] select_ln74_3_reg_1417;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_352;
wire   [6:0] add_ln72_fu_1137_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_356;
wire   [8:0] select_ln71_1_fu_834_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [14:0] indvar_flatten6_fu_360;
wire   [14:0] add_ln71_1_fu_802_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten6_load;
reg    tmp_ce0_local;
reg    C_we0_local;
reg    C_ce0_local;
wire   [0:0] icmp_ln72_fu_820_p2;
wire   [8:0] add_ln71_fu_814_p2;
wire   [7:0] trunc_ln74_fu_842_p1;
wire   [6:0] select_ln71_fu_826_p3;
wire   [13:0] tmp_s_fu_846_p3;
wire   [13:0] zext_ln74_1_fu_854_p1;
wire   [13:0] add_ln74_1_fu_858_p2;
wire   [23:0] tmp_1_fu_873_p129;
wire   [5:0] tmp_1_fu_873_p130;
wire   [47:0] mul_ln74_fu_774_p2;
wire   [0:0] tmp_2_fu_1185_p3;
wire   [23:0] trunc_ln5_fu_1175_p4;
wire   [23:0] zext_ln74_fu_1201_p1;
wire   [23:0] add_ln74_fu_1205_p2;
wire   [0:0] tmp_4_fu_1211_p3;
wire   [0:0] tmp_3_fu_1193_p3;
wire   [0:0] xor_ln74_fu_1219_p2;
wire   [6:0] tmp_6_fu_1239_p3;
wire   [7:0] tmp_7_fu_1253_p3;
wire   [0:0] and_ln74_fu_1225_p2;
wire   [0:0] icmp_ln74_1_fu_1261_p2;
wire   [0:0] icmp_ln74_2_fu_1267_p2;
wire   [0:0] tmp_5_fu_1231_p3;
wire   [0:0] icmp_ln74_fu_1247_p2;
wire   [0:0] xor_ln74_1_fu_1281_p2;
wire   [0:0] and_ln74_1_fu_1287_p2;
wire   [0:0] select_ln74_fu_1273_p3;
wire   [0:0] xor_ln74_2_fu_1307_p2;
wire   [0:0] tmp_1_1_fu_1167_p3;
wire   [0:0] or_ln74_fu_1313_p2;
wire   [0:0] xor_ln74_3_fu_1319_p2;
wire   [0:0] select_ln74_1_fu_1293_p3;
wire   [0:0] and_ln74_2_fu_1301_p2;
wire   [0:0] and_ln74_4_fu_1331_p2;
wire   [0:0] or_ln74_2_fu_1337_p2;
wire   [0:0] xor_ln74_4_fu_1343_p2;
wire   [0:0] and_ln74_3_fu_1325_p2;
wire   [0:0] and_ln74_5_fu_1349_p2;
wire   [0:0] or_ln74_1_fu_1363_p2;
wire   [23:0] select_ln74_2_fu_1355_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_1_fu_873_p1;
wire   [5:0] tmp_1_fu_873_p3;
wire   [5:0] tmp_1_fu_873_p5;
wire   [5:0] tmp_1_fu_873_p7;
wire   [5:0] tmp_1_fu_873_p9;
wire   [5:0] tmp_1_fu_873_p11;
wire   [5:0] tmp_1_fu_873_p13;
wire   [5:0] tmp_1_fu_873_p15;
wire   [5:0] tmp_1_fu_873_p17;
wire   [5:0] tmp_1_fu_873_p19;
wire   [5:0] tmp_1_fu_873_p21;
wire   [5:0] tmp_1_fu_873_p23;
wire   [5:0] tmp_1_fu_873_p25;
wire   [5:0] tmp_1_fu_873_p27;
wire   [5:0] tmp_1_fu_873_p29;
wire   [5:0] tmp_1_fu_873_p31;
wire   [5:0] tmp_1_fu_873_p33;
wire   [5:0] tmp_1_fu_873_p35;
wire   [5:0] tmp_1_fu_873_p37;
wire   [5:0] tmp_1_fu_873_p39;
wire   [5:0] tmp_1_fu_873_p41;
wire   [5:0] tmp_1_fu_873_p43;
wire   [5:0] tmp_1_fu_873_p45;
wire   [5:0] tmp_1_fu_873_p47;
wire   [5:0] tmp_1_fu_873_p49;
wire   [5:0] tmp_1_fu_873_p51;
wire   [5:0] tmp_1_fu_873_p53;
wire   [5:0] tmp_1_fu_873_p55;
wire   [5:0] tmp_1_fu_873_p57;
wire   [5:0] tmp_1_fu_873_p59;
wire   [5:0] tmp_1_fu_873_p61;
wire   [5:0] tmp_1_fu_873_p63;
wire  signed [5:0] tmp_1_fu_873_p65;
wire  signed [5:0] tmp_1_fu_873_p67;
wire  signed [5:0] tmp_1_fu_873_p69;
wire  signed [5:0] tmp_1_fu_873_p71;
wire  signed [5:0] tmp_1_fu_873_p73;
wire  signed [5:0] tmp_1_fu_873_p75;
wire  signed [5:0] tmp_1_fu_873_p77;
wire  signed [5:0] tmp_1_fu_873_p79;
wire  signed [5:0] tmp_1_fu_873_p81;
wire  signed [5:0] tmp_1_fu_873_p83;
wire  signed [5:0] tmp_1_fu_873_p85;
wire  signed [5:0] tmp_1_fu_873_p87;
wire  signed [5:0] tmp_1_fu_873_p89;
wire  signed [5:0] tmp_1_fu_873_p91;
wire  signed [5:0] tmp_1_fu_873_p93;
wire  signed [5:0] tmp_1_fu_873_p95;
wire  signed [5:0] tmp_1_fu_873_p97;
wire  signed [5:0] tmp_1_fu_873_p99;
wire  signed [5:0] tmp_1_fu_873_p101;
wire  signed [5:0] tmp_1_fu_873_p103;
wire  signed [5:0] tmp_1_fu_873_p105;
wire  signed [5:0] tmp_1_fu_873_p107;
wire  signed [5:0] tmp_1_fu_873_p109;
wire  signed [5:0] tmp_1_fu_873_p111;
wire  signed [5:0] tmp_1_fu_873_p113;
wire  signed [5:0] tmp_1_fu_873_p115;
wire  signed [5:0] tmp_1_fu_873_p117;
wire  signed [5:0] tmp_1_fu_873_p119;
wire  signed [5:0] tmp_1_fu_873_p121;
wire  signed [5:0] tmp_1_fu_873_p123;
wire  signed [5:0] tmp_1_fu_873_p125;
wire  signed [5:0] tmp_1_fu_873_p127;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 j_fu_352 = 7'd0;
#0 i_fu_356 = 9'd0;
#0 indvar_flatten6_fu_360 = 15'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U208(
    .din0(tmp_1_reg_1412),
    .din1(tmp_q0),
    .dout(mul_ln74_fu_774_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_129_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 24 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 24 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 24 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 24 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 24 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 24 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 24 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 24 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 24 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 24 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 24 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 24 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 24 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 24 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 24 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 24 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 24 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 24 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 24 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 24 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 24 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 24 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 24 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 24 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 24 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 24 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 24 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 24 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 24 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 24 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 24 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 24 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 24 ),
    .CASE48( 6'h30 ),
    .din48_WIDTH( 24 ),
    .CASE49( 6'h31 ),
    .din49_WIDTH( 24 ),
    .CASE50( 6'h32 ),
    .din50_WIDTH( 24 ),
    .CASE51( 6'h33 ),
    .din51_WIDTH( 24 ),
    .CASE52( 6'h34 ),
    .din52_WIDTH( 24 ),
    .CASE53( 6'h35 ),
    .din53_WIDTH( 24 ),
    .CASE54( 6'h36 ),
    .din54_WIDTH( 24 ),
    .CASE55( 6'h37 ),
    .din55_WIDTH( 24 ),
    .CASE56( 6'h38 ),
    .din56_WIDTH( 24 ),
    .CASE57( 6'h39 ),
    .din57_WIDTH( 24 ),
    .CASE58( 6'h3A ),
    .din58_WIDTH( 24 ),
    .CASE59( 6'h3B ),
    .din59_WIDTH( 24 ),
    .CASE60( 6'h3C ),
    .din60_WIDTH( 24 ),
    .CASE61( 6'h3D ),
    .din61_WIDTH( 24 ),
    .CASE62( 6'h3E ),
    .din62_WIDTH( 24 ),
    .CASE63( 6'h3F ),
    .din63_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_129_6_24_1_1_U209(
    .din0(scale_reload),
    .din1(scale_1_reload),
    .din2(scale_2_reload),
    .din3(scale_3_reload),
    .din4(scale_4_reload),
    .din5(scale_5_reload),
    .din6(scale_6_reload),
    .din7(scale_7_reload),
    .din8(scale_8_reload),
    .din9(scale_9_reload),
    .din10(scale_10_reload),
    .din11(scale_11_reload),
    .din12(scale_12_reload),
    .din13(scale_13_reload),
    .din14(scale_14_reload),
    .din15(scale_15_reload),
    .din16(scale_16_reload),
    .din17(scale_17_reload),
    .din18(scale_18_reload),
    .din19(scale_19_reload),
    .din20(scale_20_reload),
    .din21(scale_21_reload),
    .din22(scale_22_reload),
    .din23(scale_23_reload),
    .din24(scale_24_reload),
    .din25(scale_25_reload),
    .din26(scale_26_reload),
    .din27(scale_27_reload),
    .din28(scale_28_reload),
    .din29(scale_29_reload),
    .din30(scale_30_reload),
    .din31(scale_31_reload),
    .din32(scale_32_reload),
    .din33(scale_33_reload),
    .din34(scale_34_reload),
    .din35(scale_35_reload),
    .din36(scale_36_reload),
    .din37(scale_37_reload),
    .din38(scale_38_reload),
    .din39(scale_39_reload),
    .din40(scale_40_reload),
    .din41(scale_41_reload),
    .din42(scale_42_reload),
    .din43(scale_43_reload),
    .din44(scale_44_reload),
    .din45(scale_45_reload),
    .din46(scale_46_reload),
    .din47(scale_47_reload),
    .din48(scale_48_reload),
    .din49(scale_49_reload),
    .din50(scale_50_reload),
    .din51(scale_51_reload),
    .din52(scale_52_reload),
    .din53(scale_53_reload),
    .din54(scale_54_reload),
    .din55(scale_55_reload),
    .din56(scale_56_reload),
    .din57(scale_57_reload),
    .din58(scale_58_reload),
    .din59(scale_59_reload),
    .din60(scale_60_reload),
    .din61(scale_61_reload),
    .din62(scale_62_reload),
    .din63(scale_63_reload),
    .def(tmp_1_fu_873_p129),
    .sel(tmp_1_fu_873_p130),
    .dout(tmp_1_fu_873_p131)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln71_fu_796_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_356 <= select_ln71_1_fu_834_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_356 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln71_fu_796_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_360 <= add_ln71_1_fu_802_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_360 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln71_fu_796_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_352 <= add_ln72_fu_1137_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_352 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        select_ln74_3_reg_1417 <= select_ln74_3_fu_1369_p3;
        tmp_1_reg_1412 <= tmp_1_fu_873_p131;
        zext_ln74_2_reg_1402[13 : 0] <= zext_ln74_2_fu_864_p1[13 : 0];
        zext_ln74_2_reg_1402_pp0_iter1_reg[13 : 0] <= zext_ln74_2_reg_1402[13 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_ce0_local = 1'b1;
    end else begin
        C_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        C_we0_local = 1'b1;
    end else begin
        C_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln71_fu_796_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_356;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_360;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_352;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_ce0_local = 1'b1;
    end else begin
        tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_address0 = zext_ln74_2_reg_1402_pp0_iter1_reg;

assign C_ce0 = C_ce0_local;

assign C_d0 = select_ln74_3_reg_1417;

assign C_we0 = C_we0_local;

assign add_ln71_1_fu_802_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 15'd1);

assign add_ln71_fu_814_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln72_fu_1137_p2 = (select_ln71_fu_826_p3 + 7'd1);

assign add_ln74_1_fu_858_p2 = (tmp_s_fu_846_p3 + zext_ln74_1_fu_854_p1);

assign add_ln74_fu_1205_p2 = (trunc_ln5_fu_1175_p4 + zext_ln74_fu_1201_p1);

assign and_ln74_1_fu_1287_p2 = (xor_ln74_1_fu_1281_p2 & icmp_ln74_fu_1247_p2);

assign and_ln74_2_fu_1301_p2 = (icmp_ln74_1_fu_1261_p2 & and_ln74_fu_1225_p2);

assign and_ln74_3_fu_1325_p2 = (xor_ln74_3_fu_1319_p2 & or_ln74_fu_1313_p2);

assign and_ln74_4_fu_1331_p2 = (tmp_4_fu_1211_p3 & select_ln74_1_fu_1293_p3);

assign and_ln74_5_fu_1349_p2 = (xor_ln74_4_fu_1343_p2 & tmp_1_1_fu_1167_p3);

assign and_ln74_fu_1225_p2 = (xor_ln74_fu_1219_p2 & tmp_3_fu_1193_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln71_fu_796_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_820_p2 = ((ap_sig_allocacmp_j_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln74_1_fu_1261_p2 = ((tmp_7_fu_1253_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln74_2_fu_1267_p2 = ((tmp_7_fu_1253_p3 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_1247_p2 = ((tmp_6_fu_1239_p3 == 7'd127) ? 1'b1 : 1'b0);

assign or_ln74_1_fu_1363_p2 = (and_ln74_5_fu_1349_p2 | and_ln74_3_fu_1325_p2);

assign or_ln74_2_fu_1337_p2 = (and_ln74_4_fu_1331_p2 | and_ln74_2_fu_1301_p2);

assign or_ln74_fu_1313_p2 = (xor_ln74_2_fu_1307_p2 | tmp_4_fu_1211_p3);

assign select_ln71_1_fu_834_p3 = ((icmp_ln72_fu_820_p2[0:0] == 1'b1) ? add_ln71_fu_814_p2 : ap_sig_allocacmp_i_load);

assign select_ln71_fu_826_p3 = ((icmp_ln72_fu_820_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign select_ln74_1_fu_1293_p3 = ((and_ln74_fu_1225_p2[0:0] == 1'b1) ? and_ln74_1_fu_1287_p2 : icmp_ln74_1_fu_1261_p2);

assign select_ln74_2_fu_1355_p3 = ((and_ln74_3_fu_1325_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln74_3_fu_1369_p3 = ((or_ln74_1_fu_1363_p2[0:0] == 1'b1) ? select_ln74_2_fu_1355_p3 : add_ln74_fu_1205_p2);

assign select_ln74_fu_1273_p3 = ((and_ln74_fu_1225_p2[0:0] == 1'b1) ? icmp_ln74_1_fu_1261_p2 : icmp_ln74_2_fu_1267_p2);

assign tmp_1_1_fu_1167_p3 = mul_ln74_fu_774_p2[32'd47];

assign tmp_1_fu_873_p129 = 'bx;

assign tmp_1_fu_873_p130 = select_ln71_fu_826_p3[5:0];

assign tmp_2_fu_1185_p3 = mul_ln74_fu_774_p2[32'd15];

assign tmp_3_fu_1193_p3 = mul_ln74_fu_774_p2[32'd39];

assign tmp_4_fu_1211_p3 = add_ln74_fu_1205_p2[32'd23];

assign tmp_5_fu_1231_p3 = mul_ln74_fu_774_p2[32'd40];

assign tmp_6_fu_1239_p3 = {{mul_ln74_fu_774_p2[47:41]}};

assign tmp_7_fu_1253_p3 = {{mul_ln74_fu_774_p2[47:40]}};

assign tmp_address0 = zext_ln74_2_fu_864_p1;

assign tmp_ce0 = tmp_ce0_local;

assign tmp_s_fu_846_p3 = {{trunc_ln74_fu_842_p1}, {6'd0}};

assign trunc_ln5_fu_1175_p4 = {{mul_ln74_fu_774_p2[39:16]}};

assign trunc_ln74_fu_842_p1 = select_ln71_1_fu_834_p3[7:0];

assign xor_ln74_1_fu_1281_p2 = (tmp_5_fu_1231_p3 ^ 1'd1);

assign xor_ln74_2_fu_1307_p2 = (select_ln74_fu_1273_p3 ^ 1'd1);

assign xor_ln74_3_fu_1319_p2 = (tmp_1_1_fu_1167_p3 ^ 1'd1);

assign xor_ln74_4_fu_1343_p2 = (or_ln74_2_fu_1337_p2 ^ 1'd1);

assign xor_ln74_fu_1219_p2 = (tmp_4_fu_1211_p3 ^ 1'd1);

assign zext_ln74_1_fu_854_p1 = select_ln71_fu_826_p3;

assign zext_ln74_2_fu_864_p1 = add_ln74_1_fu_858_p2;

assign zext_ln74_fu_1201_p1 = tmp_2_fu_1185_p3;

always @ (posedge ap_clk) begin
    zext_ln74_2_reg_1402[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    zext_ln74_2_reg_1402_pp0_iter1_reg[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_71_8_VITIS_LOOP_72_9
