
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=xil_ChipScopeICON><h1 id="entity-xil_chipscopeicon">Entity: xil_ChipScopeICON</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 845 70"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="85,0 100,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="200" height="30" fill="black" x="100" y="0"></rect><rect id="SvgjsRect1007" width="196" height="25" fill="#bdecb6" x="102" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="80" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="80" svgjs:data="{&quot;newLined&quot;:true}">   positive </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="115" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="115" svgjs:data="{&quot;newLined&quot;:true}">   PORTS </tspan></text><line id="SvgjsLine1012" x1="85" y1="15" x2="100" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1013" width="200" height="30" fill="black" x="100" y="35"></rect><rect id="SvgjsRect1014" width="196" height="25" fill="#fdfd96" x="102" y="37"></rect><text id="SvgjsText1015" font-family="Helvetica" x="320" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="320" svgjs:data="{&quot;newLined&quot;:true}">   T_XIL_CHIPSCOPE_CONTROL_VECTOR(PORTS - 1 downto 0) </tspan></text><text id="SvgjsText1017" font-family="Helvetica" x="285" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1018" dy="26" x="285" svgjs:data="{&quot;newLined&quot;:true}">   ControlBus </tspan></text><line id="SvgjsLine1019" x1="300" y1="50" x2="315" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>EMACS settings: -<em>-  tab-width: 2; indent-tabs-mode: t -</em>- vim: tabstop=2:shiftwidth=2:noexpandtab kate: tab-width 2; replace-tabs off; indent-width 2; ============================================================================= Authors:                    Patrick Lehmann Entity:                    Generic Xilinx ChipScope ICON wrapper Description:</p><hr /><p>This module wraps 15 ChipScope ICON IP core netlists generated from ChipScope ICON xco files. The generic parameter <code>PORTS</code> selects the apropriate ICON instance with 1 to 15 ICON <code>ControlBus</code> ports. Each <code>ControlBus</code> port is of type <code>T_XIL_CHIPSCOPE_CONTROL</code> and of mode <code>inout</code>. .. rubric:: Compile required CoreGenerator IP Cores to Netlists with PoC Please use the provided Xilinx ISE compile command <code>ise</code> in PoC to recreate the needed source and netlist files on your local machine. .. code-block:: PowerShell cd PoCRoot .\poc.ps1 ise PoC.xil.ChipScopeICON --board=KC705 SeeAlso: :doc:<code>Using PoC -&gt; Synthesis &lt;/UsingPoC/Synthesis&gt;</code> For how to run synthesis with PoC and CoreGenerator. License: ============================================================================= Copyright 2007-2016 Technische Universitaet Dresden - Germany Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. =============================================================================</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>PORTS</td>
<td>positive</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ControlBus</td>
<td>inout</td>
<td>T_XIL_CHIPSCOPE_CONTROL_VECTOR(PORTS - 1 downto 0)</td>
<td></td>
</tr>
</tbody>
</table><br><br><br><br><br><br>