# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Basys3_CPU.srcs/sources_1/imports/hdl/alu.v" \
"../../../../Basys3_CPU.srcs/sources_1/imports/hdl/pipe_controller.v" \
"../../../../Basys3_CPU.srcs/sources_1/imports/hdl/register.v" \
"../../../../Basys3_CPU.srcs/sources_1/imports/hdl/cpu.v" \
"../../../../Basys3_CPU.srcs/sources_1/imports/hdl/memory.v" \
"../../../../Basys3_CPU.srcs/sources_1/imports/hdl/counter.v" \
"../../../../Basys3_CPU.srcs/sources_1/imports/hdl/Basys3_Abacus_Top.v" \
"../../../../Basys3_CPU.srcs/sources_1/imports/hdl/PS2Receiver.v" \
"../../../../Basys3_CPU.srcs/sources_1/imports/hdl/bin2ascii.v" \
"../../../../Basys3_CPU.srcs/sources_1/imports/hdl/debouncer.v" \
"../../../../Basys3_CPU.srcs/sources_1/imports/hdl/uart_buf_con.v" \
"../../../../Basys3_CPU.srcs/sources_1/imports/hdl/uart_tx.v" \
"../../../../Basys3_CPU.srcs/sim_1/imports/new/cpu_sim.v" \
"../../../../Basys3_CPU.srcs/sim_1/imports/vivado/memory/memory.srcs/sim_1/new/memory_sim.v" \
"../../../../Basys3_CPU.srcs/sim_1/imports/vivado/alu/alu.srcs/sim_1/new/alu_sim.v" \
"../../../../Basys3_CPU.srcs/sim_1/imports/vivado/pipe_controller/pipe_controller.srcs/sim_1/new/pipe_sim.v" \
"../../../../Basys3_CPU.srcs/sim_1/imports/vivado/counter/counter.srcs/sim_1/new/counter_sim.v" \
"../../../../Basys3_CPU.srcs/sim_1/imports/vivado/register/register.srcs/sim_1/new/register_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
