
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002510                       # Number of seconds simulated
sim_ticks                                  2509851500                       # Number of ticks simulated
final_tick                                 2509851500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65746                       # Simulator instruction rate (inst/s)
host_op_rate                                    89590                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30804451                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646832                       # Number of bytes of host memory used
host_seconds                                    81.48                       # Real time elapsed on the host
sim_insts                                     5356810                       # Number of instructions simulated
sim_ops                                       7299519                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           27456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           43072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               70528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        27456                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27456                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              429                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              673                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1102                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10939293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           17161175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               28100467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10939293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10939293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10939293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          17161175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              28100467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       429.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       673.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001113750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2208                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1102                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   70528                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    70528                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                148                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 74                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 45                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                132                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                58                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                35                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               142                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                53                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2509699500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1102                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      839                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      203                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       45                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          182                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     378.021978                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    240.228129                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    335.413523                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            45     24.73%     24.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           42     23.08%     47.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           22     12.09%     59.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           14      7.69%     67.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           15      8.24%     75.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           13      7.14%     82.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      1.65%     84.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.10%     85.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           26     14.29%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           182                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        27456                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        43072                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 10939292.623487882316                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 17161174.675075396895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          429                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          673                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16578000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     20709750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38643.36                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30772.29                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      16625250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 37287750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     5510000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15086.43                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33836.43                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         28.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      28.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.22                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.22                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       911                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.67                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2277404.26                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.67                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    792540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  4448220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              10012050                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                489600                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         48938490                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          9041280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         566485680                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               652288290                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             259.891189                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2486531000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        666500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        4940000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2355755250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     23545250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       17605250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    107339250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    571200                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    288420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3420060                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6534480                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                501120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         25761150                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4459680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         582818640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               630501150                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             251.210540                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2494239000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1041000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2600000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2426109500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     11613000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11971500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     56516500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  269146                       # Number of BP lookups
system.cpu.branchPred.condPredicted            269146                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3745                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               268452                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     312                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                117                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          268452                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             265263                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3189                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          753                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1418445                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      137255                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            65                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            29                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      661238                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           149                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2509851500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5019704                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              52401                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5503402                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      269146                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             265575                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4910362                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    7688                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1257                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    661126                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   410                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4967994                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.509418                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.805066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   989178     19.91%     19.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   458851      9.24%     29.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3519965     70.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4967994                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.053618                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.096360                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   360510                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                890865                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3305789                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                406986                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3844                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                7404474                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  8450                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3844                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   571088                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  518840                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1884                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3488897                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                383441                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7392238                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  5203                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    15                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  70292                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   5838                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19107                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents           112115                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            11506891                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15962013                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         11291151                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            635075                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              11361886                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   145005                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 18                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    523825                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1424177                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              138187                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            350793                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              183                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7381074                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 696                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7340170                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1637                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           82250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       117426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             62                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4967994                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.477492                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.727297                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              694198     13.97%     13.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1207422     24.30%     38.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3066374     61.72%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4967994                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 40600     16.25%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    248      0.10%     16.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     50      0.02%     16.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     16.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     15      0.01%     16.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      0.05%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.05%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 206847     82.79%     99.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1847      0.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               938      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4767989     64.96%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              762080     10.38%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.01%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          125206      1.71%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          125002      1.70%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1040270     14.17%     92.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              134366      1.83%     94.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          380203      5.18%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           3144      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7340170                       # Type of FU issued
system.cpu.iq.rate                           1.462271                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      249847                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034038                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17063856                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6051626                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5933987                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2835962                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1412411                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1394188                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6150825                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1438254                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           513004                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        17059                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          668                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1491                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           922                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3844                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4975                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4404                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7381770                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1295                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1424177                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               138187                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                656                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4291                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2806                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1131                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3937                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7331234                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1418439                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8936                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1555694                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   262211                       # Number of branches executed
system.cpu.iew.exec_stores                     137255                       # Number of stores executed
system.cpu.iew.exec_rate                     1.460491                       # Inst execution rate
system.cpu.iew.wb_sent                        7328840                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7328175                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6073350                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9756823                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.459882                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622472                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           77967                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             634                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3829                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4961119                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.471345                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.841666                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1139129     22.96%     22.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       344461      6.94%     29.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3477529     70.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4961119                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5356810                       # Number of instructions committed
system.cpu.commit.committedOps                7299519                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1543814                       # Number of memory references committed
system.cpu.commit.loads                       1407118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     261710                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1389843                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6291351                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  125                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          725      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4747982     65.05%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         755826     10.35%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       125204      1.72%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       125000      1.71%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1027896     14.08%     92.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133567      1.83%     94.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       379222      5.20%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3129      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7299519                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3477529                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      8861076                       # The number of ROB reads
system.cpu.rob.rob_writes                    14761850                       # The number of ROB writes
system.cpu.timesIdled                             271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           51710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5356810                       # Number of Instructions Simulated
system.cpu.committedOps                       7299519                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.937070                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.937070                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.067157                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.067157                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11178967                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5537406                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    632120                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1266020                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1930998                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4590041                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2081520                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.959414                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1040398                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8570                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.400000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            291500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.959414                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998732                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4173234                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4173234                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       895430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          895430                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       136395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         136395                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data      1031825                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1031825                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1031828                       # number of overall hits
system.cpu.dcache.overall_hits::total         1031828                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8728                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          301                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data          309                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          309                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data         9029                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9029                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9338                       # number of overall misses
system.cpu.dcache.overall_misses::total          9338                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    334173000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    334173000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38963499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38963499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    373136499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    373136499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    373136499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    373136499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       904158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       904158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       136696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       136696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1040854                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1040854                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1041166                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1041166                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009653                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002202                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.990385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.990385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008675                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008675                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008969                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008969                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38287.465628                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38287.465628                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 129446.840532                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 129446.840532                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41326.448001                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41326.448001                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39958.931142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39958.931142                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6134                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               122                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.278689                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8139                       # number of writebacks
system.cpu.dcache.writebacks::total              8139                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          614                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          616                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          616                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8114                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8114                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          299                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          299                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         8413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8570                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8570                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    121372500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    121372500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32716000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32716000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     18768500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     18768500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    154088500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    154088500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    172857000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    172857000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008974                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002187                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.503205                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.503205                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008083                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008083                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008231                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008231                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14958.405226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14958.405226                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 109418.060201                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109418.060201                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 119544.585987                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 119544.585987                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18315.523594                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18315.523594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20170.011669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20170.011669                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8538                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.968708                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              661003                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               735                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            899.323810                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.968708                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999022                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2645239                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2645239                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       660268                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          660268                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       660268                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           660268                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       660268                       # number of overall hits
system.cpu.icache.overall_hits::total          660268                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          858                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           858                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          858                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            858                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          858                       # number of overall misses
system.cpu.icache.overall_misses::total           858                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     86577498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     86577498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     86577498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     86577498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     86577498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     86577498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       661126                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       661126                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       661126                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       661126                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       661126                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       661126                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001298                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001298                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001298                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001298                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001298                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001298                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100906.174825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100906.174825                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100906.174825                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100906.174825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100906.174825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100906.174825                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          338                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          122                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          122                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          122                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          736                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          736                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          736                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          736                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          736                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          736                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     59084498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     59084498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     59084498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     59084498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     59084498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     59084498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001113                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001113                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80277.850543                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80277.850543                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80277.850543                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80277.850543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80277.850543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80277.850543                       # average overall mshr miss latency
system.cpu.icache.replacements                    703                       # number of replacements
system.l2bus.snoop_filter.tot_requests          18547                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         9241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                9006                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          8139                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1102                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                299                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               299                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           9007                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2174                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25678                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   27852                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        47040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1069376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1116416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               9306                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     9306    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 9306                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             25551500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1841492                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            21426497                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1024.217937                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17444                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1102                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                15.829401                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   384.037847                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   640.180090                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.093759                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.156294                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.250053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1102                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1046                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.269043                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               140662                       # Number of tag accesses
system.l2cache.tags.data_accesses              140662                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         8139                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         8139                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           29                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               29                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          306                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         7868                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         8174                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             306                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7897                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8203                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            306                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7897                       # number of overall hits
system.l2cache.overall_hits::total               8203                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          270                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            270                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          430                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          403                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          833                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           430                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           673                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1103                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          430                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          673                       # number of overall misses
system.l2cache.overall_misses::total             1103                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     31977000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     31977000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     54851000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     48780000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    103631000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     54851000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     80757000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    135608000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     54851000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     80757000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    135608000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         8139                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         8139                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          299                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          299                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          736                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         8271                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         9007                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          736                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         8570                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            9306                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          736                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         8570                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           9306                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.903010                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.903010                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.584239                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.048724                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.092484                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.584239                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.078530                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.118526                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.584239                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.078530                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.118526                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 118433.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 118433.333333                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 127560.465116                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 121042.183623                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 124406.962785                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 127560.465116                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 119995.542348                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 122944.696283                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 127560.465116                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 119995.542348                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 122944.696283                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          270                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          270                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          430                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          403                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          833                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          430                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          673                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1103                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          430                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          673                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1103                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     26577000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     26577000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     46271000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     40720000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     86991000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     46271000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     67297000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    113568000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     46271000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     67297000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    113568000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.903010                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.903010                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.584239                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.048724                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.092484                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.584239                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.078530                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.118526                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.584239                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.078530                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.118526                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 98433.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 98433.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 107606.976744                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 101042.183623                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 104430.972389                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 107606.976744                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 99995.542348                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 102962.828649                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 107606.976744                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 99995.542348                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 102962.828649                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1102                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 832                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                270                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               270                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            832                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2204                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        70528                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1102                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1102    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1102                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               551000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2755000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1024.229353                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1102                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1102                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   384.042292                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   640.187061                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.023440                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.039074                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.062514                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1102                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1046                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.067261                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                18734                       # Number of tag accesses
system.l3cache.tags.data_accesses               18734                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          270                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            270                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          429                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          403                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          832                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           429                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           673                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1102                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          429                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          673                       # number of overall misses
system.l3cache.overall_misses::total             1102                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     24147000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     24147000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     42410000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     37093000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     79503000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     42410000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     61240000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    103650000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     42410000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     61240000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    103650000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          270                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          270                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          429                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          403                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          832                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          429                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          673                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1102                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          429                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          673                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1102                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 89433.333333                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 89433.333333                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 98857.808858                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 92042.183623                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 95556.490385                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 98857.808858                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 90995.542348                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94056.261343                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 98857.808858                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 90995.542348                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94056.261343                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          270                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          270                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          429                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          403                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          832                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          429                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          673                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1102                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          429                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          673                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1102                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     17397000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     17397000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     31685000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     27018000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     58703000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     31685000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     44415000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     76100000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     31685000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     44415000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     76100000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64433.333333                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 64433.333333                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73857.808858                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67042.183623                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70556.490385                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73857.808858                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 65995.542348                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 69056.261343                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73857.808858                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 65995.542348                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 69056.261343                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2509851500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                832                       # Transaction distribution
system.membus.trans_dist::ReadExReq               270                       # Transaction distribution
system.membus.trans_dist::ReadExResp              270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           832                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        70528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        70528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   70528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1102                       # Request fanout histogram
system.membus.reqLayer0.occupancy              551000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2997250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
