--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Top_Module.twx Top_Module.ncd -o Top_Module.twr
Top_Module.pcf -ucf MQP.ucf

Design file:              Top_Module.ncd
Physical constraint file: Top_Module.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clock_manager/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clock_manager/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clock_manager/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clock_manager/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_manager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clock_manager/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clock_manager/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_manager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: clock_manager/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clock_manager/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: clock_manager/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clock_manager/clkout1" derived from 
 NET "clock_manager/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 25.00 to 
250 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39 paths analyzed, 27 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.434ns.
--------------------------------------------------------------------------------

Paths for end point ADC1/cs_delay_0 (SLICE_X5Y47.A2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     122.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scd/cntr_0 (FF)
  Destination:          ADC1/cs_delay_0 (FF)
  Requirement:          125.000ns
  Data Path Delay:      2.033ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.372 - 0.391)
  Source Clock:         clk_20M rising at 0.000ns
  Destination Clock:    clk_20M falling at 125.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scd/cntr_0 to ADC1/cs_delay_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.AQ       Tcko                  0.391   scd/cntr<4>
                                                       scd/cntr_0
    SLICE_X5Y47.C2       net (fanout=5)        0.612   scd/cntr<0>
    SLICE_X5Y47.C        Tilo                  0.259   ADC1/cs_delay<2>
                                                       ADC1/delay_en_sensor_clk_AND_1_o1
    SLICE_X5Y47.A2       net (fanout=3)        0.449   ADC1/delay_en_sensor_clk_AND_1_o
    SLICE_X5Y47.CLK      Tas                   0.322   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_0_rstpot
                                                       ADC1/cs_delay_0
    -------------------------------------------------  ---------------------------
    Total                                      2.033ns (0.972ns logic, 1.061ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scd/cntr_4 (FF)
  Destination:          ADC1/cs_delay_0 (FF)
  Requirement:          125.000ns
  Data Path Delay:      2.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.372 - 0.391)
  Source Clock:         clk_20M rising at 0.000ns
  Destination Clock:    clk_20M falling at 125.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scd/cntr_4 to ADC1/cs_delay_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.CQ       Tcko                  0.391   scd/cntr<4>
                                                       scd/cntr_4
    SLICE_X5Y47.C1       net (fanout=3)        0.592   scd/cntr<4>
    SLICE_X5Y47.C        Tilo                  0.259   ADC1/cs_delay<2>
                                                       ADC1/delay_en_sensor_clk_AND_1_o1
    SLICE_X5Y47.A2       net (fanout=3)        0.449   ADC1/delay_en_sensor_clk_AND_1_o
    SLICE_X5Y47.CLK      Tas                   0.322   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_0_rstpot
                                                       ADC1/cs_delay_0
    -------------------------------------------------  ---------------------------
    Total                                      2.013ns (0.972ns logic, 1.041ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scd/cntr_3 (FF)
  Destination:          ADC1/cs_delay_0 (FF)
  Requirement:          125.000ns
  Data Path Delay:      1.990ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.372 - 0.391)
  Source Clock:         clk_20M rising at 0.000ns
  Destination Clock:    clk_20M falling at 125.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scd/cntr_3 to ADC1/cs_delay_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.BMUX     Tshcko                0.461   scd/cntr<4>
                                                       scd/cntr_3
    SLICE_X5Y47.C3       net (fanout=4)        0.499   scd/cntr<3>
    SLICE_X5Y47.C        Tilo                  0.259   ADC1/cs_delay<2>
                                                       ADC1/delay_en_sensor_clk_AND_1_o1
    SLICE_X5Y47.A2       net (fanout=3)        0.449   ADC1/delay_en_sensor_clk_AND_1_o
    SLICE_X5Y47.CLK      Tas                   0.322   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_0_rstpot
                                                       ADC1/cs_delay_0
    -------------------------------------------------  ---------------------------
    Total                                      1.990ns (1.042ns logic, 0.948ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point ADC1/cs_delay_1 (SLICE_X5Y47.B4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     122.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scd/cntr_0 (FF)
  Destination:          ADC1/cs_delay_1 (FF)
  Requirement:          125.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.372 - 0.391)
  Source Clock:         clk_20M rising at 0.000ns
  Destination Clock:    clk_20M falling at 125.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scd/cntr_0 to ADC1/cs_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.AQ       Tcko                  0.391   scd/cntr<4>
                                                       scd/cntr_0
    SLICE_X5Y47.C2       net (fanout=5)        0.612   scd/cntr<0>
    SLICE_X5Y47.C        Tilo                  0.259   ADC1/cs_delay<2>
                                                       ADC1/delay_en_sensor_clk_AND_1_o1
    SLICE_X5Y47.B4       net (fanout=3)        0.339   ADC1/delay_en_sensor_clk_AND_1_o
    SLICE_X5Y47.CLK      Tas                   0.322   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_1_glue_set
                                                       ADC1/cs_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.972ns logic, 0.951ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scd/cntr_4 (FF)
  Destination:          ADC1/cs_delay_1 (FF)
  Requirement:          125.000ns
  Data Path Delay:      1.903ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.372 - 0.391)
  Source Clock:         clk_20M rising at 0.000ns
  Destination Clock:    clk_20M falling at 125.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scd/cntr_4 to ADC1/cs_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.CQ       Tcko                  0.391   scd/cntr<4>
                                                       scd/cntr_4
    SLICE_X5Y47.C1       net (fanout=3)        0.592   scd/cntr<4>
    SLICE_X5Y47.C        Tilo                  0.259   ADC1/cs_delay<2>
                                                       ADC1/delay_en_sensor_clk_AND_1_o1
    SLICE_X5Y47.B4       net (fanout=3)        0.339   ADC1/delay_en_sensor_clk_AND_1_o
    SLICE_X5Y47.CLK      Tas                   0.322   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_1_glue_set
                                                       ADC1/cs_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      1.903ns (0.972ns logic, 0.931ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scd/cntr_3 (FF)
  Destination:          ADC1/cs_delay_1 (FF)
  Requirement:          125.000ns
  Data Path Delay:      1.880ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.372 - 0.391)
  Source Clock:         clk_20M rising at 0.000ns
  Destination Clock:    clk_20M falling at 125.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scd/cntr_3 to ADC1/cs_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.BMUX     Tshcko                0.461   scd/cntr<4>
                                                       scd/cntr_3
    SLICE_X5Y47.C3       net (fanout=4)        0.499   scd/cntr<3>
    SLICE_X5Y47.C        Tilo                  0.259   ADC1/cs_delay<2>
                                                       ADC1/delay_en_sensor_clk_AND_1_o1
    SLICE_X5Y47.B4       net (fanout=3)        0.339   ADC1/delay_en_sensor_clk_AND_1_o
    SLICE_X5Y47.CLK      Tas                   0.322   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_1_glue_set
                                                       ADC1/cs_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      1.880ns (1.042ns logic, 0.838ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point ADC1/cs_delay_2 (SLICE_X5Y47.D5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     123.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scd/cntr_0 (FF)
  Destination:          ADC1/cs_delay_2 (FF)
  Requirement:          125.000ns
  Data Path Delay:      1.805ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.372 - 0.391)
  Source Clock:         clk_20M rising at 0.000ns
  Destination Clock:    clk_20M falling at 125.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scd/cntr_0 to ADC1/cs_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.AQ       Tcko                  0.391   scd/cntr<4>
                                                       scd/cntr_0
    SLICE_X5Y47.C2       net (fanout=5)        0.612   scd/cntr<0>
    SLICE_X5Y47.C        Tilo                  0.259   ADC1/cs_delay<2>
                                                       ADC1/delay_en_sensor_clk_AND_1_o1
    SLICE_X5Y47.D5       net (fanout=3)        0.221   ADC1/delay_en_sensor_clk_AND_1_o
    SLICE_X5Y47.CLK      Tas                   0.322   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_2_glue_set
                                                       ADC1/cs_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.972ns logic, 0.833ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     123.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scd/cntr_4 (FF)
  Destination:          ADC1/cs_delay_2 (FF)
  Requirement:          125.000ns
  Data Path Delay:      1.785ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.372 - 0.391)
  Source Clock:         clk_20M rising at 0.000ns
  Destination Clock:    clk_20M falling at 125.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scd/cntr_4 to ADC1/cs_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.CQ       Tcko                  0.391   scd/cntr<4>
                                                       scd/cntr_4
    SLICE_X5Y47.C1       net (fanout=3)        0.592   scd/cntr<4>
    SLICE_X5Y47.C        Tilo                  0.259   ADC1/cs_delay<2>
                                                       ADC1/delay_en_sensor_clk_AND_1_o1
    SLICE_X5Y47.D5       net (fanout=3)        0.221   ADC1/delay_en_sensor_clk_AND_1_o
    SLICE_X5Y47.CLK      Tas                   0.322   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_2_glue_set
                                                       ADC1/cs_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.785ns (0.972ns logic, 0.813ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     123.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scd/cntr_3 (FF)
  Destination:          ADC1/cs_delay_2 (FF)
  Requirement:          125.000ns
  Data Path Delay:      1.762ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.372 - 0.391)
  Source Clock:         clk_20M rising at 0.000ns
  Destination Clock:    clk_20M falling at 125.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.321ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scd/cntr_3 to ADC1/cs_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.BMUX     Tshcko                0.461   scd/cntr<4>
                                                       scd/cntr_3
    SLICE_X5Y47.C3       net (fanout=4)        0.499   scd/cntr<3>
    SLICE_X5Y47.C        Tilo                  0.259   ADC1/cs_delay<2>
                                                       ADC1/delay_en_sensor_clk_AND_1_o1
    SLICE_X5Y47.D5       net (fanout=3)        0.221   ADC1/delay_en_sensor_clk_AND_1_o
    SLICE_X5Y47.CLK      Tas                   0.322   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_2_glue_set
                                                       ADC1/cs_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.762ns (1.042ns logic, 0.720ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "clock_manager/clkout1" derived from
 NET "clock_manager/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 25.00 to 250 nS  

--------------------------------------------------------------------------------

Paths for end point scd/cntr_2 (SLICE_X5Y48.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scd/cntr_4 (FF)
  Destination:          scd/cntr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20M rising at 250.000ns
  Destination Clock:    clk_20M rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scd/cntr_4 to scd/cntr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y48.CQ       Tcko                  0.198   scd/cntr<4>
                                                       scd/cntr_4
    SLICE_X5Y48.C5       net (fanout=3)        0.062   scd/cntr<4>
    SLICE_X5Y48.CLK      Tah         (-Th)    -0.155   scd/cntr<4>
                                                       scd/Mcount_cntr_xor<2>11
                                                       scd/cntr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.353ns logic, 0.062ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point ADC1/cs_delay_2 (SLICE_X5Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC1/cs_delay_2 (FF)
  Destination:          ADC1/cs_delay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20M falling at 375.000ns
  Destination Clock:    clk_20M falling at 375.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ADC1/cs_delay_2 to ADC1/cs_delay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y47.DQ       Tcko                  0.198   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_2
    SLICE_X5Y47.D6       net (fanout=3)        0.029   ADC1/cs_delay<2>
    SLICE_X5Y47.CLK      Tah         (-Th)    -0.215   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_2_glue_set
                                                       ADC1/cs_delay_2
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Paths for end point ADC1/cs_delay_0 (SLICE_X5Y47.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC1/cs_delay_0 (FF)
  Destination:          ADC1/cs_delay_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_20M falling at 375.000ns
  Destination Clock:    clk_20M falling at 375.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ADC1/cs_delay_0 to ADC1/cs_delay_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y47.AQ       Tcko                  0.198   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_0
    SLICE_X5Y47.A6       net (fanout=4)        0.035   ADC1/cs_delay<0>
    SLICE_X5Y47.CLK      Tah         (-Th)    -0.215   ADC1/cs_delay<2>
                                                       ADC1/cs_delay_0_rstpot
                                                       ADC1/cs_delay_0
    -------------------------------------------------  ---------------------------
    Total                                      0.448ns (0.413ns logic, 0.035ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clock_manager/clkout1" derived from
 NET "clock_manager/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 25.00 to 250 nS  

--------------------------------------------------------------------------------
Slack: 70.000ns (max period limit - period)
  Period: 250.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: clock_manager/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clock_manager/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clock_manager/clkout1
--------------------------------------------------------------------------------
Slack: 248.270ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clock_manager/clkout2_buf/I0
  Logical resource: clock_manager/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clock_manager/clkout1
--------------------------------------------------------------------------------
Slack: 248.361ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: ADC_clk_OBUF/CLK0
  Logical resource: clock_forward_inst/CK0
  Location pin: OLOGIC_X0Y24.CLK0
  Clock network: clk_20M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clock_manager/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clock_manager/clkin1           |     10.000ns|      3.334ns|      0.177ns|            0|            0|            0|           39|
| clock_manager/clkout1         |    250.000ns|      4.434ns|          N/A|            0|            0|           39|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock fpga_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |    1.470|         |    2.217|    1.490|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 39 paths, 0 nets, and 33 connections

Design statistics:
   Minimum period:   4.434ns{1}   (Maximum frequency: 225.530MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 16 19:47:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



