{"Source Block": ["hdl/library/axi_sysid/axi_sysid.v@48:58@HdlIdDef", "wire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\nassign rom_addr = up_raddr_s [ROM_ADDR_BITS-1:0];\n"], "Clone Blocks": [["hdl/library/axi_sysid/axi_sysid.v@47:57", "wire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n\n"], ["hdl/library/axi_sysid/axi_sysid.v@46:56", "wire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\nassign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_sysid/axi_sysid.v@44:54", "reg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\n"], ["hdl/library/axi_sysid/axi_sysid.v@45:55", "\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n\nassign up_clk = s_axi_aclk;\n"], ["hdl/library/axi_ad9625/axi_ad9625.v@111:121", "  wire                    up_wack_s[0:1];\n  wire                    up_wreq_s;\n  wire        [ 13:0]     up_waddr_s;\n  wire        [ 31:0]     up_wdata_s;\n  wire                    up_rreq_s;\n  wire        [ 13:0]     up_raddr_s;\n\n  // signal name changes\n\n  assign up_clk = s_axi_aclk;\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_sysid/axi_sysid.v@43:53", "reg                             up_rreq_s_d = 'd0;\nreg   [31:0]                    up_scratch = 'd0;\n\nwire                            up_clk;\nwire                            up_rstn;\nwire                            up_rreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\nwire                            up_wreq_s;\nwire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\nwire  [31:0]                    up_wdata_s;\nwire  [31:0]                    rom_data_s;\n"]], "Diff Content": {"Delete": [[53, "wire  [31:0]                    rom_data_s;\n"]], "Add": [[53, "  wire                            up_clk;\n"], [53, "  wire                            up_rstn;\n"], [53, "  wire                            up_rreq_s;\n"], [53, "  wire  [(ROM_ADDR_BITS+1):0]     up_raddr_s;\n"], [53, "  wire                            up_wreq_s;\n"], [53, "  wire  [(ROM_ADDR_BITS+1):0]     up_waddr_s;\n"], [53, "  wire  [31:0]                    up_wdata_s;\n"], [53, "  wire  [31:0]                    rom_data_s;\n"]]}}