// Seed: 436021721
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output wand id_2,
    input wire id_3,
    input supply0 id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output supply0 id_8
);
  logic id_10;
  ;
  wire id_11;
  assign id_10 = id_4;
  assign id_2 = -1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    output wire id_2,
    input uwire id_3,
    input supply1 id_4,
    output wand id_5
    , id_17,
    input tri1 id_6,
    output wire id_7,
    output tri1 id_8,
    output supply0 id_9,
    input wire id_10,
    input wor id_11,
    input wire id_12
    , id_18,
    input tri id_13,
    output supply1 id_14,
    output supply1 id_15
);
  module_0 modCall_1 (
      id_4,
      id_11,
      id_0,
      id_4,
      id_13,
      id_5,
      id_4,
      id_10,
      id_2
  );
endmodule
