-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_transport_timer_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rxClearTimer_req_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    rxClearTimer_req_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    rxClearTimer_req_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    rxClearTimer_req_empty_n : IN STD_LOGIC;
    rxClearTimer_req_read : OUT STD_LOGIC;
    txSetTimer_req_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    txSetTimer_req_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    txSetTimer_req_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    txSetTimer_req_empty_n : IN STD_LOGIC;
    txSetTimer_req_read : OUT STD_LOGIC;
    timer2retrans_req_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    timer2retrans_req_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    timer2retrans_req_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    timer2retrans_req_full_n : IN STD_LOGIC;
    timer2retrans_req_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_transport_timer_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv16_1F3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000111110011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv25_1FFFFFD : STD_LOGIC_VECTOR (24 downto 0) := "1111111111111111111111101";
    constant ap_const_lv16_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000101";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv32_139 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111001";
    constant ap_const_lv32_4E21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100111000100001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv36_0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000000";
    constant ap_const_lv37_139 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000100111001";
    constant ap_const_lv37_0 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_96_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_487 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_nbreadreq_fu_110_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op27_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal tmp_i_reg_487_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_reg_501 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_reg_501_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_active_reg_543 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_nbwritereq_fu_124_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_1_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op84_write_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal transportTimerTable_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal transportTimerTable_ce0 : STD_LOGIC;
    signal transportTimerTable_we0 : STD_LOGIC;
    signal transportTimerTable_d0 : STD_LOGIC_VECTOR (36 downto 0);
    signal transportTimerTable_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal transportTimerTable_ce1 : STD_LOGIC;
    signal transportTimerTable_q1 : STD_LOGIC_VECTOR (36 downto 0);
    signal tt_currPosition_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal rxClearTimer_req_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal txSetTimer_req_blk_n : STD_LOGIC;
    signal timer2retrans_req_blk_n : STD_LOGIC;
    signal grp_fu_227_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal reg_237 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_i_reg_487_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_reg_501_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_487_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal rxClearTimer_req_read_reg_491 : STD_LOGIC_VECTOR (31 downto 0);
    signal rxClearTimer_req_read_reg_491_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal rxClearTimer_req_read_reg_491_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln122_fu_245_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln122_reg_496 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln122_reg_496_pp0_iter1_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal setQP_V_reg_505 : STD_LOGIC_VECTOR (23 downto 0);
    signal zext_ln541_4_fu_293_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_4_reg_512 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_4_reg_512_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal transportTimerTable_addr_1_reg_517 : STD_LOGIC_VECTOR (8 downto 0);
    signal transportTimerTable_addr_1_reg_517_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal transportTimerTable_addr_2_reg_526 : STD_LOGIC_VECTOR (8 downto 0);
    signal transportTimerTable_addr_2_reg_526_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal transportTimerTable_addr_reg_532 : STD_LOGIC_VECTOR (8 downto 0);
    signal transportTimerTable_addr_reg_532_pp0_iter3_reg : STD_LOGIC_VECTOR (8 downto 0);
    signal entry_time_V_fu_358_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_active_fu_362_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_fu_370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_time_V_3_fu_376_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_time_V_2_fu_408_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal entry_time_V_2_reg_556 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln122_fu_445_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal select_ln122_reg_561 : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_phi_mux_entry_time_V_4_phi_fu_175_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_entry_time_V_4_reg_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_entry_time_V_4_reg_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_entry_time_V_4_reg_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_entry_time_V_4_reg_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_entry_time_V_4_reg_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_entry_retries_V_3_phi_fu_193_p10 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter0_entry_retries_V_3_reg_190 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter1_entry_retries_V_3_reg_190 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter2_entry_retries_V_3_reg_190 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter3_entry_retries_V_3_reg_190 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter4_entry_retries_V_3_reg_190 : STD_LOGIC_VECTOR (3 downto 0);
    signal entry_retries_V_2_fu_459_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_entry_active_2_phi_fu_210_p10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_entry_active_2_reg_205 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_entry_active_2_reg_205 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_entry_active_2_reg_205 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_entry_active_2_reg_205 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_entry_active_2_reg_205 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln541_5_fu_350_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_fu_354_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln166_cast_i_fu_283_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln840_3_fu_338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln138_fu_332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal or_ln195_1_i_fu_466_p4 : STD_LOGIC_VECTOR (36 downto 0);
    signal or_ln_fu_477_p4 : STD_LOGIC_VECTOR (36 downto 0);
    signal trunc_ln840_fu_253_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln840_fu_257_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1031_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1031_fu_263_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln166_fu_275_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1496_fu_298_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal ret_V_fu_301_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal zext_ln1027_fu_307_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal icmp_ln138_fu_311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_fu_323_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal xor_ln138_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1039_fu_327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_active_1_fu_386_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_time_V_1_fu_382_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln143_fu_400_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_423_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln_fu_431_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_fu_416_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln125_fu_439_p2 : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to3 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op38_load_state3 : BOOLEAN;
    signal ap_enable_operation_38 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_predicate_op57_load_state4 : BOOLEAN;
    signal ap_enable_operation_57 : BOOLEAN;
    signal ap_enable_state4_pp0_iter3_stage0 : BOOLEAN;
    signal ap_predicate_op90_store_state5 : BOOLEAN;
    signal ap_enable_operation_90 : BOOLEAN;
    signal ap_enable_state5_pp0_iter4_stage0 : BOOLEAN;
    signal ap_predicate_op93_store_state5 : BOOLEAN;
    signal ap_enable_operation_93 : BOOLEAN;
    signal ap_enable_operation_95 : BOOLEAN;
    signal ap_predicate_op53_load_state3 : BOOLEAN;
    signal ap_enable_operation_53 : BOOLEAN;
    signal ap_predicate_op66_load_state4 : BOOLEAN;
    signal ap_enable_operation_66 : BOOLEAN;
    signal ap_enable_operation_56 : BOOLEAN;
    signal ap_enable_operation_74 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_224 : BOOLEAN;
    signal ap_condition_247 : BOOLEAN;
    signal ap_condition_547 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component rocev2_top_transport_timer_0_s_transportTimerTable_RAM_T2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (36 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (36 downto 0) );
    end component;



begin
    transportTimerTable_U : component rocev2_top_transport_timer_0_s_transportTimerTable_RAM_T2P_BRAM_1R1W
    generic map (
        DataWidth => 37,
        AddressRange => 500,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => transportTimerTable_address0,
        ce0 => transportTimerTable_ce0,
        we0 => transportTimerTable_we0,
        d0 => transportTimerTable_d0,
        address1 => transportTimerTable_address1,
        ce1 => transportTimerTable_ce1,
        q1 => transportTimerTable_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter4_entry_active_2_reg_205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_247)) then 
                    ap_phi_reg_pp0_iter4_entry_active_2_reg_205 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_224)) then 
                    ap_phi_reg_pp0_iter4_entry_active_2_reg_205 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_entry_active_2_reg_205 <= ap_phi_reg_pp0_iter3_entry_active_2_reg_205;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_entry_retries_V_3_reg_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (entry_active_fu_362_p3 = ap_const_lv1_0) and (tmp_9_i_reg_501_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1035_fu_370_p2 = ap_const_lv1_0) and (entry_active_fu_362_p3 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter4_entry_retries_V_3_reg_190 <= transportTimerTable_q1(35 downto 32);
            elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter4_entry_retries_V_3_reg_190 <= ap_phi_reg_pp0_iter3_entry_retries_V_3_reg_190;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_entry_time_V_4_reg_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_247)) then 
                    ap_phi_reg_pp0_iter4_entry_time_V_4_reg_172 <= entry_time_V_fu_358_p1;
                elsif ((ap_const_boolean_1 = ap_condition_224)) then 
                    ap_phi_reg_pp0_iter4_entry_time_V_4_reg_172 <= entry_time_V_3_fu_376_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_entry_time_V_4_reg_172 <= ap_phi_reg_pp0_iter3_entry_time_V_4_reg_172;
                end if;
            end if; 
        end if;
    end process;

    tt_currPosition_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_547)) then
                if (((tmp_9_i_reg_501 = ap_const_lv1_1) and (or_ln138_fu_332_p2 = ap_const_lv1_0))) then 
                    tt_currPosition_V <= add_ln840_3_fu_338_p2;
                elsif ((tmp_9_i_reg_501 = ap_const_lv1_0)) then 
                    tt_currPosition_V <= select_ln166_cast_i_fu_283_p1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_entry_active_2_reg_205 <= ap_phi_reg_pp0_iter0_entry_active_2_reg_205;
                ap_phi_reg_pp0_iter1_entry_retries_V_3_reg_190 <= ap_phi_reg_pp0_iter0_entry_retries_V_3_reg_190;
                ap_phi_reg_pp0_iter1_entry_time_V_4_reg_172 <= ap_phi_reg_pp0_iter0_entry_time_V_4_reg_172;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_entry_active_2_reg_205 <= ap_phi_reg_pp0_iter1_entry_active_2_reg_205;
                ap_phi_reg_pp0_iter2_entry_retries_V_3_reg_190 <= ap_phi_reg_pp0_iter1_entry_retries_V_3_reg_190;
                ap_phi_reg_pp0_iter2_entry_time_V_4_reg_172 <= ap_phi_reg_pp0_iter1_entry_time_V_4_reg_172;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_entry_active_2_reg_205 <= ap_phi_reg_pp0_iter2_entry_active_2_reg_205;
                ap_phi_reg_pp0_iter3_entry_retries_V_3_reg_190 <= ap_phi_reg_pp0_iter2_entry_retries_V_3_reg_190;
                ap_phi_reg_pp0_iter3_entry_time_V_4_reg_172 <= ap_phi_reg_pp0_iter2_entry_time_V_4_reg_172;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_i_reg_501_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                entry_active_reg_543 <= transportTimerTable_q1(36 downto 36);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_i_reg_501_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                entry_time_V_2_reg_556 <= entry_time_V_2_fu_408_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((entry_active_fu_362_p3 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1035_reg_547 <= icmp_ln1035_fu_370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_9_i_reg_501_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (tmp_9_i_reg_501_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_237 <= transportTimerTable_q1(35 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_96_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rxClearTimer_req_read_reg_491 <= rxClearTimer_req_dout;
                trunc_ln122_reg_496 <= trunc_ln122_fu_245_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                rxClearTimer_req_read_reg_491_pp0_iter1_reg <= rxClearTimer_req_read_reg_491;
                tmp_i_reg_487 <= tmp_i_nbreadreq_fu_96_p3;
                tmp_i_reg_487_pp0_iter1_reg <= tmp_i_reg_487;
                trunc_ln122_reg_496_pp0_iter1_reg <= trunc_ln122_reg_496;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                rxClearTimer_req_read_reg_491_pp0_iter2_reg <= rxClearTimer_req_read_reg_491_pp0_iter1_reg;
                tmp_9_i_reg_501_pp0_iter2_reg <= tmp_9_i_reg_501;
                tmp_9_i_reg_501_pp0_iter3_reg <= tmp_9_i_reg_501_pp0_iter2_reg;
                tmp_i_reg_487_pp0_iter2_reg <= tmp_i_reg_487_pp0_iter1_reg;
                tmp_i_reg_487_pp0_iter3_reg <= tmp_i_reg_487_pp0_iter2_reg;
                transportTimerTable_addr_1_reg_517_pp0_iter3_reg <= transportTimerTable_addr_1_reg_517;
                transportTimerTable_addr_2_reg_526_pp0_iter3_reg <= transportTimerTable_addr_2_reg_526;
                transportTimerTable_addr_reg_532_pp0_iter3_reg <= transportTimerTable_addr_reg_532;
                    zext_ln541_4_reg_512_pp0_iter3_reg(15 downto 0) <= zext_ln541_4_reg_512(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    select_ln122_reg_561(0) <= select_ln122_fu_445_p3(0);    select_ln122_reg_561(5 downto 3) <= select_ln122_fu_445_p3(5 downto 3);    select_ln122_reg_561(8) <= select_ln122_fu_445_p3(8);    select_ln122_reg_561(36) <= select_ln122_fu_445_p3(36);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op27_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                setQP_V_reg_505 <= txSetTimer_req_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_487 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_9_i_reg_501 <= tmp_9_i_nbreadreq_fu_110_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_i_reg_501 = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                transportTimerTable_addr_1_reg_517 <= zext_ln541_4_fu_293_p1(9 - 1 downto 0);
                    zext_ln541_4_reg_512(15 downto 0) <= zext_ln541_4_fu_293_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_9_i_reg_501 = ap_const_lv1_1) and (tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                transportTimerTable_addr_2_reg_526 <= zext_ln541_5_fu_350_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                transportTimerTable_addr_reg_532 <= zext_ln541_fu_354_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    zext_ln541_4_reg_512(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    zext_ln541_4_reg_512_pp0_iter3_reg(63 downto 16) <= "000000000000000000000000000000000000000000000000";
    select_ln122_reg_561(2 downto 1) <= "00";
    select_ln122_reg_561(7 downto 6) <= "00";
    select_ln122_reg_561(35 downto 9) <= "000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln1031_fu_263_p2 <= std_logic_vector(unsigned(trunc_ln840_fu_253_p1) + unsigned(ap_const_lv9_1));
    add_ln840_3_fu_338_p2 <= std_logic_vector(unsigned(tt_currPosition_V) + unsigned(ap_const_lv16_5));
    add_ln840_fu_257_p2 <= std_logic_vector(unsigned(tt_currPosition_V) + unsigned(ap_const_lv16_1));
    and_ln_fu_431_p3 <= (tmp_3_fu_423_p3 & ap_const_lv36_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, rxClearTimer_req_empty_n, tmp_i_nbreadreq_fu_96_p3, ap_done_reg, txSetTimer_req_empty_n, ap_predicate_op27_read_state2, timer2retrans_req_full_n, ap_predicate_op84_write_state5)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((timer2retrans_req_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op84_write_state5 = ap_const_boolean_1)) or ((ap_predicate_op27_read_state2 = ap_const_boolean_1) and (txSetTimer_req_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_96_p3 = ap_const_lv1_1) and (rxClearTimer_req_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, rxClearTimer_req_empty_n, tmp_i_nbreadreq_fu_96_p3, ap_done_reg, txSetTimer_req_empty_n, ap_predicate_op27_read_state2, timer2retrans_req_full_n, ap_predicate_op84_write_state5)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((timer2retrans_req_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op84_write_state5 = ap_const_boolean_1)) or ((ap_predicate_op27_read_state2 = ap_const_boolean_1) and (txSetTimer_req_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_96_p3 = ap_const_lv1_1) and (rxClearTimer_req_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, rxClearTimer_req_empty_n, tmp_i_nbreadreq_fu_96_p3, ap_done_reg, txSetTimer_req_empty_n, ap_predicate_op27_read_state2, timer2retrans_req_full_n, ap_predicate_op84_write_state5)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((timer2retrans_req_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_predicate_op84_write_state5 = ap_const_boolean_1)) or ((ap_predicate_op27_read_state2 = ap_const_boolean_1) and (txSetTimer_req_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_96_p3 = ap_const_lv1_1) and (rxClearTimer_req_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rxClearTimer_req_empty_n, tmp_i_nbreadreq_fu_96_p3, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_96_p3 = ap_const_lv1_1) and (rxClearTimer_req_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(txSetTimer_req_empty_n, ap_predicate_op27_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op27_read_state2 = ap_const_boolean_1) and (txSetTimer_req_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter4_assign_proc : process(timer2retrans_req_full_n, ap_predicate_op84_write_state5)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((timer2retrans_req_full_n = ap_const_logic_0) and (ap_predicate_op84_write_state5 = ap_const_boolean_1));
    end process;


    ap_condition_224_assign_proc : process(tmp_i_reg_487_pp0_iter2_reg, tmp_9_i_reg_501_pp0_iter2_reg, entry_active_fu_362_p3, icmp_ln1035_fu_370_p2)
    begin
                ap_condition_224 <= ((icmp_ln1035_fu_370_p2 = ap_const_lv1_0) and (entry_active_fu_362_p3 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_247_assign_proc : process(tmp_i_reg_487_pp0_iter2_reg, tmp_9_i_reg_501_pp0_iter2_reg, entry_active_fu_362_p3)
    begin
                ap_condition_247 <= ((entry_active_fu_362_p3 = ap_const_lv1_0) and (tmp_9_i_reg_501_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_547_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, tmp_i_reg_487_pp0_iter1_reg)
    begin
                ap_condition_547 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter4, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_38_assign_proc : process(ap_predicate_op38_load_state3)
    begin
                ap_enable_operation_38 <= (ap_predicate_op38_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_53_assign_proc : process(ap_predicate_op53_load_state3)
    begin
                ap_enable_operation_53 <= (ap_predicate_op53_load_state3 = ap_const_boolean_1);
    end process;


    ap_enable_operation_56_assign_proc : process(tmp_i_reg_487_pp0_iter1_reg)
    begin
                ap_enable_operation_56 <= (tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_57_assign_proc : process(ap_predicate_op57_load_state4)
    begin
                ap_enable_operation_57 <= (ap_predicate_op57_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_66_assign_proc : process(ap_predicate_op66_load_state4)
    begin
                ap_enable_operation_66 <= (ap_predicate_op66_load_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_74_assign_proc : process(tmp_i_reg_487_pp0_iter2_reg)
    begin
                ap_enable_operation_74 <= (tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_1);
    end process;


    ap_enable_operation_90_assign_proc : process(ap_predicate_op90_store_state5)
    begin
                ap_enable_operation_90 <= (ap_predicate_op90_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_93_assign_proc : process(ap_predicate_op93_store_state5)
    begin
                ap_enable_operation_93 <= (ap_predicate_op93_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_95_assign_proc : process(tmp_i_reg_487_pp0_iter3_reg)
    begin
                ap_enable_operation_95 <= (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state4_pp0_iter3_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3)
    begin
                ap_enable_state4_pp0_iter3_stage0 <= ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state5_pp0_iter4_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4)
    begin
                ap_enable_state5_pp0_iter4_stage0 <= ((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_entry_active_2_phi_fu_210_p10_assign_proc : process(tmp_i_reg_487_pp0_iter3_reg, tmp_9_i_reg_501_pp0_iter3_reg, entry_active_reg_543, icmp_ln1035_reg_547, tmp_10_i_nbwritereq_fu_124_p3, icmp_ln1027_1_fu_453_p2, ap_phi_reg_pp0_iter4_entry_active_2_reg_205)
    begin
        if (((tmp_10_i_nbwritereq_fu_124_p3 = ap_const_lv1_0) and (icmp_ln1035_reg_547 = ap_const_lv1_1) and (entry_active_reg_543 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0))) then 
            ap_phi_mux_entry_active_2_phi_fu_210_p10 <= ap_const_lv1_1;
        elsif ((((tmp_10_i_nbwritereq_fu_124_p3 = ap_const_lv1_1) and (icmp_ln1035_reg_547 = ap_const_lv1_1) and (entry_active_reg_543 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1027_1_fu_453_p2 = ap_const_lv1_0)) or ((tmp_10_i_nbwritereq_fu_124_p3 = ap_const_lv1_1) and (icmp_ln1035_reg_547 = ap_const_lv1_1) and (entry_active_reg_543 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1027_1_fu_453_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_entry_active_2_phi_fu_210_p10 <= ap_const_lv1_0;
        else 
            ap_phi_mux_entry_active_2_phi_fu_210_p10 <= ap_phi_reg_pp0_iter4_entry_active_2_reg_205;
        end if; 
    end process;


    ap_phi_mux_entry_retries_V_3_phi_fu_193_p10_assign_proc : process(tmp_i_reg_487_pp0_iter3_reg, tmp_9_i_reg_501_pp0_iter3_reg, entry_active_reg_543, icmp_ln1035_reg_547, tmp_10_i_nbwritereq_fu_124_p3, icmp_ln1027_1_fu_453_p2, reg_237, ap_phi_reg_pp0_iter4_entry_retries_V_3_reg_190, entry_retries_V_2_fu_459_p2)
    begin
        if ((((tmp_10_i_nbwritereq_fu_124_p3 = ap_const_lv1_1) and (icmp_ln1035_reg_547 = ap_const_lv1_1) and (entry_active_reg_543 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1027_1_fu_453_p2 = ap_const_lv1_0)) or ((tmp_10_i_nbwritereq_fu_124_p3 = ap_const_lv1_0) and (icmp_ln1035_reg_547 = ap_const_lv1_1) and (entry_active_reg_543 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_entry_retries_V_3_phi_fu_193_p10 <= reg_237;
        elsif (((tmp_10_i_nbwritereq_fu_124_p3 = ap_const_lv1_1) and (icmp_ln1035_reg_547 = ap_const_lv1_1) and (entry_active_reg_543 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1027_1_fu_453_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_entry_retries_V_3_phi_fu_193_p10 <= entry_retries_V_2_fu_459_p2;
        else 
            ap_phi_mux_entry_retries_V_3_phi_fu_193_p10 <= ap_phi_reg_pp0_iter4_entry_retries_V_3_reg_190;
        end if; 
    end process;


    ap_phi_mux_entry_time_V_4_phi_fu_175_p10_assign_proc : process(tmp_i_reg_487_pp0_iter3_reg, tmp_9_i_reg_501_pp0_iter3_reg, entry_active_reg_543, icmp_ln1035_reg_547, tmp_10_i_nbwritereq_fu_124_p3, icmp_ln1027_1_fu_453_p2, ap_phi_reg_pp0_iter4_entry_time_V_4_reg_172)
    begin
        if ((((tmp_10_i_nbwritereq_fu_124_p3 = ap_const_lv1_1) and (icmp_ln1035_reg_547 = ap_const_lv1_1) and (entry_active_reg_543 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1027_1_fu_453_p2 = ap_const_lv1_0)) or ((tmp_10_i_nbwritereq_fu_124_p3 = ap_const_lv1_1) and (icmp_ln1035_reg_547 = ap_const_lv1_1) and (entry_active_reg_543 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1027_1_fu_453_p2 = ap_const_lv1_1)) or ((tmp_10_i_nbwritereq_fu_124_p3 = ap_const_lv1_0) and (icmp_ln1035_reg_547 = ap_const_lv1_1) and (entry_active_reg_543 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0)))) then 
            ap_phi_mux_entry_time_V_4_phi_fu_175_p10 <= ap_const_lv32_0;
        else 
            ap_phi_mux_entry_time_V_4_phi_fu_175_p10 <= ap_phi_reg_pp0_iter4_entry_time_V_4_reg_172;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_entry_active_2_reg_205 <= "X";
    ap_phi_reg_pp0_iter0_entry_retries_V_3_reg_190 <= "XXXX";
    ap_phi_reg_pp0_iter0_entry_time_V_4_reg_172 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op27_read_state2_assign_proc : process(tmp_i_reg_487, tmp_9_i_nbreadreq_fu_110_p3)
    begin
                ap_predicate_op27_read_state2 <= ((tmp_9_i_nbreadreq_fu_110_p3 = ap_const_lv1_1) and (tmp_i_reg_487 = ap_const_lv1_0));
    end process;


    ap_predicate_op38_load_state3_assign_proc : process(tmp_9_i_reg_501, tmp_i_reg_487_pp0_iter1_reg)
    begin
                ap_predicate_op38_load_state3 <= ((tmp_9_i_reg_501 = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op53_load_state3_assign_proc : process(tmp_9_i_reg_501, tmp_i_reg_487_pp0_iter1_reg)
    begin
                ap_predicate_op53_load_state3 <= ((tmp_9_i_reg_501 = ap_const_lv1_1) and (tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op57_load_state4_assign_proc : process(tmp_i_reg_487_pp0_iter2_reg, tmp_9_i_reg_501_pp0_iter2_reg)
    begin
                ap_predicate_op57_load_state4 <= ((tmp_9_i_reg_501_pp0_iter2_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op66_load_state4_assign_proc : process(tmp_i_reg_487_pp0_iter2_reg, tmp_9_i_reg_501_pp0_iter2_reg)
    begin
                ap_predicate_op66_load_state4 <= ((tmp_9_i_reg_501_pp0_iter2_reg = ap_const_lv1_1) and (tmp_i_reg_487_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op84_write_state5_assign_proc : process(tmp_i_reg_487_pp0_iter3_reg, tmp_9_i_reg_501_pp0_iter3_reg, entry_active_reg_543, icmp_ln1035_reg_547, tmp_10_i_nbwritereq_fu_124_p3, icmp_ln1027_1_fu_453_p2)
    begin
                ap_predicate_op84_write_state5 <= ((tmp_10_i_nbwritereq_fu_124_p3 = ap_const_lv1_1) and (icmp_ln1035_reg_547 = ap_const_lv1_1) and (entry_active_reg_543 = ap_const_lv1_1) and (tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln1027_1_fu_453_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op90_store_state5_assign_proc : process(tmp_i_reg_487_pp0_iter3_reg, tmp_9_i_reg_501_pp0_iter3_reg)
    begin
                ap_predicate_op90_store_state5 <= ((tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op93_store_state5_assign_proc : process(tmp_i_reg_487_pp0_iter3_reg, tmp_9_i_reg_501_pp0_iter3_reg)
    begin
                ap_predicate_op93_store_state5 <= ((tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_1) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to3)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to3 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    entry_active_1_fu_386_p3 <= transportTimerTable_q1(36 downto 36);
    entry_active_fu_362_p3 <= transportTimerTable_q1(36 downto 36);
    entry_retries_V_2_fu_459_p2 <= std_logic_vector(unsigned(reg_237) + unsigned(ap_const_lv4_1));
    entry_time_V_1_fu_382_p1 <= transportTimerTable_q1(32 - 1 downto 0);
    entry_time_V_2_fu_408_p3 <= 
        entry_time_V_1_fu_382_p1 when (entry_active_1_fu_386_p3(0) = '1') else 
        select_ln143_fu_400_p3;
    entry_time_V_3_fu_376_p2 <= std_logic_vector(unsigned(entry_time_V_fu_358_p1) + unsigned(ap_const_lv32_FFFFFFFF));
    entry_time_V_fu_358_p1 <= transportTimerTable_q1(32 - 1 downto 0);
    grp_fu_227_p4 <= transportTimerTable_q1(35 downto 32);
    icmp_ln1027_1_fu_453_p2 <= "1" when (unsigned(reg_237) < unsigned(ap_const_lv4_C)) else "0";
    icmp_ln1027_fu_394_p2 <= "1" when (unsigned(grp_fu_227_p4) < unsigned(ap_const_lv4_3)) else "0";
    icmp_ln1031_fu_269_p2 <= "1" when (unsigned(add_ln840_fu_257_p2) > unsigned(ap_const_lv16_1F3)) else "0";
    icmp_ln1035_fu_370_p2 <= "1" when (entry_time_V_fu_358_p1 = ap_const_lv32_0) else "0";
    icmp_ln1039_fu_327_p2 <= "1" when (unsigned(zext_ln1039_fu_323_p1) > unsigned(setQP_V_reg_505)) else "0";
    icmp_ln138_fu_311_p2 <= "1" when (signed(ret_V_fu_301_p2) < signed(zext_ln1027_fu_307_p1)) else "0";
    or_ln125_fu_439_p2 <= (ap_const_lv37_139 or and_ln_fu_431_p3);
    or_ln138_fu_332_p2 <= (xor_ln138_fu_317_p2 or icmp_ln1039_fu_327_p2);
    or_ln195_1_i_fu_466_p4 <= ((ap_phi_mux_entry_active_2_phi_fu_210_p10 & ap_phi_mux_entry_retries_V_3_phi_fu_193_p10) & ap_phi_mux_entry_time_V_4_phi_fu_175_p10);
    or_ln_fu_477_p4 <= ((ap_const_lv1_1 & reg_237) & entry_time_V_2_reg_556);
    ret_V_fu_301_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_298_p1) + unsigned(ap_const_lv25_1FFFFFD));

    rxClearTimer_req_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rxClearTimer_req_empty_n, tmp_i_nbreadreq_fu_96_p3, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_96_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxClearTimer_req_blk_n <= rxClearTimer_req_empty_n;
        else 
            rxClearTimer_req_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rxClearTimer_req_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_96_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_nbreadreq_fu_96_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxClearTimer_req_read <= ap_const_logic_1;
        else 
            rxClearTimer_req_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln122_fu_445_p3 <= 
        ap_const_lv37_0 when (tmp_fu_416_p3(0) = '1') else 
        or_ln125_fu_439_p2;
    select_ln143_fu_400_p3 <= 
        ap_const_lv32_139 when (icmp_ln1027_fu_394_p2(0) = '1') else 
        ap_const_lv32_4E21;
    select_ln166_cast_i_fu_283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln166_fu_275_p3),16));
    select_ln166_fu_275_p3 <= 
        ap_const_lv9_0 when (icmp_ln1031_fu_269_p2(0) = '1') else 
        add_ln1031_fu_263_p2;

    timer2retrans_req_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, timer2retrans_req_full_n, ap_predicate_op84_write_state5, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op84_write_state5 = ap_const_boolean_1))) then 
            timer2retrans_req_blk_n <= timer2retrans_req_full_n;
        else 
            timer2retrans_req_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    timer2retrans_req_din <= zext_ln541_4_reg_512_pp0_iter3_reg;

    timer2retrans_req_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_predicate_op84_write_state5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op84_write_state5 = ap_const_boolean_1))) then 
            timer2retrans_req_write <= ap_const_logic_1;
        else 
            timer2retrans_req_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_i_nbwritereq_fu_124_p3 <= (0=>timer2retrans_req_full_n, others=>'-');
    tmp_3_fu_423_p3 <= transportTimerTable_q1(36 downto 36);
    tmp_9_i_nbreadreq_fu_110_p3 <= (0=>(txSetTimer_req_empty_n), others=>'-');
    tmp_fu_416_p3 <= rxClearTimer_req_read_reg_491_pp0_iter2_reg(16 downto 16);
    tmp_i_nbreadreq_fu_96_p3 <= (0=>(rxClearTimer_req_empty_n), others=>'-');

    transportTimerTable_address0_assign_proc : process(ap_enable_reg_pp0_iter4, tmp_i_reg_487_pp0_iter3_reg, tmp_9_i_reg_501_pp0_iter3_reg, ap_block_pp0_stage0, transportTimerTable_addr_1_reg_517_pp0_iter3_reg, transportTimerTable_addr_2_reg_526_pp0_iter3_reg, transportTimerTable_addr_reg_532_pp0_iter3_reg)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_1)) then 
                transportTimerTable_address0 <= transportTimerTable_addr_reg_532_pp0_iter3_reg;
            elsif (((tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_1) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0))) then 
                transportTimerTable_address0 <= transportTimerTable_addr_2_reg_526_pp0_iter3_reg;
            elsif (((tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0))) then 
                transportTimerTable_address0 <= transportTimerTable_addr_1_reg_517_pp0_iter3_reg;
            else 
                transportTimerTable_address0 <= "XXXXXXXXX";
            end if;
        else 
            transportTimerTable_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    transportTimerTable_address1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_9_i_reg_501, ap_block_pp0_stage0, tmp_i_reg_487_pp0_iter1_reg, zext_ln541_4_fu_293_p1, zext_ln541_5_fu_350_p1, zext_ln541_fu_354_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_1)) then 
                transportTimerTable_address1 <= zext_ln541_fu_354_p1(9 - 1 downto 0);
            elsif (((tmp_9_i_reg_501 = ap_const_lv1_1) and (tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_0))) then 
                transportTimerTable_address1 <= zext_ln541_5_fu_350_p1(9 - 1 downto 0);
            elsif (((tmp_9_i_reg_501 = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_0))) then 
                transportTimerTable_address1 <= zext_ln541_4_fu_293_p1(9 - 1 downto 0);
            else 
                transportTimerTable_address1 <= "XXXXXXXXX";
            end if;
        else 
            transportTimerTable_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    transportTimerTable_ce0_assign_proc : process(ap_enable_reg_pp0_iter4, tmp_i_reg_487_pp0_iter3_reg, tmp_9_i_reg_501_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_1) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            transportTimerTable_ce0 <= ap_const_logic_1;
        else 
            transportTimerTable_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    transportTimerTable_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_9_i_reg_501, ap_block_pp0_stage0_11001, tmp_i_reg_487_pp0_iter1_reg)
    begin
        if ((((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_9_i_reg_501 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_9_i_reg_501 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (tmp_i_reg_487_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            transportTimerTable_ce1 <= ap_const_logic_1;
        else 
            transportTimerTable_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    transportTimerTable_d0_assign_proc : process(ap_enable_reg_pp0_iter4, tmp_i_reg_487_pp0_iter3_reg, tmp_9_i_reg_501_pp0_iter3_reg, ap_block_pp0_stage0, select_ln122_reg_561, or_ln195_1_i_fu_466_p4, or_ln_fu_477_p4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_1)) then 
                transportTimerTable_d0 <= select_ln122_reg_561;
            elsif (((tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_1) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0))) then 
                transportTimerTable_d0 <= or_ln_fu_477_p4;
            elsif (((tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0))) then 
                transportTimerTable_d0 <= or_ln195_1_i_fu_466_p4;
            else 
                transportTimerTable_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            transportTimerTable_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    transportTimerTable_we0_assign_proc : process(ap_enable_reg_pp0_iter4, tmp_i_reg_487_pp0_iter3_reg, tmp_9_i_reg_501_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_0) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_9_i_reg_501_pp0_iter3_reg = ap_const_lv1_1) and (tmp_i_reg_487_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            transportTimerTable_we0 <= ap_const_logic_1;
        else 
            transportTimerTable_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln122_fu_245_p1 <= rxClearTimer_req_dout(9 - 1 downto 0);
    trunc_ln840_fu_253_p1 <= tt_currPosition_V(9 - 1 downto 0);

    txSetTimer_req_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, txSetTimer_req_empty_n, ap_predicate_op27_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op27_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            txSetTimer_req_blk_n <= txSetTimer_req_empty_n;
        else 
            txSetTimer_req_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    txSetTimer_req_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op27_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op27_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            txSetTimer_req_read <= ap_const_logic_1;
        else 
            txSetTimer_req_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln138_fu_317_p2 <= (icmp_ln138_fu_311_p2 xor ap_const_lv1_1);
    zext_ln1027_fu_307_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tt_currPosition_V),25));
    zext_ln1039_fu_323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tt_currPosition_V),24));
    zext_ln1496_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(setQP_V_reg_505),25));
    zext_ln541_4_fu_293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tt_currPosition_V),64));
    zext_ln541_5_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(setQP_V_reg_505),64));
    zext_ln541_fu_354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln122_reg_496_pp0_iter1_reg),64));
end behav;
