module ClockAndTimer (
  input wire clk,      // Clock input
  output reg [31:0] time_ms // Output time in milliseconds
);

  reg [31:0] counter;    // 32-bit counter to measure time

  // Clock generation
  always @(posedge clk) begin
    counter <= counter + 1;
  end

  // Convert the counter to milliseconds
  always @(posedge clk) begin
    if (counter == 50000000) begin // Assuming a 50 MHz clock for a 1-second period
      time_ms <= time_ms + 1;
      counter <= 0;
    end
  end

endmodule
