#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May 22 12:14:09 2021
# Process ID: 19908
# Current directory: D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1
# Command line: vivado.exe -log cpu_wrap.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_wrap.tcl
# Log file: D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/cpu_wrap.vds
# Journal file: D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cpu_wrap.tcl -notrace
Command: synth_design -top cpu_wrap -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 405.648 ; gain = 101.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cpu_wrap' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/cpu_wrap.v:23]
INFO: [Synth 8-638] synthesizing module 'CPU' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'Clock' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-19908-Orcinus-orca/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (1#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-19908-Orcinus-orca/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'Clock' (2#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'Ifetc32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v:23]
INFO: [Synth 8-638] synthesizing module 'IRAM' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-19908-Orcinus-orca/realtime/IRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IRAM' (3#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-19908-Orcinus-orca/realtime/IRAM_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (14) of module 'IRAM' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v:98]
INFO: [Synth 8-256] done synthesizing module 'Ifetc32' (4#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v:23]
INFO: [Synth 8-638] synthesizing module 'control32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/control32.v:23]
INFO: [Synth 8-256] done synthesizing module 'control32' (5#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/control32.v:23]
INFO: [Synth 8-638] synthesizing module 'Idecode32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Idecode32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Idecode32' (6#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Idecode32.v:23]
INFO: [Synth 8-638] synthesizing module 'Executs32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Executs32.v:23]
INFO: [Synth 8-256] done synthesizing module 'Executs32' (7#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Executs32.v:23]
INFO: [Synth 8-638] synthesizing module 'dmemory32' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/dmemory32.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-19908-Orcinus-orca/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (8#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-19908-Orcinus-orca/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dmemory32' (9#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/dmemory32.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_wrap' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/uart_wrap.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_read' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/uart_read.v:23]
	Parameter period bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_read' (10#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/uart_read.v:23]
INFO: [Synth 8-256] done synthesizing module 'uart_wrap' (11#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/uart_wrap.v:23]
INFO: [Synth 8-256] done synthesizing module 'CPU' (12#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'Tube_Show' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Tube_Show.v:23]
WARNING: [Synth 8-567] referenced signal 'num_r' should be on the sensitivity list [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Tube_Show.v:102]
INFO: [Synth 8-256] done synthesizing module 'Tube_Show' (13#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Tube_Show.v:23]
INFO: [Synth 8-638] synthesizing module 'Frequency_Divider' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Frequency_Divider.v:23]
	Parameter period bound to: 200000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Frequency_Divider' (14#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Frequency_Divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'cpu_wrap' (15#1) [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/cpu_wrap.v:23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[31]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[30]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[29]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[28]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[27]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[26]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[25]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[24]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[23]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[22]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[21]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[20]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[19]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[18]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[17]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[16]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[1]
WARNING: [Synth 8-3331] design dmemory32 has unconnected port address[0]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[3]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Jr
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 458.672 ; gain = 154.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 458.672 ; gain = 154.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-19908-Orcinus-orca/dcp3/RAM_in_context.xdc] for cell 'cpu_core/cpu_ram/ram'
Finished Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-19908-Orcinus-orca/dcp3/RAM_in_context.xdc] for cell 'cpu_core/cpu_ram/ram'
Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-19908-Orcinus-orca/dcp4/cpuclk_in_context.xdc] for cell 'cpu_core/cpu_clk/clk'
Finished Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-19908-Orcinus-orca/dcp4/cpuclk_in_context.xdc] for cell 'cpu_core/cpu_clk/clk'
Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-19908-Orcinus-orca/dcp5/IRAM_in_context.xdc] for cell 'cpu_core/cpu_ifetch/instmem'
Finished Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/.Xil/Vivado-19908-Orcinus-orca/dcp5/IRAM_in_context.xdc] for cell 'cpu_core/cpu_ifetch/instmem'
Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/constrs_1/new/CPU_cons.xdc]
Finished Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/constrs_1/new/CPU_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/constrs_1/new/CPU_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cpu_wrap_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cpu_wrap_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 823.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 823.262 ; gain = 519.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 823.262 ; gain = 519.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu_core/cpu_clk/clk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_core/cpu_ifetch/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu_core/cpu_ram/ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 823.262 ; gain = 519.219
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "R_format" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "I_format" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nBranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "syscall" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Registers" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "Registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "read_data_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Pause" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element cnt0_reg was removed.  [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/uart_read.v:60]
WARNING: [Synth 8-6014] Unused sequential element cnt1_reg was removed.  [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/uart_read.v:78]
INFO: [Synth 8-5544] ROM "IF_ena" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MEM_ena" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ID_ena" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WB_ena" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'Next_PC_reg' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Ifetc32.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_output_mux_reg' [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/Executs32.v:88]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 823.262 ; gain = 519.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 42    
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 63    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cpu_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
Module Ifetc32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module control32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module Idecode32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 37    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 42    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module Executs32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module uart_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_wrap 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module Tube_Show 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Frequency_Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Pause" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "cpu_core/cpu_ctrl/nBranch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpu_core/cpu_ctrl/Branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cpu_core/cpu_ctrl/I_format" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cpu_core/cpu_ctrl/R_format" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "fd/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fd/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element cpu_core/uwrap/ur/cnt1_reg was removed.  [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/uart_read.v:78]
WARNING: [Synth 8-6014] Unused sequential element cpu_core/uwrap/ur/cnt0_reg was removed.  [D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.srcs/sources_1/new/uart_read.v:60]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Function_opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Function_opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[5]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[4]
WARNING: [Synth 8-3331] design Executs32 has unconnected port opcode[3]
WARNING: [Synth 8-3331] design Executs32 has unconnected port Jr
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[17]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[25]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[29]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[21]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[31]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[15]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[23]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[27]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[19]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[16]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[24]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[28]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[20]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[30]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[26]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[22]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[26]'
INFO: [Synth 8-3886] merging instance 'cpu_core/cpu_decoder/imme_extend_reg[26]' (FDCE) to 'cpu_core/cpu_decoder/imme_extend_reg[18]'
WARNING: [Synth 8-3332] Sequential element (cpu_core/cpu_ifetch/Next_PC_reg[0]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[31]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[30]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[29]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[28]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[27]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[26]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[25]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[24]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[23]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[22]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[21]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[20]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[19]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[18]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[17]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[16]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[15]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[14]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[13]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[12]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[11]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[10]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[9]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[8]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[7]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[6]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[5]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[4]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[3]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[2]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[1]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (ALU_output_mux_reg[0]) is unused and will be removed from module Executs32.
WARNING: [Synth 8-3332] Sequential element (cpu_core/cpu_ifetch/PC_reg[0]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[31]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[30]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[29]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[28]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[27]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[26]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[25]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[24]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[23]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[22]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[21]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[20]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[19]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[18]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[17]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[16]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[15]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/addr_pointer_reg[14]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/buffer_reg[7]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/buffer_reg[6]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/buffer_reg[5]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/buffer_reg[4]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/buffer_reg[3]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/buffer_reg[2]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/buffer_reg[1]) is unused and will be removed from module cpu_wrap.
WARNING: [Synth 8-3332] Sequential element (cpu_core/uwrap/buffer_reg[0]) is unused and will be removed from module cpu_wrap.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 854.926 ; gain = 550.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpu_core/cpu_clk/clk/clk_out1' to pin 'cpu_core/cpu_clk/clk/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 929.750 ; gain = 625.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 941.809 ; gain = 637.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1091.961 ; gain = 787.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1091.961 ; gain = 787.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1091.961 ; gain = 787.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1091.961 ; gain = 787.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1091.961 ; gain = 787.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1091.961 ; gain = 787.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1091.961 ; gain = 787.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |IRAM          |         1|
|3     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |IRAM   |     1|
|2     |RAM    |     1|
|3     |cpuclk |     1|
|4     |BUFG   |     3|
|5     |CARRY4 |   629|
|6     |LUT1   |    63|
|7     |LUT2   |   704|
|8     |LUT3   |  1056|
|9     |LUT4   |   985|
|10    |LUT5   |   801|
|11    |LUT6   |  2103|
|12    |MUXF7  |   298|
|13    |FDCE   |  1390|
|14    |FDPE   |     5|
|15    |LD     |    31|
|16    |IBUF   |    26|
|17    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------------+------+
|      |Instance        |Module            |Cells |
+------+----------------+------------------+------+
|1     |top             |                  |  8192|
|2     |  cpu_core      |CPU               |  5606|
|3     |    cpu_alu     |Executs32         |    77|
|4     |    cpu_clk     |Clock             |     2|
|5     |    cpu_decoder |Idecode32         |  4753|
|6     |    cpu_ifetch  |Ifetc32           |   541|
|7     |    cpu_ram     |dmemory32         |    32|
|8     |    uwrap       |uart_wrap         |   199|
|9     |      ur        |uart_read         |    99|
|10    |  fd            |Frequency_Divider |    82|
|11    |  ts            |Tube_Show         |  2182|
+------+----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1091.961 ; gain = 787.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:08 . Memory (MB): peak = 1091.961 ; gain = 423.328
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1091.961 ; gain = 787.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 984 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 31 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  LD => LDCE (inverted pins: G): 31 instances

INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1091.961 ; gain = 799.406
INFO: [Common 17-1381] The checkpoint 'D:/Documents/SUSTech/Grade2/Computer_Organization/FPGA_CPU/CPU_project/CPU_project.runs/synth_1/cpu_wrap.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_wrap_utilization_synth.rpt -pb cpu_wrap_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1091.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 22 12:15:37 2021...
