INFO: Reading User SDC file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\constraint\Top_derived_constraints.sdc.
INFO: Reading User SDC file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\constraint\user1.sdc.
INFO: The option "Abort flow if errors are found in SDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated SDC files. Please uncheck the option to ignore the errors and continue running the tool.

Warning: No master for generated clock Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/pll_inst_0/OUT0
Warning: No master for generated clock Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/pll_inst_0/OUT0
Warning: No master for generated clock Clock_Reset_0/PF_CCC_C9_0/PF_CCC_C9_0/pll_inst_0/OUT0

No errors or warnings found.
INFO: The option "Abort flow if errors are found in PDC" is turned ON in Project Settings> Design flow page. The Place & Route tool will fail if errors are found in associated PDC files. Please uncheck the option to ignore the errors and continue running the tool
***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
I/O Register Combining   : OFF
Global Pins Demotion     : ON
Driver Replication       : OFF
High-effort              : OFF
Repair min-delay         : OFF
Incremental              : OFF
Inter-clock optimization : ON

INFO: Reading User PDC file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\constraint\io\user.pdc. 0 error(s) and 0 warning(s)
INFO: Reading User PDC file C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\constraint\fp\user.pdc. 0 error(s) and 0 warning(s)

 Running Timing based Global Demotion. 
        Moved 2 async pins from global to its source 'Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep[1]'.
        Moved all 1405 async pins from global to its source 'Controler_0/Reset_Controler_0/INT_DataFifo_Reset_N'.
        Moved 2 async pins from global to its source 'Transceiver_Main_0/Synchronizer_0_3/Chain_rep[1]'.
        Moved 3410 async pins from global to its source 'Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep'.
=== Registers Duplicated ===
1  - Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep duplicated 
   - Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE
2  - Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep[1] duplicated 
   - Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep[1]_GB_DEMOTE
3  - Transceiver_Main_0/Synchronizer_0_3/Chain_rep[1] duplicated 
   - Transceiver_Main_0/Synchronizer_0_3/Chain_rep[1]_GB_DEMOTE

 Timing based Global Demotion completed successfully. 

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 105 fixed I/O macros, 13 unfixed I/O macros
Info:  I/O Bank and Globals Assigner identified bank 'Bank0' as being fixed at VCCI:1.35V VCCR:n/a
Info:  I/O Bank and Globals Assigner identified bank 'Bank1' as being fixed at VCCI:1.80V VCCR:n/a
Info:  I/O Bank and Globals Assigner identified bank 'Bank2' as being fixed at VCCI:3.30V VCCR:n/a
Info:  I/O Bank and Globals Assigner identified bank 'Bank4' as being fixed at VCCI:3.30V VCCR:n/a
Info:  I/O Bank and Globals Assigner identified bank 'Bank5' as being fixed at VCCI:3.30V VCCR:n/a
Info:  I/O Bank and Globals Assigner identified bank 'Bank6' as being fixed at VCCI:1.35V VCCR:n/a
Info:  I/O Bank and Globals Assigner identified bank 'Bank7' as being fixed at VCCI:1.35V VCCR:n/a
Info:  I/O Bank and Globals Assigner detected (7) out of (7) I/O Bank(s) with locked I/O technologies.

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 7 seconds

Placer V5.0 - 2022.1.0 
Design: Top                             Started: Wed Jun  5 20:01:27 2024

Initializing Normal-Effort Timing-Driven Placement ...
Clustering ...
Placing ...
Improving placement ...

CDC Report:
    Total number of CDC synchronizer driver/sink pairs     : 992
    Maximum distance between CDC synchronizer driver & sink:   3 cluster(s)

End of placement.

Placer Runtime Summary   :
Clustering (1 pass)      : 26 seconds
Placement                : 134 seconds
Improvement              : 153 seconds

Placer completed successfully.

Design: Top                             
Finished: Wed Jun  5 20:08:04 2024
Total CPU Time:     00:09:37            Total Elapsed Time: 00:06:37
Total Memory Usage: 3022.5 Mbytes
                        o - o - o - o - o - o


Warning:  The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to noise than those using dedicated global resources. Microchip recommends promoting these signals to dedicated global resources.
    Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y
       Net: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.3.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2250_0
Clock pins: 1
    Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y
       Net: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.2.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2250_2
Clock pins: 1
    Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y
       Net: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.1.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_530
Clock pins: 1
    Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y
       Net: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.0.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2
Clock pins: 1
    Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y
       Net: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.5.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2250
Clock pins: 1
    Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y
       Net: Transceiver_Main_0/Transceiver_LanesConnection_0/LanesConn_GEN.4.inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2250_1
Clock pins: 1

Router 
Design: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\TopStarted: Wed Jun  5 20:08:44 2024

@ 1

Router completed successfully.

Design: C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\designer\Top\Top
Finished: Wed Jun  5 20:10:20 2024
Total CPU Time:     00:04:57            Total Elapsed Time: 00:01:36
Total Memory Usage: 5512.9 Mbytes
                        o - o - o - o - o - o

Resource Usage
+---------------+--------+--------+------------+
| Type          | Used   | Total  | Percentage |
+---------------+--------+--------+------------+
| 4LUT          | 93580  | 299544 | 31.24      |
| DFF           | 54431  | 299544 | 18.17      |
| I/O Register  | 0      | 510    | 0.00       |
| Logic Element | 105053 | 299544 | 35.07      |
+---------------+--------+--------+------------+

I/O Placement
+--------+-------+------------+
| Type   | Count | Percentage |
+--------+-------+------------+
| Locked |  111  | 89.52%     |
| Placed |  13   | 10.48%     |
+--------+-------+------------+

Completed writing pin report files.
