

================================================================
== Vivado HLS Report for 'lfsr'
================================================================
* Date:           Sun Nov 17 20:21:01 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        lfsr.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 0.978 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|      6|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |feedback_V_fu_74_p2   |    xor   |      0|  0|   2|           1|           1|
    |xor_ln301_1_fu_68_p2  |    xor   |      0|  0|   2|           1|           1|
    |xor_ln301_fu_62_p2    |    xor   |      0|  0|   2|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|   6|           3|           3|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_start   |  in |    1| ap_ctrl_hs |     lfsr     | return value |
|ap_done    | out |    1| ap_ctrl_hs |     lfsr     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     lfsr     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     lfsr     | return value |
|ap_return  | out |   24| ap_ctrl_hs |     lfsr     | return value |
|seed_V     |  in |   24|   ap_none  |    seed_V    |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24 0), !map !38"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24 %seed_V), !map !44"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @lfsr_str) nounwind"   --->   Operation 4 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%seed_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %seed_V)" [lfsr.cpp:11]   --->   Operation 5 'read' 'seed_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node feedback_V)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %seed_V_read, i32 16)" [lfsr.cpp:11]   --->   Operation 6 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node feedback_V)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %seed_V_read, i32 21)" [lfsr.cpp:11]   --->   Operation 7 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node feedback_V)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %seed_V_read, i32 23)" [lfsr.cpp:11]   --->   Operation 8 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node feedback_V)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %seed_V_read, i32 22)" [lfsr.cpp:11]   --->   Operation 9 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node feedback_V)   --->   "%xor_ln301 = xor i1 %tmp_1, %tmp" [lfsr.cpp:11]   --->   Operation 10 'xor' 'xor_ln301' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node feedback_V)   --->   "%xor_ln301_1 = xor i1 %tmp_2, %tmp_3" [lfsr.cpp:11]   --->   Operation 11 'xor' 'xor_ln301_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.97ns) (out node of the LUT)   --->   "%feedback_V = xor i1 %xor_ln301_1, %xor_ln301" [lfsr.cpp:11]   --->   Operation 12 'xor' 'feedback_V' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln1356 = trunc i24 %seed_V_read to i23" [lfsr.cpp:14]   --->   Operation 13 'trunc' 'trunc_ln1356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ret_V = call i24 @_ssdm_op_BitConcatenate.i24.i23.i1(i23 %trunc_ln1356, i1 %feedback_V)" [lfsr.cpp:14]   --->   Operation 14 'bitconcatenate' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "ret i24 %ret_V" [lfsr.cpp:16]   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ seed_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap   ) [ 00]
specbitsmap_ln0   (specbitsmap   ) [ 00]
spectopmodule_ln0 (spectopmodule ) [ 00]
seed_V_read       (read          ) [ 00]
tmp               (bitselect     ) [ 00]
tmp_1             (bitselect     ) [ 00]
tmp_2             (bitselect     ) [ 00]
tmp_3             (bitselect     ) [ 00]
xor_ln301         (xor           ) [ 00]
xor_ln301_1       (xor           ) [ 00]
feedback_V        (xor           ) [ 00]
trunc_ln1356      (trunc         ) [ 00]
ret_V             (bitconcatenate) [ 00]
ret_ln16          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="seed_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="seed_V_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="24" slack="0"/>
<pin id="26" dir="0" index="1" bw="24" slack="0"/>
<pin id="27" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seed_V_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="tmp_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="24" slack="0"/>
<pin id="33" dir="0" index="2" bw="6" slack="0"/>
<pin id="34" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="tmp_1_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="24" slack="0"/>
<pin id="41" dir="0" index="2" bw="6" slack="0"/>
<pin id="42" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="24" slack="0"/>
<pin id="49" dir="0" index="2" bw="6" slack="0"/>
<pin id="50" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_3_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="24" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="0"/>
<pin id="58" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="xor_ln301_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln301/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="xor_ln301_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln301_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="feedback_V_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="feedback_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="trunc_ln1356_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="24" slack="0"/>
<pin id="82" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1356/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="ret_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="24" slack="0"/>
<pin id="86" dir="0" index="1" bw="23" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="24" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="14" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="43"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="24" pin="2"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="16" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="24" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="66"><net_src comp="38" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="30" pin="3"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="46" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="54" pin="3"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="68" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="62" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="24" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="74" pin="2"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: lfsr : seed_V | {1 }
  - Chain level:
	State 1
		xor_ln301 : 1
		xor_ln301_1 : 1
		feedback_V : 1
		ret_V : 1
		ret_ln16 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     xor_ln301_fu_62    |    0    |    2    |
|    xor   |    xor_ln301_1_fu_68   |    0    |    2    |
|          |    feedback_V_fu_74    |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   | seed_V_read_read_fu_24 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |        tmp_fu_30       |    0    |    0    |
| bitselect|       tmp_1_fu_38      |    0    |    0    |
|          |       tmp_2_fu_46      |    0    |    0    |
|          |       tmp_3_fu_54      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |   trunc_ln1356_fu_80   |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|       ret_V_fu_84      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    6    |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |    6   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |    6   |
+-----------+--------+--------+
