{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611815831567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611815831568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 00:37:11 2021 " "Processing started: Thu Jan 28 00:37:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611815831568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815831568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off m68hc11 -c m68hc11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815831569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611815831817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611815831817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-Behavioral " "Found design unit 1: ram-Behavioral" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840516 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Interrupciones/ctrl_interrupciones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Interrupciones/ctrl_interrupciones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_interrupciones-Behavioral " "Found design unit 1: ctrl_interrupciones-Behavioral" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Interrupciones/ctrl_interrupciones.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840519 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl_interrupciones " "Found entity 1: ctrl_interrupciones" {  } { { "Interrupciones/ctrl_interrupciones.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Interrupciones/ctrl_interrupciones.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-Behavioral " "Found design unit 1: registro-Behavioral" {  } { { "flags/registro.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/registro.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840521 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "flags/registro.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/registro.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-Behavioral " "Found design unit 1: mux3-Behavioral" {  } { { "flags/mux3.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/mux3.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840523 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "flags/mux3.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/mux3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "flags/mux2.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840526 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "flags/mux2.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/mux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-Behavioral " "Found design unit 1: mux1-Behavioral" {  } { { "flags/mux1.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/mux1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840528 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "flags/mux1.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/mux1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/Flags.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flags/Flags.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "flags/Flags.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/Flags.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-Behavioral " "Found design unit 1: divisor_datos-Behavioral" {  } { { "flags/divisor_datos.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/divisor_datos.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840532 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "flags/divisor_datos.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/divisor_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flags/concatenador_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flags/concatenador_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_datos-Behavioral " "Found design unit 1: concatenador_datos-Behavioral" {  } { { "flags/concatenador_datos.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/concatenador_datos.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840534 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_datos " "Found entity 1: concatenador_datos" {  } { { "flags/concatenador_datos.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/concatenador_datos.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador/contador_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Contador/contador_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_ID-Behavioral " "Found design unit 1: contador_ID-Behavioral" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840536 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_ID " "Found entity 1: contador_ID" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Contador/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-Behavioral " "Found design unit 1: contador-Behavioral" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840538 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Acumulador/acumulador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Acumulador/acumulador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acumulador-Behavioral " "Found design unit 1: acumulador-Behavioral" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840540 ""} { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UPA/upa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UPA/upa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upa-Behavioral " "Found design unit 1: upa-Behavioral" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840541 ""} { "Info" "ISGN_ENTITY_NAME" "1 upa " "Found entity 1: upa" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m68hc11.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m68hc11.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 m68hc11 " "Found entity 1: m68hc11" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Secuenciador/secuenciador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Secuenciador/secuenciador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 secuenciador " "Found entity 1: secuenciador" {  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Secuenciador/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Secuenciador/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "Secuenciador/memory.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840546 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "Secuenciador/memory.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Secuenciador/registro_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Secuenciador/registro_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sec-Behavioral " "Found design unit 1: registro_sec-Behavioral" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840548 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sec " "Found entity 1: registro_sec" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Secuenciador/logica_seleccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Secuenciador/logica_seleccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_seleccion-Behavioral " "Found design unit 1: logica_seleccion-Behavioral" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/logica_seleccion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840551 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_seleccion " "Found entity 1: logica_seleccion" {  } { { "Secuenciador/logica_seleccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/logica_seleccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Secuenciador/registro_MicroInst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Secuenciador/registro_MicroInst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_MicroInst-Behavioral " "Found design unit 1: registro_MicroInst-Behavioral" {  } { { "Secuenciador/registro_MicroInst.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_MicroInst.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840553 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_MicroInst " "Found entity 1: registro_MicroInst" {  } { { "Secuenciador/registro_MicroInst.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_MicroInst.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_instruccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_instruccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_instruccion-Behavioral " "Found design unit 1: registro_instruccion-Behavioral" {  } { { "registro_instruccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_instruccion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840556 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_instruccion " "Found entity 1: registro_instruccion" {  } { { "registro_instruccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_instruccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufferDataBus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bufferDataBus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferDataBus-Behavioral " "Found design unit 1: bufferDataBus-Behavioral" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840557 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferDataBus " "Found entity 1: bufferDataBus" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_direccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_direccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_direccion-Behavioral " "Found design unit 1: registro_direccion-Behavioral" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840559 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_direccion " "Found entity 1: registro_direccion" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenador_entradas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenador_entradas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador_entradas-Behavioral " "Found design unit 1: concatenador_entradas-Behavioral" {  } { { "concatenador_entradas.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/concatenador_entradas.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840562 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador_entradas " "Found entity 1: concatenador_entradas" {  } { { "concatenador_entradas.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/concatenador_entradas.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enaY_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enaY_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enaY_gen-Behavioral " "Found design unit 1: enaY_gen-Behavioral" {  } { { "enaY_gen.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/enaY_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840564 ""} { "Info" "ISGN_ENTITY_NAME" "1 enaY_gen " "Found entity 1: enaY_gen" {  } { { "enaY_gen.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/enaY_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "m68hc11 " "Elaborating entity \"m68hc11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611815840643 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Yupa2\[7..0\] Yupa " "Bus \"Yupa2\[7..0\]\" found using same base name as \"Yupa\", which might lead to a name conflict." {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } { 344 2608 2840 616 "inst1" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1611815840645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags Flags:inst5 " "Elaborating entity \"Flags\" for hierarchy \"Flags:inst5\"" {  } { { "m68hc11.bdf" "inst5" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 776 2248 2440 1384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro Flags:inst5\|registro:inst4 " "Elaborating entity \"registro\" for hierarchy \"Flags:inst5\|registro:inst4\"" {  } { { "flags/Flags.bdf" "inst4" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/Flags.bdf" { { 520 640 832 632 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos Flags:inst5\|divisor_datos:inst15 " "Elaborating entity \"divisor_datos\" for hierarchy \"Flags:inst5\|divisor_datos:inst15\"" {  } { { "flags/Flags.bdf" "inst15" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/Flags.bdf" { { 152 -368 -216 360 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 Flags:inst5\|mux1:inst13 " "Elaborating entity \"mux1\" for hierarchy \"Flags:inst5\|mux1:inst13\"" {  } { { "flags/Flags.bdf" "inst13" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/Flags.bdf" { { 120 232 368 232 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 Flags:inst5\|mux2:inst9 " "Elaborating entity \"mux2\" for hierarchy \"Flags:inst5\|mux2:inst9\"" {  } { { "flags/Flags.bdf" "inst9" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/Flags.bdf" { { 232 224 368 376 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 Flags:inst5\|mux3:inst10 " "Elaborating entity \"mux3\" for hierarchy \"Flags:inst5\|mux3:inst10\"" {  } { { "flags/Flags.bdf" "inst10" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/Flags.bdf" { { 376 224 368 616 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_datos Flags:inst5\|concatenador_datos:inst14 " "Elaborating entity \"concatenador_datos\" for hierarchy \"Flags:inst5\|concatenador_datos:inst14\"" {  } { { "flags/Flags.bdf" "inst14" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/Flags.bdf" { { 72 1152 1304 248 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secuenciador secuenciador:inst7 " "Elaborating entity \"secuenciador\" for hierarchy \"secuenciador:inst7\"" {  } { { "m68hc11.bdf" "inst7" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 152 872 1208 1144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sec secuenciador:inst7\|registro_sec:inst2 " "Elaborating entity \"registro_sec\" for hierarchy \"secuenciador:inst7\|registro_sec:inst2\"" {  } { { "Secuenciador/secuenciador.bdf" "inst2" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { { 192 912 1152 1200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory secuenciador:inst7\|memory:inst1 " "Elaborating entity \"memory\" for hierarchy \"secuenciador:inst7\|memory:inst1\"" {  } { { "Secuenciador/secuenciador.bdf" "inst1" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { { 224 624 800 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX secuenciador:inst7\|BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"secuenciador:inst7\|BUSMUX:inst5\"" {  } { { "Secuenciador/secuenciador.bdf" "inst5" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secuenciador:inst7\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"secuenciador:inst7\|BUSMUX:inst5\"" {  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secuenciador:inst7\|BUSMUX:inst5 " "Instantiated megafunction \"secuenciador:inst7\|BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815840684 ""}  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611815840684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux secuenciador:inst7\|BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"secuenciador:inst7\|BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/valdr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840704 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "secuenciador:inst7\|BUSMUX:inst5\|lpm_mux:\$00000 secuenciador:inst7\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"secuenciador:inst7\|BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"secuenciador:inst7\|BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "/home/valdr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "Secuenciador/secuenciador.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { { 208 256 368 296 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f7c " "Found entity 1: mux_f7c" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f7c secuenciador:inst7\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated " "Elaborating entity \"mux_f7c\" for hierarchy \"secuenciador:inst7\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/valdr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_seleccion secuenciador:inst7\|logica_seleccion:inst3 " "Elaborating entity \"logica_seleccion\" for hierarchy \"secuenciador:inst7\|logica_seleccion:inst3\"" {  } { { "Secuenciador/secuenciador.bdf" "inst3" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { { 408 656 840 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX secuenciador:inst7\|MUX:inst6 " "Elaborating entity \"MUX\" for hierarchy \"secuenciador:inst7\|MUX:inst6\"" {  } { { "Secuenciador/secuenciador.bdf" "inst6" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "secuenciador:inst7\|MUX:inst6 " "Elaborated megafunction instantiation \"secuenciador:inst7\|MUX:inst6\"" {  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "secuenciador:inst7\|MUX:inst6 " "Instantiated megafunction \"secuenciador:inst7\|MUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815840767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 5 " "Parameter \"WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815840767 ""}  } { { "Secuenciador/secuenciador.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611815840767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux secuenciador:inst7\|MUX:inst6\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"secuenciador:inst7\|MUX:inst6\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "/home/valdr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "secuenciador:inst7\|MUX:inst6\|lpm_mux:\$00001 secuenciador:inst7\|MUX:inst6 " "Elaborated megafunction instantiation \"secuenciador:inst7\|MUX:inst6\|lpm_mux:\$00001\", which is child of megafunction instantiation \"secuenciador:inst7\|MUX:inst6\"" {  } { { "mux.tdf" "" { Text "/home/valdr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "Secuenciador/secuenciador.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { { 40 1400 1512 128 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k7c " "Found entity 1: mux_k7c" {  } { { "db/mux_k7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_k7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k7c secuenciador:inst7\|MUX:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated " "Elaborating entity \"mux_k7c\" for hierarchy \"secuenciador:inst7\|MUX:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/valdr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_MicroInst secuenciador:inst7\|registro_MicroInst:inst4 " "Elaborating entity \"registro_MicroInst\" for hierarchy \"secuenciador:inst7\|registro_MicroInst:inst4\"" {  } { { "Secuenciador/secuenciador.bdf" "inst4" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/secuenciador.bdf" { { -40 144 384 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_interrupciones ctrl_interrupciones:inst3 " "Elaborating entity \"ctrl_interrupciones\" for hierarchy \"ctrl_interrupciones:inst3\"" {  } { { "m68hc11.bdf" "inst3" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 264 2096 2272 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_instruccion registro_instruccion:inst8 " "Elaborating entity \"registro_instruccion\" for hierarchy \"registro_instruccion:inst8\"" {  } { { "m68hc11.bdf" "inst8" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 216 432 688 328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acumulador acumulador:ACCB " "Elaborating entity \"acumulador\" for hierarchy \"acumulador:ACCB\"" {  } { { "m68hc11.bdf" "ACCB" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 152 2344 2520 296 "ACCB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_ID contador_ID:Y " "Elaborating entity \"contador_ID\" for hierarchy \"contador_ID:Y\"" {  } { { "m68hc11.bdf" "Y" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1616 1896 2096 1792 "Y" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enaY_gen enaY_gen:inst10 " "Elaborating entity \"enaY_gen\" for hierarchy \"enaY_gen:inst10\"" {  } { { "m68hc11.bdf" "inst10" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1616 1432 1616 1696 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840827 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out enaY_gen.vhd(28) " "VHDL Process Statement warning at enaY_gen.vhd(28): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "enaY_gen.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/enaY_gen.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611815840828 "|m68hc11|enaY_gen:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out enaY_gen.vhd(28) " "Inferred latch for \"data_out\" at enaY_gen.vhd(28)" {  } { { "enaY_gen.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/enaY_gen.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840829 "|m68hc11|enaY_gen:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:AUX " "Elaborating entity \"contador\" for hierarchy \"contador:AUX\"" {  } { { "m68hc11.bdf" "AUX" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1616 2504 2704 1792 "AUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upa upa:inst1 " "Elaborating entity \"upa\" for hierarchy \"upa:inst1\"" {  } { { "m68hc11.bdf" "inst1" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 344 2608 2840 616 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840833 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R upa.vhd(53) " "VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611815840835 "|m68hc11|upa:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S upa.vhd(53) " "VHDL Process Statement warning at upa.vhd(53): inferring latch(es) for signal or variable \"S\", which holds its previous value in one or more paths through the process" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611815840835 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] upa.vhd(53) " "Inferred latch for \"S\[0\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] upa.vhd(53) " "Inferred latch for \"S\[1\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] upa.vhd(53) " "Inferred latch for \"S\[2\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] upa.vhd(53) " "Inferred latch for \"S\[3\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] upa.vhd(53) " "Inferred latch for \"S\[4\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] upa.vhd(53) " "Inferred latch for \"S\[5\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] upa.vhd(53) " "Inferred latch for \"S\[6\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] upa.vhd(53) " "Inferred latch for \"S\[7\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] upa.vhd(53) " "Inferred latch for \"R\[0\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] upa.vhd(53) " "Inferred latch for \"R\[1\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] upa.vhd(53) " "Inferred latch for \"R\[2\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] upa.vhd(53) " "Inferred latch for \"R\[3\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] upa.vhd(53) " "Inferred latch for \"R\[4\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] upa.vhd(53) " "Inferred latch for \"R\[5\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] upa.vhd(53) " "Inferred latch for \"R\[6\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] upa.vhd(53) " "Inferred latch for \"R\[7\]\" at upa.vhd(53)" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840836 "|m68hc11|upa:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst13 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst13\"" {  } { { "m68hc11.bdf" "inst13" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 568 2264 2376 656 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst13 " "Elaborated megafunction instantiation \"BUSMUX:inst13\"" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 568 2264 2376 656 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst13 " "Instantiated megafunction \"BUSMUX:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815840839 ""}  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 568 2264 2376 656 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611815840839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst13\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/valdr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840840 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst13\|lpm_mux:\$00000 BUSMUX:inst13 " "Elaborated megafunction instantiation \"BUSMUX:inst13\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst13\"" {  } { { "busmux.tdf" "" { Text "/home/valdr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 568 2264 2376 656 "inst13" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_t5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_t5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_t5c " "Found entity 1: mux_t5c" {  } { { "db/mux_t5c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_t5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_t5c BUSMUX:inst13\|lpm_mux:\$00000\|mux_t5c:auto_generated " "Elaborating entity \"mux_t5c\" for hierarchy \"BUSMUX:inst13\|lpm_mux:\$00000\|mux_t5c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/valdr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst12 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst12\"" {  } { { "m68hc11.bdf" "inst12" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst12 " "Elaborated megafunction instantiation \"BUSMUX:inst12\"" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst12 " "Instantiated megafunction \"BUSMUX:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815840894 ""}  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1611815840894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst12\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst12\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/valdr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst12\|lpm_mux:\$00000 BUSMUX:inst12 " "Elaborated megafunction instantiation \"BUSMUX:inst12\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst12\"" {  } { { "busmux.tdf" "" { Text "/home/valdr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { -32 2608 2696 80 "inst12" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_46c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_46c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_46c " "Found entity 1: mux_46c" {  } { { "db/mux_46c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_46c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611815840941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_46c BUSMUX:inst12\|lpm_mux:\$00000\|mux_46c:auto_generated " "Elaborating entity \"mux_46c\" for hierarchy \"BUSMUX:inst12\|lpm_mux:\$00000\|mux_46c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/valdr/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferDataBus bufferDataBus:bufferAlta " "Elaborating entity \"bufferDataBus\" for hierarchy \"bufferDataBus:bufferAlta\"" {  } { { "m68hc11.bdf" "bufferAlta" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { -80 3256 3424 0 "bufferAlta" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst6 " "Elaborating entity \"ram\" for hierarchy \"ram:inst6\"" {  } { { "m68hc11.bdf" "inst6" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 392 3424 3536 584 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840945 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem ram.vhd(23) " "VHDL Process Statement warning at ram.vhd(23): inferring latch(es) for signal or variable \"mem\", which holds its previous value in one or more paths through the process" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1611815840950 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840956 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840956 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840956 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840956 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840956 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840956 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840956 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[63\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[63\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[62\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[62\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840957 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[61\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[61\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[60\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[60\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840958 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[59\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[59\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840959 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[58\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[58\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[57\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[57\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840960 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840961 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840961 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840961 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[56\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[56\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840961 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840961 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840961 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840961 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840961 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840961 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840961 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[55\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[55\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[54\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[54\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840962 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[53\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[53\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[0\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[0\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[1\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[1\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[2\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[2\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[3\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[3\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[4\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[4\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[5\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[5\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[6\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[6\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[52\]\[7\] ram.vhd(23) " "Inferred latch for \"mem\[52\]\[7\]\" at ram.vhd(23)" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815840963 "|m68hc11|ram:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_direccion registro_direccion:inst " "Elaborating entity \"registro_direccion\" for hierarchy \"registro_direccion:inst\"" {  } { { "m68hc11.bdf" "inst" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 3424 3536 1832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador_entradas concatenador_entradas:inst2 " "Elaborating entity \"concatenador_entradas\" for hierarchy \"concatenador_entradas:inst2\"" {  } { { "m68hc11.bdf" "inst2" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 368 624 784 928 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815840982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[63\]\[2\] " "LATCH primitive \"ram:inst6\|mem\[63\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[63\]\[3\] " "LATCH primitive \"ram:inst6\|mem\[63\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[63\]\[4\] " "LATCH primitive \"ram:inst6\|mem\[63\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[63\]\[5\] " "LATCH primitive \"ram:inst6\|mem\[63\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[63\]\[6\] " "LATCH primitive \"ram:inst6\|mem\[63\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[63\]\[7\] " "LATCH primitive \"ram:inst6\|mem\[63\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[62\]\[1\] " "LATCH primitive \"ram:inst6\|mem\[62\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[62\]\[2\] " "LATCH primitive \"ram:inst6\|mem\[62\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[62\]\[3\] " "LATCH primitive \"ram:inst6\|mem\[62\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[62\]\[4\] " "LATCH primitive \"ram:inst6\|mem\[62\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[62\]\[5\] " "LATCH primitive \"ram:inst6\|mem\[62\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[62\]\[6\] " "LATCH primitive \"ram:inst6\|mem\[62\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[62\]\[7\] " "LATCH primitive \"ram:inst6\|mem\[62\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[61\]\[1\] " "LATCH primitive \"ram:inst6\|mem\[61\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[61\]\[2\] " "LATCH primitive \"ram:inst6\|mem\[61\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[61\]\[3\] " "LATCH primitive \"ram:inst6\|mem\[61\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[61\]\[4\] " "LATCH primitive \"ram:inst6\|mem\[61\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[61\]\[5\] " "LATCH primitive \"ram:inst6\|mem\[61\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[61\]\[6\] " "LATCH primitive \"ram:inst6\|mem\[61\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[61\]\[7\] " "LATCH primitive \"ram:inst6\|mem\[61\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[60\]\[1\] " "LATCH primitive \"ram:inst6\|mem\[60\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[60\]\[2\] " "LATCH primitive \"ram:inst6\|mem\[60\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[60\]\[3\] " "LATCH primitive \"ram:inst6\|mem\[60\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[60\]\[4\] " "LATCH primitive \"ram:inst6\|mem\[60\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[60\]\[5\] " "LATCH primitive \"ram:inst6\|mem\[60\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[60\]\[6\] " "LATCH primitive \"ram:inst6\|mem\[60\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[60\]\[7\] " "LATCH primitive \"ram:inst6\|mem\[60\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[59\]\[1\] " "LATCH primitive \"ram:inst6\|mem\[59\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[59\]\[2\] " "LATCH primitive \"ram:inst6\|mem\[59\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[59\]\[3\] " "LATCH primitive \"ram:inst6\|mem\[59\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[59\]\[4\] " "LATCH primitive \"ram:inst6\|mem\[59\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[59\]\[5\] " "LATCH primitive \"ram:inst6\|mem\[59\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[59\]\[6\] " "LATCH primitive \"ram:inst6\|mem\[59\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[59\]\[7\] " "LATCH primitive \"ram:inst6\|mem\[59\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[58\]\[1\] " "LATCH primitive \"ram:inst6\|mem\[58\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[58\]\[2\] " "LATCH primitive \"ram:inst6\|mem\[58\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[58\]\[3\] " "LATCH primitive \"ram:inst6\|mem\[58\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[58\]\[4\] " "LATCH primitive \"ram:inst6\|mem\[58\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[58\]\[5\] " "LATCH primitive \"ram:inst6\|mem\[58\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[58\]\[6\] " "LATCH primitive \"ram:inst6\|mem\[58\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841328 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[58\]\[7\] " "LATCH primitive \"ram:inst6\|mem\[58\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[57\]\[1\] " "LATCH primitive \"ram:inst6\|mem\[57\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[57\]\[2\] " "LATCH primitive \"ram:inst6\|mem\[57\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[57\]\[3\] " "LATCH primitive \"ram:inst6\|mem\[57\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[57\]\[4\] " "LATCH primitive \"ram:inst6\|mem\[57\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[57\]\[5\] " "LATCH primitive \"ram:inst6\|mem\[57\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[57\]\[6\] " "LATCH primitive \"ram:inst6\|mem\[57\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[57\]\[7\] " "LATCH primitive \"ram:inst6\|mem\[57\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[56\]\[1\] " "LATCH primitive \"ram:inst6\|mem\[56\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[56\]\[2\] " "LATCH primitive \"ram:inst6\|mem\[56\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[56\]\[3\] " "LATCH primitive \"ram:inst6\|mem\[56\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[56\]\[4\] " "LATCH primitive \"ram:inst6\|mem\[56\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[56\]\[5\] " "LATCH primitive \"ram:inst6\|mem\[56\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[56\]\[6\] " "LATCH primitive \"ram:inst6\|mem\[56\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[56\]\[7\] " "LATCH primitive \"ram:inst6\|mem\[56\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[55\]\[1\] " "LATCH primitive \"ram:inst6\|mem\[55\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[55\]\[2\] " "LATCH primitive \"ram:inst6\|mem\[55\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[55\]\[3\] " "LATCH primitive \"ram:inst6\|mem\[55\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[55\]\[4\] " "LATCH primitive \"ram:inst6\|mem\[55\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841329 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[55\]\[5\] " "LATCH primitive \"ram:inst6\|mem\[55\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[55\]\[6\] " "LATCH primitive \"ram:inst6\|mem\[55\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[55\]\[7\] " "LATCH primitive \"ram:inst6\|mem\[55\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[54\]\[1\] " "LATCH primitive \"ram:inst6\|mem\[54\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[54\]\[2\] " "LATCH primitive \"ram:inst6\|mem\[54\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[54\]\[3\] " "LATCH primitive \"ram:inst6\|mem\[54\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[54\]\[4\] " "LATCH primitive \"ram:inst6\|mem\[54\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[54\]\[5\] " "LATCH primitive \"ram:inst6\|mem\[54\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[54\]\[6\] " "LATCH primitive \"ram:inst6\|mem\[54\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[54\]\[7\] " "LATCH primitive \"ram:inst6\|mem\[54\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[53\]\[1\] " "LATCH primitive \"ram:inst6\|mem\[53\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[53\]\[2\] " "LATCH primitive \"ram:inst6\|mem\[53\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[53\]\[3\] " "LATCH primitive \"ram:inst6\|mem\[53\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[53\]\[4\] " "LATCH primitive \"ram:inst6\|mem\[53\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[53\]\[5\] " "LATCH primitive \"ram:inst6\|mem\[53\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[53\]\[6\] " "LATCH primitive \"ram:inst6\|mem\[53\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[53\]\[7\] " "LATCH primitive \"ram:inst6\|mem\[53\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[52\]\[1\] " "LATCH primitive \"ram:inst6\|mem\[52\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[52\]\[2\] " "LATCH primitive \"ram:inst6\|mem\[52\]\[2\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[52\]\[3\] " "LATCH primitive \"ram:inst6\|mem\[52\]\[3\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[52\]\[4\] " "LATCH primitive \"ram:inst6\|mem\[52\]\[4\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841330 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[52\]\[5\] " "LATCH primitive \"ram:inst6\|mem\[52\]\[5\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[52\]\[6\] " "LATCH primitive \"ram:inst6\|mem\[52\]\[6\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[52\]\[7\] " "LATCH primitive \"ram:inst6\|mem\[52\]\[7\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[63\]\[0\] " "LATCH primitive \"ram:inst6\|mem\[63\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[63\]\[1\] " "LATCH primitive \"ram:inst6\|mem\[63\]\[1\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[62\]\[0\] " "LATCH primitive \"ram:inst6\|mem\[62\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[61\]\[0\] " "LATCH primitive \"ram:inst6\|mem\[61\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[60\]\[0\] " "LATCH primitive \"ram:inst6\|mem\[60\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[59\]\[0\] " "LATCH primitive \"ram:inst6\|mem\[59\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[58\]\[0\] " "LATCH primitive \"ram:inst6\|mem\[58\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[57\]\[0\] " "LATCH primitive \"ram:inst6\|mem\[57\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[56\]\[0\] " "LATCH primitive \"ram:inst6\|mem\[56\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[55\]\[0\] " "LATCH primitive \"ram:inst6\|mem\[55\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[54\]\[0\] " "LATCH primitive \"ram:inst6\|mem\[54\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[53\]\[0\] " "LATCH primitive \"ram:inst6\|mem\[53\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841335 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ram:inst6\|mem\[52\]\[0\] " "LATCH primitive \"ram:inst6\|mem\[52\]\[0\]\" is permanently disabled" {  } { { "RAM/ram.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/RAM/ram.vhd" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1611815841335 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[15\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[15\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[14\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[14\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[13\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[13\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[12\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[12\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[11\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[11\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[10\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[10\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[9\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[9\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[8\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[8\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[7\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[7\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[6\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[6\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[5\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[5\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[4\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[4\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[3\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[3\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[2\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[2\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[1\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[1\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"registro_direccion:inst\|valor_interno\[0\]\" " "Converted tri-state node feeding \"registro_direccion:inst\|valor_interno\[0\]\" into a selector" {  } { { "registro_direccion.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/registro_direccion.vhd" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Flags:inst5\|mux3:inst10\|output\" " "Converted tri-state node feeding \"Flags:inst5\|mux3:inst10\|output\" into a selector" {  } { { "flags/mux3.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/mux3.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"Flags:inst5\|mux3:inst11\|output\" " "Converted tri-state node feeding \"Flags:inst5\|mux3:inst11\|output\" into a selector" {  } { { "flags/mux3.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/mux3.vhd" 16 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:AP\|R15~synth " "Converted tri-state buffer \"contador:AP\|R15~synth\" feeding internal logic into a wire" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador:AP\|R0~synth " "Converted tri-state buffer \"contador:AP\|R0~synth\" feeding internal logic into a wire" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[0\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[0\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[1\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[1\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[2\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[2\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[3\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[3\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[4\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[4\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[5\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[5\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[6\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[6\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCA\|C\[7\] " "Converted tri-state buffer \"acumulador:ACCA\|C\[7\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador_ID:X\|R15~synth " "Converted tri-state buffer \"contador_ID:X\|R15~synth\" feeding internal logic into a wire" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador_ID:X\|R0~synth " "Converted tri-state buffer \"contador_ID:X\|R0~synth\" feeding internal logic into a wire" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador_ID:Y\|R15~synth " "Converted tri-state buffer \"contador_ID:Y\|R15~synth\" feeding internal logic into a wire" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 15 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "contador_ID:Y\|R0~synth " "Converted tri-state buffer \"contador_ID:Y\|R0~synth\" feeding internal logic into a wire" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[0\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[0\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[1\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[1\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[2\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[2\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[3\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[3\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[4\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[4\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[5\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[5\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[6\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[6\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "acumulador:ACCB\|C\[7\] " "Converted tri-state buffer \"acumulador:ACCB\|C\[7\]\" feeding internal logic into a wire" {  } { { "Acumulador/acumulador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Acumulador/acumulador.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[11\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 30 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[10\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 30 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[9\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 30 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[8\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 30 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[7\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 30 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[6\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 30 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[5\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 30 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[4\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 30 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[3\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 30 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[2\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 30 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[1\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 30 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]\" " "Converted tri-state node feeding \"secuenciador:inst7\|busmux:inst5\|lpm_mux:\$00000\|mux_f7c:auto_generated\|result_node\[0\]\" into a selector" {  } { { "db/mux_f7c.tdf" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/db/mux_f7c.tdf" 30 13 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1611815841591 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1611815841591 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferBaja\|PortR\[7\] RAM\[7\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferBaja\|PortR\[7\]\" to the node \"RAM\[7\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferAlta\|PortR\[7\] RAM\[7\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferAlta\|PortR\[7\]\" to the node \"RAM\[7\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferBaja\|PortR\[6\] RAM\[6\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferBaja\|PortR\[6\]\" to the node \"RAM\[6\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferAlta\|PortR\[6\] RAM\[6\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferAlta\|PortR\[6\]\" to the node \"RAM\[6\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferBaja\|PortR\[5\] RAM\[5\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferBaja\|PortR\[5\]\" to the node \"RAM\[5\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferAlta\|PortR\[5\] RAM\[5\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferAlta\|PortR\[5\]\" to the node \"RAM\[5\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferBaja\|PortR\[4\] RAM\[4\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferBaja\|PortR\[4\]\" to the node \"RAM\[4\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferAlta\|PortR\[4\] RAM\[4\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferAlta\|PortR\[4\]\" to the node \"RAM\[4\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferBaja\|PortR\[3\] RAM\[3\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferBaja\|PortR\[3\]\" to the node \"RAM\[3\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferAlta\|PortR\[3\] RAM\[3\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferAlta\|PortR\[3\]\" to the node \"RAM\[3\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferBaja\|PortR\[2\] RAM\[2\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferBaja\|PortR\[2\]\" to the node \"RAM\[2\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferAlta\|PortR\[2\] RAM\[2\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferAlta\|PortR\[2\]\" to the node \"RAM\[2\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferBaja\|PortR\[1\] RAM\[1\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferBaja\|PortR\[1\]\" to the node \"RAM\[1\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferAlta\|PortR\[1\] RAM\[1\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferAlta\|PortR\[1\]\" to the node \"RAM\[1\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferBaja\|PortR\[0\] RAM\[0\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferBaja\|PortR\[0\]\" to the node \"RAM\[0\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "bufferDataBus:bufferAlta\|PortR\[0\] RAM\[0\] " "Removed fan-out from the always-disabled I/O buffer \"bufferDataBus:bufferAlta\|PortR\[0\]\" to the node \"RAM\[0\]\"" {  } { { "bufferDataBus.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/bufferDataBus.vhd" 7 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[7\] bufferDataBus:bufferAlta\|PortR\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[7\]\" to the node \"bufferDataBus:bufferAlta\|PortR\[7\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[6\] bufferDataBus:bufferAlta\|PortR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[6\]\" to the node \"bufferDataBus:bufferAlta\|PortR\[6\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[5\] bufferDataBus:bufferAlta\|PortR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[5\]\" to the node \"bufferDataBus:bufferAlta\|PortR\[5\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[4\] bufferDataBus:bufferAlta\|PortR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[4\]\" to the node \"bufferDataBus:bufferAlta\|PortR\[4\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[3\] bufferDataBus:bufferAlta\|PortR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[3\]\" to the node \"bufferDataBus:bufferAlta\|PortR\[3\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[2\] bufferDataBus:bufferAlta\|PortR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[2\]\" to the node \"bufferDataBus:bufferAlta\|PortR\[2\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[1\] bufferDataBus:bufferAlta\|PortR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[1\]\" to the node \"bufferDataBus:bufferAlta\|PortR\[1\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:X\|C\[0\] bufferDataBus:bufferAlta\|PortR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:X\|C\[0\]\" to the node \"bufferDataBus:bufferAlta\|PortR\[0\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[0\] registro_instruccion:inst8\|instruct_int\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[0\]\" to the node \"registro_instruccion:inst8\|instruct_int\[0\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[0\] registro_instruccion:inst8\|instruct_int\[0\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[0\]\" to the node \"registro_instruccion:inst8\|instruct_int\[0\]\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[7\] registro_instruccion:inst8\|instruct_int\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[7\]\" to the node \"registro_instruccion:inst8\|instruct_int\[7\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[7\] registro_instruccion:inst8\|instruct_int\[7\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[7\]\" to the node \"registro_instruccion:inst8\|instruct_int\[7\]\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[6\] registro_instruccion:inst8\|instruct_int\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[6\]\" to the node \"registro_instruccion:inst8\|instruct_int\[6\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[6\] registro_instruccion:inst8\|instruct_int\[6\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[6\]\" to the node \"registro_instruccion:inst8\|instruct_int\[6\]\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[5\] registro_instruccion:inst8\|instruct_int\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[5\]\" to the node \"registro_instruccion:inst8\|instruct_int\[5\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[5\] registro_instruccion:inst8\|instruct_int\[5\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[5\]\" to the node \"registro_instruccion:inst8\|instruct_int\[5\]\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[4\] registro_instruccion:inst8\|instruct_int\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[4\]\" to the node \"registro_instruccion:inst8\|instruct_int\[4\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[4\] registro_instruccion:inst8\|instruct_int\[4\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[4\]\" to the node \"registro_instruccion:inst8\|instruct_int\[4\]\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[3\] registro_instruccion:inst8\|instruct_int\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[3\]\" to the node \"registro_instruccion:inst8\|instruct_int\[3\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[3\] registro_instruccion:inst8\|instruct_int\[3\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[3\]\" to the node \"registro_instruccion:inst8\|instruct_int\[3\]\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[2\] registro_instruccion:inst8\|instruct_int\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[2\]\" to the node \"registro_instruccion:inst8\|instruct_int\[2\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[2\] registro_instruccion:inst8\|instruct_int\[2\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[2\]\" to the node \"registro_instruccion:inst8\|instruct_int\[2\]\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|D\[1\] registro_instruccion:inst8\|instruct_int\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|D\[1\]\" to the node \"registro_instruccion:inst8\|instruct_int\[1\]\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|D\[1\] registro_instruccion:inst8\|instruct_int\[1\] " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|D\[1\]\" to the node \"registro_instruccion:inst8\|instruct_int\[1\]\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[7\] upa:inst1\|Mux43 " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[7\]\" to the node \"upa:inst1\|Mux43\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[7\] upa:inst1\|Mux43 " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[7\]\" to the node \"upa:inst1\|Mux43\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[6\] upa:inst1\|Mux42 " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[6\]\" to the node \"upa:inst1\|Mux42\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[6\] upa:inst1\|Mux42 " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[6\]\" to the node \"upa:inst1\|Mux42\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[5\] upa:inst1\|Mux41 " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[5\]\" to the node \"upa:inst1\|Mux41\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[5\] upa:inst1\|Mux41 " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[5\]\" to the node \"upa:inst1\|Mux41\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[4\] upa:inst1\|Mux40 " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[4\]\" to the node \"upa:inst1\|Mux40\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[4\] upa:inst1\|Mux40 " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[4\]\" to the node \"upa:inst1\|Mux40\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[3\] upa:inst1\|Mux39 " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[3\]\" to the node \"upa:inst1\|Mux39\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[3\] upa:inst1\|Mux39 " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[3\]\" to the node \"upa:inst1\|Mux39\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[2\] upa:inst1\|Mux38 " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[2\]\" to the node \"upa:inst1\|Mux38\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[2\] upa:inst1\|Mux38 " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[2\]\" to the node \"upa:inst1\|Mux38\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[1\] upa:inst1\|Mux37 " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[1\]\" to the node \"upa:inst1\|Mux37\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[1\] upa:inst1\|Mux37 " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[1\]\" to the node \"upa:inst1\|Mux37\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador_ID:Y\|C\[0\] upa:inst1\|Mux36 " "Removed fan-out from the always-disabled I/O buffer \"contador_ID:Y\|C\[0\]\" to the node \"upa:inst1\|Mux36\"" {  } { { "Contador/contador_id.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador_id.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "contador:AP\|C\[0\] upa:inst1\|Mux36 " "Removed fan-out from the always-disabled I/O buffer \"contador:AP\|C\[0\]\" to the node \"upa:inst1\|Mux36\"" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 9 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1611815864824 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1611815864824 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:AUX\|R15 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:AUX\|R15\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:AUX\|R0 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:AUX\|R0\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:PC\|R15 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:PC\|R15\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "contador:PC\|R0 secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"contador:PC\|R0\" to the node \"secuenciador:inst7\|mux:inst6\|lpm_mux:\$00001\|mux_k7c:auto_generated\|_\" into an OR gate" {  } { { "Contador/contador.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Contador/contador.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864826 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1611815864826 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[0\] registro_instruccion:inst8\|instruct_int\[0\] " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[0\]\" to the node \"registro_instruccion:inst8\|instruct_int\[0\]\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Flags:inst5\|inst8\[7\] registro_instruccion:inst8\|instruct_int\[7\] " "Converted the fan-out from the tri-state buffer \"Flags:inst5\|inst8\[7\]\" to the node \"registro_instruccion:inst8\|instruct_int\[7\]\" into an OR gate" {  } { { "flags/Flags.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/Flags.bdf" { { 88 1344 1392 120 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Flags:inst5\|inst8\[6\] registro_instruccion:inst8\|instruct_int\[6\] " "Converted the fan-out from the tri-state buffer \"Flags:inst5\|inst8\[6\]\" to the node \"registro_instruccion:inst8\|instruct_int\[6\]\" into an OR gate" {  } { { "flags/Flags.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/Flags.bdf" { { 88 1344 1392 120 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[5\] registro_instruccion:inst8\|instruct_int\[5\] " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[5\]\" to the node \"registro_instruccion:inst8\|instruct_int\[5\]\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Flags:inst5\|inst8\[4\] registro_instruccion:inst8\|instruct_int\[4\] " "Converted the fan-out from the tri-state buffer \"Flags:inst5\|inst8\[4\]\" to the node \"registro_instruccion:inst8\|instruct_int\[4\]\" into an OR gate" {  } { { "flags/Flags.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/flags/Flags.bdf" { { 88 1344 1392 120 "inst8" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[3\] registro_instruccion:inst8\|instruct_int\[3\] " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[3\]\" to the node \"registro_instruccion:inst8\|instruct_int\[3\]\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[2\] registro_instruccion:inst8\|instruct_int\[2\] " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[2\]\" to the node \"registro_instruccion:inst8\|instruct_int\[2\]\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa\[1\] registro_instruccion:inst8\|instruct_int\[1\] " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa\[1\]\" to the node \"registro_instruccion:inst8\|instruct_int\[1\]\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 25 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[7\] upa:inst1\|Mux43 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[7\]\" to the node \"upa:inst1\|Mux43\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[6\] upa:inst1\|Mux42 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[6\]\" to the node \"upa:inst1\|Mux42\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[5\] upa:inst1\|Mux41 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[5\]\" to the node \"upa:inst1\|Mux41\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[4\] upa:inst1\|Mux40 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[4\]\" to the node \"upa:inst1\|Mux40\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[3\] upa:inst1\|Mux39 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[3\]\" to the node \"upa:inst1\|Mux39\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[2\] upa:inst1\|Mux38 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[2\]\" to the node \"upa:inst1\|Mux38\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[1\] upa:inst1\|Mux37 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[1\]\" to the node \"upa:inst1\|Mux37\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "upa:inst1\|Yupa2\[0\] upa:inst1\|Mux36 " "Converted the fan-out from the tri-state buffer \"upa:inst1\|Yupa2\[0\]\" to the node \"upa:inst1\|Mux36\" into an OR gate" {  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1611815864828 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1611815864828 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[7\] " "Latch upa:inst1\|R\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864829 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[7\] " "Latch upa:inst1\|S\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864829 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864829 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[6\] " "Latch upa:inst1\|R\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864830 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[6\] " "Latch upa:inst1\|S\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864830 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[5\] " "Latch upa:inst1\|R\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864830 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[5\] " "Latch upa:inst1\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864830 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[4\] " "Latch upa:inst1\|R\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864830 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[4\] " "Latch upa:inst1\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864830 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[3\] " "Latch upa:inst1\|R\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864830 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[3\] " "Latch upa:inst1\|S\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864830 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[2\] " "Latch upa:inst1\|R\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864830 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[2\] " "Latch upa:inst1\|S\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864830 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864830 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[1\] " "Latch upa:inst1\|R\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864831 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[1\] " "Latch upa:inst1\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864831 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|R\[0\] " "Latch upa:inst1\|R\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864831 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864831 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "upa:inst1\|S\[0\] " "Latch upa:inst1\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Ports D and ENA on the latch are fed by the same signal secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1611815864831 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 53 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1611815864831 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 16 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 14 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 35 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 27 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 39 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 20 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 12 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 40 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 24 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 65 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 29 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 37 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 28 -1 0 } } { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 36 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1611815864837 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1611815864837 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_I GND " "Pin \"Flag_I\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 880 2584 2760 896 "Flag_I" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Flag_I"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_X GND " "Pin \"Flag_X\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 912 2584 2760 928 "Flag_X" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Flag_X"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_S GND " "Pin \"Flag_S\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 928 2584 2760 944 "Flag_S" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Flag_S"} { "Warning" "WMLS_MLS_STUCK_PIN" "enaY_D VCC " "Pin \"enaY_D\" is stuck at VCC" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1808 1464 1640 1824 "enaY_D" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|enaY_D"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[15\] GND " "Pin \"AP_D\[15\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[14\] GND " "Pin \"AP_D\[14\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[13\] GND " "Pin \"AP_D\[13\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[12\] GND " "Pin \"AP_D\[12\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[11\] GND " "Pin \"AP_D\[11\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[10\] GND " "Pin \"AP_D\[10\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[9\] GND " "Pin \"AP_D\[9\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[8\] GND " "Pin \"AP_D\[8\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[7\] GND " "Pin \"AP_D\[7\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[6\] GND " "Pin \"AP_D\[6\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[5\] GND " "Pin \"AP_D\[5\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[4\] GND " "Pin \"AP_D\[4\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[3\] GND " "Pin \"AP_D\[3\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[2\] GND " "Pin \"AP_D\[2\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[1\] GND " "Pin \"AP_D\[1\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AP_D\[0\] GND " "Pin \"AP_D\[0\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1592 2792 2978 1608 "AP_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|AP_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[15\] GND " "Pin \"Y_D\[15\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[14\] GND " "Pin \"Y_D\[14\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[13\] GND " "Pin \"Y_D\[13\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[12\] GND " "Pin \"Y_D\[12\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[11\] GND " "Pin \"Y_D\[11\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[10\] GND " "Pin \"Y_D\[10\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[9\] GND " "Pin \"Y_D\[9\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[8\] GND " "Pin \"Y_D\[8\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[7\] GND " "Pin \"Y_D\[7\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[6\] GND " "Pin \"Y_D\[6\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[5\] GND " "Pin \"Y_D\[5\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[4\] GND " "Pin \"Y_D\[4\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[3\] GND " "Pin \"Y_D\[3\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[2\] GND " "Pin \"Y_D\[2\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[1\] GND " "Pin \"Y_D\[1\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Y_D\[0\] GND " "Pin \"Y_D\[0\]\" is stuck at GND" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 1440 1912 2090 1456 "Y_D\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1611815867025 "|m68hc11|Y_D[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1611815867025 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611815867150 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1611815868922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611815869177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611815869177 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRQn " "No output dependent on input pin \"IRQn\"" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 152 1704 1872 168 "IRQn" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611815869371 "|m68hc11|IRQn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XIRQn " "No output dependent on input pin \"XIRQn\"" {  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 176 1704 1872 192 "XIRQn" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1611815869371 "|m68hc11|XIRQn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1611815869371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1111 " "Implemented 1111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611815869372 ""} { "Info" "ICUT_CUT_TM_OPINS" "165 " "Implemented 165 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611815869372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "942 " "Implemented 942 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611815869372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611815869372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 306 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 306 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611815869410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 00:37:49 2021 " "Processing ended: Thu Jan 28 00:37:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611815869410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611815869410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611815869410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611815869410 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1611815870698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611815870699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 00:37:50 2021 " "Processing started: Thu Jan 28 00:37:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611815870699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1611815870699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off m68hc11 -c m68hc11 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1611815870699 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1611815870746 ""}
{ "Info" "0" "" "Project  = m68hc11" {  } {  } 0 0 "Project  = m68hc11" 0 0 "Fitter" 0 0 1611815870746 ""}
{ "Info" "0" "" "Revision = m68hc11" {  } {  } 0 0 "Revision = m68hc11" 0 0 "Fitter" 0 0 1611815870747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1611815870875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1611815870876 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "m68hc11 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"m68hc11\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1611815870890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611815870930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1611815870930 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1611815871196 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1611815871201 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1611815871290 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1611815871290 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 1849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611815871298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 1851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611815871298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 1853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611815871298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 1855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611815871298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 1857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611815871298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611815871298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611815871298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/valdr/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 1863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1611815871298 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1611815871298 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611815871299 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611815871299 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611815871299 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1611815871299 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1611815871304 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "169 169 " "No exact pin location assignment(s) for 169 pins of 169 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1611815871639 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1611815872769 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "m68hc11.sdc " "Synopsys Design Constraints File file not found: 'm68hc11.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1611815872770 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1611815872770 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1611815872783 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1611815872785 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1611815872785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611815872945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secuenciador:inst7\|registro_sec:inst2\|UPA\[3\] " "Destination node secuenciador:inst7\|registro_sec:inst2\|UPA\[3\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611815872945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secuenciador:inst7\|registro_sec:inst2\|UPA\[1\] " "Destination node secuenciador:inst7\|registro_sec:inst2\|UPA\[1\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611815872945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "secuenciador:inst7\|registro_sec:inst2\|UPA\[2\] " "Destination node secuenciador:inst7\|registro_sec:inst2\|UPA\[2\]" {  } { { "Secuenciador/registro_sec.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/Secuenciador/registro_sec.vhd" 138 -1 0 } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1611815872945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1611815872945 ""}  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 0 528 696 16 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 1843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611815872945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "upa:inst1\|Mux28~0  " "Automatically promoted node upa:inst1\|Mux28~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611815872945 ""}  } { { "UPA/upa.vhd" "" { Text "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/UPA/upa.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 1572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611815872945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node RESET~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1611815872945 ""}  } { { "m68hc11.bdf" "" { Schematic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/m68hc11.bdf" { { 24 528 696 40 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 0 { 0 ""} 0 1842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1611815872945 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1611815873678 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611815873680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1611815873680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611815873683 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1611815873686 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1611815873689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1611815873689 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1611815873690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1611815873830 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1611815873832 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1611815873832 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "167 unused 2.5V 2 165 0 " "Number of I/O pins in group: 167 (unused VREF, 2.5V VCCIO, 2 input, 165 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1611815873838 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1611815873838 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1611815873838 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611815873839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611815873839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611815873839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611815873839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611815873839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611815873839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611815873839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611815873839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1611815873839 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1611815873839 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1611815873839 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611815874165 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1611815874172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1611815876260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611815876657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1611815876701 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1611815892800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611815892800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1611815894107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1611815898432 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1611815898432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1611815915360 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1611815915360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611815915362 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.07 " "Total time spent on timing analysis during the Fitter is 3.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1611815915596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611815915612 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611815916632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1611815916633 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1611815918041 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1611815919166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/output_files/m68hc11.fit.smsg " "Generated suppressed messages file /media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/output_files/m68hc11.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1611815919637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1392 " "Peak virtual memory: 1392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611815920369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 00:38:40 2021 " "Processing ended: Thu Jan 28 00:38:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611815920369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611815920369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611815920369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1611815920369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1611815921627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611815921628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 00:38:41 2021 " "Processing started: Thu Jan 28 00:38:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611815921628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1611815921628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off m68hc11 -c m68hc11 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1611815921628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1611815921884 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1611815923826 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1611815923896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611815924777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 00:38:44 2021 " "Processing ended: Thu Jan 28 00:38:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611815924777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611815924777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611815924777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1611815924777 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1611815924962 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1611815925869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611815925870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 00:38:45 2021 " "Processing started: Thu Jan 28 00:38:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611815925870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1611815925870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta m68hc11 -c m68hc11 " "Command: quartus_sta m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1611815925870 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1611815925916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1611815926072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1611815926072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815926115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815926115 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1611815926455 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "m68hc11.sdc " "Synopsys Design Constraints File file not found: 'm68hc11.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1611815926497 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815926497 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611815926502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst7\|registro_sec:inst2\|CC secuenciador:inst7\|registro_sec:inst2\|CC " "create_clock -period 1.000 -name secuenciador:inst7\|registro_sec:inst2\|CC secuenciador:inst7\|registro_sec:inst2\|CC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611815926502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst7\|registro_sec:inst2\|UPA\[0\] secuenciador:inst7\|registro_sec:inst2\|UPA\[0\] " "create_clock -period 1.000 -name secuenciador:inst7\|registro_sec:inst2\|UPA\[0\] secuenciador:inst7\|registro_sec:inst2\|UPA\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611815926502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst7\|registro_sec:inst2\|CZ secuenciador:inst7\|registro_sec:inst2\|CZ " "create_clock -period 1.000 -name secuenciador:inst7\|registro_sec:inst2\|CZ secuenciador:inst7\|registro_sec:inst2\|CZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611815926502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst7\|registro_sec:inst2\|CV secuenciador:inst7\|registro_sec:inst2\|CV " "create_clock -period 1.000 -name secuenciador:inst7\|registro_sec:inst2\|CV secuenciador:inst7\|registro_sec:inst2\|CV" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611815926502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst7\|registro_sec:inst2\|CH secuenciador:inst7\|registro_sec:inst2\|CH " "create_clock -period 1.000 -name secuenciador:inst7\|registro_sec:inst2\|CH secuenciador:inst7\|registro_sec:inst2\|CH" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611815926502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secuenciador:inst7\|registro_sec:inst2\|CN secuenciador:inst7\|registro_sec:inst2\|CN " "create_clock -period 1.000 -name secuenciador:inst7\|registro_sec:inst2\|CN secuenciador:inst7\|registro_sec:inst2\|CN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1611815926502 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611815926502 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1611815926508 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611815926510 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1611815926512 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1611815926520 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1611815926543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611815926566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.952 " "Worst-case setup slack is -12.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.952           -1474.536 CLK  " "  -12.952           -1474.536 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.100            -108.118 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\]  " "   -8.100            -108.118 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.498              -5.498 secuenciador:inst7\|registro_sec:inst2\|CC  " "   -5.498              -5.498 secuenciador:inst7\|registro_sec:inst2\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.241              -4.241 secuenciador:inst7\|registro_sec:inst2\|CZ  " "   -4.241              -4.241 secuenciador:inst7\|registro_sec:inst2\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.459              -3.459 secuenciador:inst7\|registro_sec:inst2\|CN  " "   -3.459              -3.459 secuenciador:inst7\|registro_sec:inst2\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.257              -3.257 secuenciador:inst7\|registro_sec:inst2\|CH  " "   -3.257              -3.257 secuenciador:inst7\|registro_sec:inst2\|CH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926568 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264              -2.264 secuenciador:inst7\|registro_sec:inst2\|CV  " "   -2.264              -2.264 secuenciador:inst7\|registro_sec:inst2\|CV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926568 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815926568 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 CLK  " "    0.344               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\]  " "    0.788               0.000 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.099               0.000 secuenciador:inst7\|registro_sec:inst2\|CC  " "    2.099               0.000 secuenciador:inst7\|registro_sec:inst2\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.218               0.000 secuenciador:inst7\|registro_sec:inst2\|CV  " "    2.218               0.000 secuenciador:inst7\|registro_sec:inst2\|CV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.354               0.000 secuenciador:inst7\|registro_sec:inst2\|CN  " "    3.354               0.000 secuenciador:inst7\|registro_sec:inst2\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.578               0.000 secuenciador:inst7\|registro_sec:inst2\|CZ  " "    3.578               0.000 secuenciador:inst7\|registro_sec:inst2\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.784               0.000 secuenciador:inst7\|registro_sec:inst2\|CH  " "    3.784               0.000 secuenciador:inst7\|registro_sec:inst2\|CH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815926587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.975 " "Worst-case recovery slack is -2.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.975              -8.925 CLK  " "   -2.975              -8.925 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815926589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.543 " "Worst-case removal slack is 2.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.543               0.000 CLK  " "    2.543               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815926591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -265.361 CLK  " "   -3.000            -265.361 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CC  " "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CH  " "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CN  " "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CV  " "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CZ  " "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\]  " "    0.472               0.000 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815926592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815926592 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611815926622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1611815926650 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1611815928211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611815928426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611815928462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.905 " "Worst-case setup slack is -11.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.905           -1356.659 CLK  " "  -11.905           -1356.659 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.565            -100.172 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\]  " "   -7.565            -100.172 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.096              -5.096 secuenciador:inst7\|registro_sec:inst2\|CC  " "   -5.096              -5.096 secuenciador:inst7\|registro_sec:inst2\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.822              -3.822 secuenciador:inst7\|registro_sec:inst2\|CZ  " "   -3.822              -3.822 secuenciador:inst7\|registro_sec:inst2\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.125              -3.125 secuenciador:inst7\|registro_sec:inst2\|CN  " "   -3.125              -3.125 secuenciador:inst7\|registro_sec:inst2\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.916              -2.916 secuenciador:inst7\|registro_sec:inst2\|CH  " "   -2.916              -2.916 secuenciador:inst7\|registro_sec:inst2\|CH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.011              -2.011 secuenciador:inst7\|registro_sec:inst2\|CV  " "   -2.011              -2.011 secuenciador:inst7\|registro_sec:inst2\|CV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815928463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.307 " "Worst-case hold slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CLK  " "    0.307               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\]  " "    0.671               0.000 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.964               0.000 secuenciador:inst7\|registro_sec:inst2\|CC  " "    1.964               0.000 secuenciador:inst7\|registro_sec:inst2\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.089               0.000 secuenciador:inst7\|registro_sec:inst2\|CV  " "    2.089               0.000 secuenciador:inst7\|registro_sec:inst2\|CV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.083               0.000 secuenciador:inst7\|registro_sec:inst2\|CN  " "    3.083               0.000 secuenciador:inst7\|registro_sec:inst2\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.335               0.000 secuenciador:inst7\|registro_sec:inst2\|CZ  " "    3.335               0.000 secuenciador:inst7\|registro_sec:inst2\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.449               0.000 secuenciador:inst7\|registro_sec:inst2\|CH  " "    3.449               0.000 secuenciador:inst7\|registro_sec:inst2\|CH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815928485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.850 " "Worst-case recovery slack is -2.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.850              -8.550 CLK  " "   -2.850              -8.550 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815928489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.328 " "Worst-case removal slack is 2.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.328               0.000 CLK  " "    2.328               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815928491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -265.361 CLK  " "   -3.000            -265.361 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CC  " "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CH  " "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CN  " "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CV  " "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CZ  " "   -1.403              -1.403 secuenciador:inst7\|registro_sec:inst2\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\]  " "    0.348               0.000 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815928493 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1611815928528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1611815928757 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1611815928775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.340 " "Worst-case setup slack is -5.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.340            -549.568 CLK  " "   -5.340            -549.568 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.340             -43.079 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\]  " "   -3.340             -43.079 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.268              -2.268 secuenciador:inst7\|registro_sec:inst2\|CC  " "   -2.268              -2.268 secuenciador:inst7\|registro_sec:inst2\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661              -1.661 secuenciador:inst7\|registro_sec:inst2\|CZ  " "   -1.661              -1.661 secuenciador:inst7\|registro_sec:inst2\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.347              -1.347 secuenciador:inst7\|registro_sec:inst2\|CH  " "   -1.347              -1.347 secuenciador:inst7\|registro_sec:inst2\|CH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.344              -1.344 secuenciador:inst7\|registro_sec:inst2\|CN  " "   -1.344              -1.344 secuenciador:inst7\|registro_sec:inst2\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.822              -0.822 secuenciador:inst7\|registro_sec:inst2\|CV  " "   -0.822              -0.822 secuenciador:inst7\|registro_sec:inst2\|CV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815928777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.031 " "Worst-case hold slack is 0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 CLK  " "    0.031               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\]  " "    0.185               0.000 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 secuenciador:inst7\|registro_sec:inst2\|CC  " "    0.801               0.000 secuenciador:inst7\|registro_sec:inst2\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.277               0.000 secuenciador:inst7\|registro_sec:inst2\|CV  " "    1.277               0.000 secuenciador:inst7\|registro_sec:inst2\|CV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.808               0.000 secuenciador:inst7\|registro_sec:inst2\|CN  " "    1.808               0.000 secuenciador:inst7\|registro_sec:inst2\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.912               0.000 secuenciador:inst7\|registro_sec:inst2\|CZ  " "    1.912               0.000 secuenciador:inst7\|registro_sec:inst2\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.025               0.000 secuenciador:inst7\|registro_sec:inst2\|CH  " "    2.025               0.000 secuenciador:inst7\|registro_sec:inst2\|CH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815928800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.580 " "Worst-case recovery slack is -0.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928803 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.580              -1.740 CLK  " "   -0.580              -1.740 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928803 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815928803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.861 " "Worst-case removal slack is 0.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861               0.000 CLK  " "    0.861               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815928805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -198.086 CLK  " "   -3.000            -198.086 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 secuenciador:inst7\|registro_sec:inst2\|CC  " "   -1.000              -1.000 secuenciador:inst7\|registro_sec:inst2\|CC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 secuenciador:inst7\|registro_sec:inst2\|CH  " "   -1.000              -1.000 secuenciador:inst7\|registro_sec:inst2\|CH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 secuenciador:inst7\|registro_sec:inst2\|CN  " "   -1.000              -1.000 secuenciador:inst7\|registro_sec:inst2\|CN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 secuenciador:inst7\|registro_sec:inst2\|CV  " "   -1.000              -1.000 secuenciador:inst7\|registro_sec:inst2\|CV " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 secuenciador:inst7\|registro_sec:inst2\|CZ  " "   -1.000              -1.000 secuenciador:inst7\|registro_sec:inst2\|CZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\]  " "    0.258               0.000 secuenciador:inst7\|registro_sec:inst2\|UPA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1611815928807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1611815928807 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611815930604 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1611815930609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611815930716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 00:38:50 2021 " "Processing ended: Thu Jan 28 00:38:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611815930716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611815930716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611815930716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1611815930716 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1611815931997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611815931998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 00:38:51 2021 " "Processing started: Thu Jan 28 00:38:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611815931998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1611815931998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off m68hc11 -c m68hc11 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off m68hc11 -c m68hc11" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1611815931998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1611815932351 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1611815932391 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "m68hc11.vho /media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/simulation/modelsim/ simulation " "Generated file m68hc11.vho in folder \"/media/veracrypt1/Libros Ingenieria en Computacion/Organizacion y Arquitectura de computadoras/Proyecto_final_CISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1611815932698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "620 " "Peak virtual memory: 620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611815932753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 00:38:52 2021 " "Processing ended: Thu Jan 28 00:38:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611815932753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611815932753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611815932753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1611815932753 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 321 s " "Quartus Prime Full Compilation was successful. 0 errors, 321 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1611815932931 ""}
