# RISCV-RV32i-RTL-TO-GDSII
RTL-to-GDSII implementation of a RISC-V RV32I 5-stage pipelined CPU using industry-standard ASIC flow.
