-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Fri Jun  2 15:00:12 2023
-- Host        : LAPTOP-ST2QD1SE running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ wall_nut_big_sim_netlist.vhdl
-- Design      : wall_nut_big
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(0),
      I2 => addra(1),
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => ena,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => addra(1),
      O => ena_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[10]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(7),
      I1 => \douta[10]\(7),
      I2 => \douta[10]_0\(7),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(7),
      O => douta(7)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => \douta[11]\(0),
      I2 => \douta[11]_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[11]_1\(0),
      O => douta(8)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \douta[10]\(0),
      I2 => \douta[10]_0\(0),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(0),
      O => douta(0)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(1),
      I1 => \douta[10]\(1),
      I2 => \douta[10]_0\(1),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(1),
      O => douta(1)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(2),
      I1 => \douta[10]\(2),
      I2 => \douta[10]_0\(2),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(2),
      O => douta(2)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(3),
      I1 => \douta[10]\(3),
      I2 => \douta[10]_0\(3),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(3),
      O => douta(3)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(4),
      I1 => \douta[10]\(4),
      I2 => \douta[10]_0\(4),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(4),
      O => douta(4)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(5),
      I1 => \douta[10]\(5),
      I2 => \douta[10]_0\(5),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(5),
      O => douta(5)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFAAF0CC00AAF0"
    )
        port map (
      I0 => DOADO(6),
      I1 => \douta[10]\(6),
      I2 => \douta[10]_0\(6),
      I3 => sel_pipe_d1(1),
      I4 => sel_pipe_d1(0),
      I5 => \douta[10]_1\(6),
      O => douta(6)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000003222105800000000000000000000000E2EE1E00000000000",
      INIT_01 => X"000000000000000000038006004B8000000000000000000000C270639C000000",
      INIT_02 => X"00530000000000000000003690280000CC0000000000000000000F865C0000F0",
      INIT_03 => X"C00000AAA00000000000000001CC80C0000032C000000000000000006A20D000",
      INIT_04 => X"88000000001098000000000000000424000000004A3000000000000000021000",
      INIT_05 => X"00180200000000402600000000000000090000000000AC6C000000000000000E",
      INIT_06 => X"000001EC00000000003808800000000000006602000000006011000000000000",
      INIT_07 => X"000000001B4210000000421E0360000000000006810000000018180240000000",
      INIT_08 => X"580000000000300200000000088F80D00000000000398800000000EF08811000",
      INIT_09 => X"C60004000000000048AC8000000000054038000000000042B040000000018600",
      INIT_0A => X"00000200070000000000879F000000000063C02C0000000000C2DE0000000000",
      INIT_0B => X"0000000001400CC0000000010FF1000000000002A00180000000018F87000000",
      INIT_0C => X"7C0000000000016002C000000004BE0E0000000000016002C0000000021F7F00",
      INIT_0D => X"3873A8000000000000D001200000001D7E100000000000010001400000000A3E",
      INIT_0E => X"0000402E3F000000000000A0012000000030AFFC000000000000A00020000000",
      INIT_0F => X"B000000121703F9000002C0000F0009000000090503F800000000000F000A000",
      INIT_10 => X"C0002800000249C03FC80003DC9000B00090000002A6403FC00003035000C000",
      INIT_11 => X"F9007400480000069AA07FE0003701FA004400080000041DA03FE00019F3E000",
      INIT_12 => X"5A07FC0028002C0000093BA18FF0004A03FE006C002800000C39A07FE0000503",
      INIT_13 => X"3400B407FF003B003C0000107DB073A4003407FF002C002400000D7BA0EFF400",
      INIT_14 => X"F80068003C73FF801500160000127DD0005C003DE3FF0017001200001E7AF020",
      INIT_15 => X"187D7701D801BCF0FFA00300030000127E7C008800BD91FF0003001A0000107C",
      INIT_16 => X"000020FF9E0E000037000100034257000020FE39E31000BF6009000343F90000",
      INIT_17 => X"B3F4000069FFE0320000BF20020000BFF0000035FFC1E8000077000300037FD5",
      INIT_18 => X"00057FF48000D3FFFD860000DDE0060001FFF5800049FFFA0100001FE0030001",
      INIT_19 => X"9FB240015FF4800027FFFFE020088F7FFD00017FF50000D3FFBFF89000CEFE1E",
      INIT_1A => X"E6324C9180017FF0800007FFFFE0C388F8F1C400015FF28000A7FFFE39D01977",
      INIT_1B => X"FFFFF5C82D0C00017FF2800087FFFFDF28030A112280017FF2800047FFFFEE93",
      INIT_1C => X"FFFFFFFFECFFC3C000017FF10000A2FFFFF0FFFFF9001004017FF0000043FFFF",
      INIT_1D => X"0000FFFFFFFFFFFF8DFFFFC17FFF000080FFFFFFF07FFFFFFF00017FFB8000C2",
      INIT_1E => X"FD0000013FFFFFBFFFFFFFFCCFFD7FF90000017FFFDFBFFFF9FFFFFFFD7FFB80",
      INIT_1F => X"BDFFE3000081BFFFFFFFFF7FFFFFFFBDFFF00000013FFFFFFFE07FFFFFFFFDFF",
      INIT_20 => X"FFFBFDFFE60000001FFFFFFFFFFFFFFFFBFDFFE60000C07FFFFFFFFFFFF1FFFF",
      INIT_21 => X"FFFFFFFFFD3FEB0000807FFBF7FFFFFFFFFFFFFD3FEE000001CFDFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFC3FF10000A23FFFDF7FFFFFFFFFFFFC3FED0000004FFFEFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFF43FF30000871FFFFFFFFFFFFFFFFFFC3FF30000871FFFFF",
      INIT_24 => X"CE3FFFFFFFFFFFFFFFFFF8FFF100000E3FFFFFFFFFFFFFFFFFFE7FF300000F1F",
      INIT_25 => X"00008C7FFFFFFFFFFFFFFFFFF9FFC800008E7FFFFFFFFFFFFFFFFFFEFFF70000",
      INIT_26 => X"FFC20000C4FFFFFFFFFFFFFFFFFFF2FFE200000C7FFFFFFFFFFFFFFFFFF5FFCE",
      INIT_27 => X"FFF2FF320000E8FFFFFFFFFF9FFFFFFFF2FFE6000080FFFFFFFFFFFFFFFFFFF2",
      INIT_28 => X"FFFFFFF07DB60000257FFFFFFFFCBFFFFFFFF07E120000607FFFFFFFFF9FFFFF",
      INIT_29 => X"F8FFFFFFFFF878EC00001B7FFFFFFFF0FFFFFFFFFC7BCE0000277FFFFFFFFE5F",
      INIT_2A => X"FFFFFFFFFFFBFFE8F3440000103FFFFFFFFFFFFFFFFFF6F98400001BFFFFFFFF",
      INIT_2B => X"2FFFFFFFFFFFFFFFFFA5D188000018FFFFFFFFFFFFFFFFFFF9C898000018FFFF",
      INIT_2C => X"00080FFFFFFFFFFFFFFF7FC1E27000001A0FFFFFFFFFFFFFFFFF91E230000022",
      INIT_2D => X"C00000040FFFFFFFFFFFFFFF5F61A8C00000049FFFFFFFFFFFFFFFFFC1E56000",
      INIT_2E => X"46350000000355FFFFFFFFFFFFFEBFC293800000035FFFFFFFFFFFFFFD3FB301",
      INIT_2F => X"F8FE001C0000000190FFFFFFFFFFFFF77F20020000000183FFFFFFFFFFFFF87F",
      INIT_30 => X"E5BFF3FEC03000000000487FEFFFFFFB3FEDFE801800000000C07E7FFFFFFCFF",
      INIT_31 => X"2FFF65FFC3FF024000000000361FB19FFFF47FDFFC40E000000000743FD8FFFF",
      INIT_32 => X"8F8F1FFFE7FFE7D9010000000000090F127FFFB9FFC3EA808000000000181F92",
      INIT_33 => X"0003B3FFFFFFFBFE87002C000000000004278FFFFFFFFF678A0700000000000C",
      INIT_34 => X"00000000D0BFFFFFF5001B2820000000000001817FFFFFF7000D403800000000",
      INIT_35 => X"0000000000000D20FF819C00397B8000000000000034D300F0EB003E05C00000",
      INIT_36 => X"000000000000000001C020028E00DE0000000000000000039F801EF80063FC00",
      INIT_37 => X"28C00000000000000000003FBE006301F00000000000000000004581C8016138",
      INIT_38 => X"00000000000000000000000000000000000000000000000000000000007E739F",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => douta(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82BFF7A5BBFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB001A500502BFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB014001AAAA43FFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB055551AAAAAA42FFFFFFFFF",
      INIT_04 => X"22FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB0556946AAAAAAA0DBFFF",
      INIT_05 => X"AAA8009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF015AA91AAAAAAAA90",
      INIT_06 => X"AAAAAAAA1905FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0156AA46AAAAAA",
      INIT_07 => X"5AAAAAAAAAAA46A0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4156AAA4AAA",
      INIT_08 => X"AAAAAAAAAAAAAAAA826A07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8156AAAA",
      INIT_09 => X"556AAAAAAAAAAAAAAAAAA0AA90FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8155A",
      INIT_0A => X"FFF156AAAAAAAAAAAAAAAAAA641AA4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_0B => X"FFFFFF055AA6AAAAAAAAAAAAAAAA9A0AAA3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFC056AA6AAAAAAAAAAAAAAAA9686AA83FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFE815AAAAAAAAAAAAAAAAAAAAA592AAA0FFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFC155AAAAAAAAAAAAAAAAAAAAA961AAA47FFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFEC0556A9AAAAAAAAAAAAAA956AA960AAA91FFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFC0156AAAAAAAAAAAAAAAAA5506AA686AAA4BFFFFFF",
      INIT_11 => X"A0FFFFFFFFFFFFFFFFFFFFFFFE146AA6AAAAAAAAAAAAAAAAAAA1AA582AAA87FF",
      INIT_12 => X"1AAAA2FFFFFFFFFFFFFFFFFFFFFFF452A5AA9AAAAAAAAAAAAAAAAAA86A992AAA",
      INIT_13 => X"5A961AAAA9BFFFFFFFFFFFFFFFFFFFFFF45A565A6AAAAAAAAAAAAAAAAAAA6A99",
      INIT_14 => X"AAAA96A60AAAA83FFFFFFFFFFFFFFFFFFFFFD1655956AAAAAAAAAAAAAAAAAAAA",
      INIT_15 => X"AAAAAAAAAAA64AAAA94FFFFFFFFFFFFFFFFFFFFFE1556955AAAAAAAAAAAAAAAA",
      INIT_16 => X"AAAAAAAAAAAAAAA646AAAA45FFFFFFFFFFFFFFFFFFFF45556A95AAAAAAAAAAAA",
      INIT_17 => X"AAAAAAAAAAAAAAAAAAA986AAAAA0BFFFFFFFFFFFFFFFFFFF455555A9AAAAAAAA",
      INIT_18 => X"AAAAAAAAAAAAAAAAAAAAAAA982AAAAA83FFFFFFFFFFFFFFFFFFC15559555AAAA",
      INIT_19 => X"955AAAAAAAAAAAAAAAAAAAAAAAA982AAAAA8BFFFFFFFFFFFFFFFFFF81556AA56",
      INIT_1A => X"5550006AAAAAAAAAAAAAAAAAAAAAAAA992AAAAA87FFFFFFFFFFFFFFFFFF05556",
      INIT_1B => X"FF855506BA06AAAAAAAAAAAAAAAAAAAAAAAA51AAAAA92FFFFFFFFFFFFFFFFFD1",
      INIT_1C => X"FFFFFF15609FFFB0AAAAAAAAAAAAAAAAAAAAAAAA61AAAAAA0FFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFF05581FFFFF92AAAAAAAAAAAAAAAAAAAAAAA61AAAAAA2FFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFD0560FFFFFFF8AAAAAAAAAAAAAAAAAAAAAAA60AAAAAA1FFFFFFF",
      INIT_1F => X"8FFFFFFFFFFFFFFF81582EFFFFFFE2AAAAAAAAAAA506AAAAAAAA60AAAAAA4BFF",
      INIT_20 => X"AAAA8BFFFFFFFFFFFFFF05547FFFFFFFF1AAAAAAAAA906A40AAAAAAA65AAAAAA",
      INIT_21 => X"586AAAAA93FFFFFFFFFFFFFE1561FFFFFFFFF0AAAAAAAAA08BFE20AAAAAA64AA",
      INIT_22 => X"AAAA9A1AAAAAA1FFFFFFFFFFFFF45550FBFFFFFFFC6AAAAAAA4AFFFFF52AAAAA",
      INIT_23 => X"FFF1AAAA964AAAAAA3FFFFFFFFFFFFF45553FBFFFFFFFE2AAAAAA93FFFFFFF86",
      INIT_24 => X"FFFFFFF4AAAA964AAAAAA1FFFFFFFFFFFFD1554BFBFFFFFFFC2AAAAAA83EFFFF",
      INIT_25 => X"87FBFFFFFFFC6AAAA65AAAAAA47FFFFFFFFFFFF1554BFBFFD3FFFC2AAAAAA3FB",
      INIT_26 => X"AAAA83EFFFFFFFFF2AAAA64AAAAAA8FFFFFFFFFFFFD1554BFBFFD3FFFC1AAAAA",
      INIT_27 => X"FE1AAAAA1FEFFFFFFFFE1AAAA555AAAAA87FFFFFFFFFFFD1554BFAFFFFFFFC1A",
      INIT_28 => X"FFFFFC1AAAAA3FAEFFFFFFFF8AAAA995AAAAA92FFFFFFFFFFF815553FAFFFFFF",
      INIT_29 => X"FEBFFFFFFC6AAAAA1FAFB7FFFFFFCAAAA995AAAAAA3FFFFFFFFFFF815550FEFF",
      INIT_2A => X"55547FAFFFFFF06AAAAA2FAFCFFFFFFF0AAAAAA5AAAAAA1FFFFFFFFFFF455551",
      INIT_2B => X"FF8555582FEAFFFFD16AAAA92FAF8BFFFFFF06AAAAA5AAAAAA87FFFFFFFFFF05",
      INIT_2C => X"FFFFFF4555560BFEABFF85AAAAAA2FAAFFFFFFFF0AAAAAA59AA5558FFFFFFFFF",
      INIT_2D => X"FFFFFFFFFD15555540FFFFF916AAAAAA1FEAFFFFFFFFCAAAAAA59AA69987FFFF",
      INIT_2E => X"55A1FFFFFFFFFE155555509FFF705AAAAAAA3FEAFFFFFFFF8AAAAAA595555992",
      INIT_2F => X"65A555A0FFFFFFFFF81555555506F9016AAAAAAA1FEAFBFFFFFE1AAAAAA96555",
      INIT_30 => X"AAA9555555A3BFFFFFFFFC55555555500055AAAAAAAA87FAABFFFFFF2AAAAAA9",
      INIT_31 => X"AAAAAA99555555A3BFFFFFFFE055555555555556AAAAAAAA87FEABFFFFF86AAA",
      INIT_32 => X"ABE1AAAAAAA9555555A1FFFFFFFFE15555556555556A69AAAAAA63FFAAABFEF4",
      INIT_33 => X"FEAABF869AAAAAA9595555A1BFFFFFFF81555555555556AAA6AAAA6A683FEAAA",
      INIT_34 => X"564AFFFFF51AAAAAAAA9595555A1BFFFFFFFC55555555556A56986AAAA59993F",
      INIT_35 => X"0156A5A08BFE20A96AAAAAA9555555A5BFFFFFFF05555555555556AA4555550A",
      INIT_36 => X"A6AAAAA5AA6A05A406A66AAAAAA9555555A5BFFFFFFF05555555555556566950",
      INIT_37 => X"5555555555995A6AA505AA5AAAAAAAA9555555A5BFFFFFFF0555555555555955",
      INIT_38 => X"555555AA555555555569AAAAA9AAAA9AAAA9555555A5BFFFFFFF055555555555",
      INIT_39 => X"5555555555555555565A55555AA55AAAAAAAAAA9555555A5BFFFFFFF01555555",
      INIT_3A => X"115555555555555555AA9555555555555555AAAAAAA955555561BFFFFFFF0155",
      INIT_3B => X"FFFF11555555555555555555555555556A59555555555AA9555555617FFFFFFF",
      INIT_3C => X"7FFFFFFF11545555555559556555555555695555555555555559555555617FFF",
      INIT_3D => X"55637FFFFFFF11546555555555556555555555555555555A5A55555955555561",
      INIT_3E => X"155555A2FFFFFFFF1154655555555555555556AA955555555555555555591555",
      INIT_3F => X"65591555568FFFFFFFFF11542555555555555555555595555555555555556559",
      INIT_40 => X"556555591555562FFFFFFFFF115515555555555555555555555555A955555555",
      INIT_41 => X"5555556555591555563FFFFFFFFF115519555555555555555555555555555555",
      INIT_42 => X"55555555555555591555561FFFFFFFFF11550955595555555555555555555555",
      INIT_43 => X"555555555555555555591555565BFFFFFFFFD155455555655595555555555555",
      INIT_44 => X"5555555555555555555555591555564BFFFFFFFF115546555555565555555555",
      INIT_45 => X"555555555555555555555555555915555587FFFFFFFF11555155555559559555",
      INIT_46 => X"5555555555555555555555555555555915555583FFFFFFFF4555555555555555",
      INIT_47 => X"55555555555555555555555555555555559915555583FFFFFFFF055555555555",
      INIT_48 => X"555555555555555555555555555555555555555915555583FFFFFFFFC5555555",
      INIT_49 => X"4555555555555555555555555555555555555555556815555587FFFFFFFF8555",
      INIT_4A => X"FFFF155555555555555555555555555555555555555555605555554BFFFFFFFF",
      INIT_4B => X"FFFFFFFF455555555555555555555555555555555555555555605555561FFFFF",
      INIT_4C => X"562FFFFFFFFF055555555555555555555555555555555555555555915555561F",
      INIT_4D => X"5555563FFFFFFFFFC15555555555555555555555555555555555555555915555",
      INIT_4E => X"55915555563FFFFFFFFFC1555555555555555555555555555555555555555591",
      INIT_4F => X"555555915555650FFFFFFFFFF055555555555555555555555555555555555555",
      INIT_50 => X"5555555555915555A51FFFFFFFFFF05555555555555555555555695555555555",
      INIT_51 => X"55555555555555915555911FFFFFFFFFFD1455555555555555555556A5555555",
      INIT_52 => X"155555555555555555815556452FFFFFFFFFFE045555555555555555555A4555",
      INIT_53 => X"555555555555555555555591555A047FFFFFFFFFFF8455555555555555555554",
      INIT_54 => X"55555555555555555555555555815568183FFFFFFFFFFF041555555555555555",
      INIT_55 => X"55555555555555555555555555555645555054FFFFFFFFFFFF45155555555555",
      INIT_56 => X"555555555555555555555555555555555605550523FFFFFFFFFFFF0505555555",
      INIT_57 => X"5155555555555555555555555555555555555605545453FFFFFFFFFFFF854155",
      INIT_58 => X"FF01555555555555555555555555555555555555591555518FFFFFFFFFFFFF05",
      INIT_59 => X"FFFFFFC1555555555555555555555555555555555555591555520FFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFF8555555555555555555555555555555555555591555491FFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFF855555555555555555555555555555555955559155118FFFF",
      INIT_5C => X"1483FFFFFFFFFFFFFFFE14155555555555555555555555555555955568150561",
      INIT_5D => X"9141510FFFFFFFFFFFFFFFFE0509555555555555555555555555555655556450",
      INIT_5E => X"55558155547FFFFFFFFFFFFFFFFFC541555555555555555555555555555A5555",
      INIT_5F => X"55695556455551FFFFFFFFFFFFFFFFFFD1515555555555555555555555555559",
      INIT_60 => X"A5555564555605554BFFFFFFFFFFFFFFFFFFD155555555555555555555555555",
      INIT_61 => X"555A555555A1555605552FFFFFFFFFFFFFFFFFFFFC5555551555555555555555",
      INIT_62 => X"555555A955555581555A05543FFFFFFFFFFFFFFFFFFFFC155555095555555555",
      INIT_63 => X"A555555556905555564555591550BFFFFFFFFFFFFFFFFFFFFD05555542A95555",
      INIT_64 => X"54015555555550055555591555641550FFFFFFFFFFFFFFFFFFFFFFC555555056",
      INIT_65 => X"55555555555555555555555550555590550FFFFFFFFFFFFFFFFFFFFFFFE15555",
      INIT_66 => X"FFFD15555555555555555555555541555A01503FFFFFFFFFFFFFFFFFFFFFFFF4",
      INIT_67 => X"FFFFFFFF4155555555555555555555551555681541BFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFC05555555555555555555555555590550BFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFA0155555555555555585555555541006FFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFA05555555555555560555555500008FFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF9155555555555558155555542FC7FFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5555555555555055555542BFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000155555500155555403FFFFF",
      INIT_6E => X"EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57250000500240055540FFF",
      INIT_6F => X"4A63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4E50018BE340000",
      INIT_70 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFF95BFFFFE",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFF8000C3FFFFFFFFFFFFFFFFFFFFFFFFEFF80FFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFF8007FFE7FFFFFFFFFFFFFFFFFFFFFFE001FF8FFFFFFF",
      INITP_02 => X"FE07FFFFFFFFFFFFFFFFFFF81F9FFFF81FFFFFFFFFFFFFFFFFFFFE07CFFFF1FF",
      INITP_03 => X"FFFFFF3E7FFFFFFFFFFFFFFFFFC0FFBFFFFF31FFFFFFFFFFFFFFFFFFF03F9FFF",
      INITP_04 => X"8FFFFFFFFFCFCFFFFFFFFFFFFFFFFE07FFFFFFFF9F3FFFFFFFFFFFFFFFFF01FF",
      INITP_05 => X"FFF83FFFFFFFFFF3F3FFFFFFFFFFFFFFF81FFFFFFFFFE7E7FFFFFFFFFFFFFFFC",
      INITP_06 => X"FFFFFFC0FFFFFFFFFFF9FCFFFFFFFFFFFFFFE07FFFFFFFFFF9F9FFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFC03FFFFFFFFC7FCFF7FFFFFFFFFFFFF01FFFFFFFFFFFCFEFFFFFFFF",
      INITP_08 => X"DFFFFFFFFFFFE07FFFFFFFFFFCFE7FDFFFFFFFFFFFF01FFFFFFFFFF3FEFFBFFF",
      INITP_09 => X"FF3FEFFFFFFFFFFFC3BFFFFFFFFFFF7F7FEFFFFFFFFFFFE1FFFFFFFFFFFEFE7F",
      INITP_0A => X"FFFFFFBFF3FFFFFFFFFF85FFFFFFFFFFFFFF3FEFFFFFFFFFFFC67FFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFF9FFCFFFFFFFFFF0FFFFFFFFFFFFFFFBFF9FFFFFFFFFF8EFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFF9FFE7FFFFFFFFE1FFFFFFFFFFFFFFF9FFE7FFFFFFFFE1DFFFF",
      INITP_0D => X"F07001FFFFFFFFFFFFDFFF7FFFFFFFF83C0FFFFFFFFFFFFFDFFF7FFFFFFFFC3F",
      INITP_0E => X"FFFFE09FFE7FFFFFFFFFFFCFFF3FFFFFFFE0C7F8FFFFFFFFFFFFCFFF3FFFFFFF",
      INITP_0F => X"9FFFFFFF827FFF9FFFFFFFFFFFCFFFBFFFFFFFC13FFF3FFFFFFFFFFFCFFFBFFF",
      INIT_00 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_01 => X"1177BBDDFFFFFFDD55CC8866444466CC99FFFFDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_02 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFBBEF",
      INIT_03 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_04 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_05 => X"DDDDFFFF77CC422000202244886624226486A6EA0E0EC864228899FFFFDDDDDD",
      INIT_06 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_07 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_08 => X"726400CCFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_09 => X"DDDDDDDDDDDDDDDDFFFF99AA2222A8EACAA8868642006470F8F8D8D6B6B6D8D8",
      INIT_0A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0C => X"9472949494949494B6D60C000279FFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFBBAA2042C8CACACAECECEACA002EFEF8",
      INIT_0E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_10 => X"942EA82250FCB67294949494949494949494B6726400CC55BBFFFFFFDDDDDDDD",
      INIT_11 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFBBCC4242C8CACA0E5072",
      INIT_12 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_13 => X"4488EF99FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_14 => X"A8CACA0C7294947272EC442EFCB6729494949494949494949494949494EA0000",
      INIT_15 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFDDEE2220",
      INIT_16 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_17 => X"949494949492502200A842224633FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_18 => X"DDFFFF112220A8EAA8EA5094747272725066ECFCD67294949494949494949494",
      INIT_19 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1B => X"9494949494949494949494949494725000C8D694EA444633FFFFDDDDDDDDDDDD",
      INIT_1C => X"DDDDDDDDDDDDDDFFFF33440086ECA8C82E729472727272940EA8F8F872949494",
      INIT_1D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1E => X"66BBFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1F => X"2E92FA947494949494949494949494949494949494949472EC000CB4FCFA0C42",
      INIT_20 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDFF99660064ECCAA8EC529472727272727294",
      INIT_21 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_22 => X"7244007272D8FAF8C80055FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_23 => X"7272727272949494B4F894729494949494949494949494949494949494949472",
      INIT_24 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF990020EAECA8A82E9474",
      INIT_25 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_26 => X"9494949494949494705000647072B6D8FA5000F1FFDDDDDDDDDDDDDDDDDDDDDD",
      INIT_27 => X"0CCAA8CA509472727272727294949494B6947294949494949494949494949494",
      INIT_28 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFF2220",
      INIT_29 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2A => X"9494949494949494949494949494949450702E00422E72B6B6FAB400CCFFDDDD",
      INIT_2B => X"DDDDDDDDFFAA00ECCAA8CA529472727272729494949494949494949494949494",
      INIT_2C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2D => X"D6B4F8D820AAFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2E => X"949494949494949494949494949494949494949494949494722E50B644205072",
      INIT_2F => X"DDDDDDDDDDDDDDDDDDDDDDFF1100CAEAA8CA7292727272727294949494949494",
      INIT_30 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_31 => X"94500C92B600A872B6B6B4D8D620CDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_32 => X"9494949494949494949494949494949494949494949494949494949494949494",
      INIT_33 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFEF00A8ECA8CA72727272725272",
      INIT_34 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_35 => X"94949494949494949494500CD8EC005072B6B494D8D600EFFFDDDDDDDDDDDDDD",
      INIT_36 => X"5072527272727294949494949494949494949494949494949494949494949494",
      INIT_37 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFBB8800C8ECA8CA",
      INIT_38 => X"11FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_39 => X"94949494949494949494B6D6D6B494949494722E70D800A872B6B49494D8B600",
      INIT_3A => X"CE0042ECEAA8A850927272725072949494949494949494949494949494949494",
      INIT_3B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFDD",
      INIT_3C => X"7294B6949494D8940033FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3D => X"949494949494949494949494949494949450ECA8A872D894949494500CF8A822",
      INIT_3E => X"DDDDDDFFFF99CC2220A8CAA8A8C82E7272727250729494949494949494949494",
      INIT_3F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_40 => X"949494722C9274200C92B694949494F8720079FFDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_41 => X"9494949494949494949494949494949494949494949494947252502EA8420CD6",
      INIT_42 => X"DDDDDDDDDDDDDDDDDDDDFFFFEE0020646686A80C307272525272507294949494",
      INIT_43 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_44 => X"94B4B6D8FCB644CAD6949494502EF8668692B49494949494FA0C44FFDDDDDDDD",
      INIT_45 => X"5250729494949494949494949494949494949494949494949494949494949494",
      INIT_46 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFAA00CA8822A872949294725252",
      INIT_47 => X"94F88611FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_48 => X"94949494949494949494947272F8FA880EB69494720CD8CA207294B694949494",
      INIT_49 => X"D6720E2E52525252525072949494949494949494949494949494949494949494",
      INIT_4A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF3300CAA84452",
      INIT_4B => X"000C72B69494949494D62EAAFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4C => X"94949494949494949494949494949494949494949472D8D8CA729494942E9272",
      INIT_4D => X"DDFF2222ECA894940CCA2E725050505250729494949494949494949494949494",
      INIT_4E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4F => X"960E949494502ED642A87294949494949494B68877FFDDDDDDDDDDDDDDDDDDDD",
      INIT_50 => X"94949494949494949494949494949494949494949494949494949494949472D8",
      INIT_51 => X"DDDDDDDDDDDDDDDDFF7700CACA502EECEC0E7252505050525272949294949494",
      INIT_52 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_53 => X"9494949494949472D674729494722ED8A8647292949494949494D8A811FFFDDD",
      INIT_54 => X"7294949294949494949494949494949494949494949494949494949494949494",
      INIT_55 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF6622ECEA0EEC0C0C50725050505050",
      INIT_56 => X"9494B65022F1FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_57 => X"9494949494949494949494949494949292B6947294942EB60E22507294949494",
      INIT_58 => X"3072505050505050729492929292929292929294949494949494949494949494",
      INIT_59 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF5500CACA0C0E0CEC",
      INIT_5A => X"72222E7294949494949494B60E422477FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5B => X"9294949492929294949494949494949494949494949494947294B49294945072",
      INIT_5C => X"4442EAEC0E0C0C0E505050505050505072949292929292929292929292929292",
      INIT_5D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFF",
      INIT_5E => X"9472729494947250B644C8929494949494949494D8F8A800BBFFDDDDDDDDDDDD",
      INIT_5F => X"9292929292929292929292929292929294949492929292929494949494949494",
      INIT_60 => X"DDDDDDDDDDDDFFEF00EACA0E0E0CEC3052505050505050507294727292929292",
      INIT_61 => X"F1FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_62 => X"9292949494949492949494949494942ED6668494949494949494949494B6FA22",
      INIT_63 => X"9472727272727272727272929292929292929292929292929292929292929292",
      INIT_64 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDFF7700A8CAEC0E0C0C0E725250525252505052",
      INIT_65 => X"949494949494F88688FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_66 => X"929292929292929292929292929292929292927272949450B6CA429294949494",
      INIT_67 => X"3030305050525072947272727272727272727272727272727272929292727292",
      INIT_68 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFDD2286ECCA0E0E0C0C3050",
      INIT_69 => X"940E007294949494949494949494D80C44FFDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6A => X"7272727272727272729292929292929292929292929292929292927272929450",
      INIT_6B => X"A8EC0E0E300EC864424264A80C50727292727272727272727272727272727272",
      INIT_6C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFF6642EC",
      INIT_6D => X"92929292929294727272002EB4949494949494949494B6720077FFDDDDDDDDDD",
      INIT_6E => X"7272727272727272727272727272727272727272727272727272727272729292",
      INIT_6F => X"DDDDFFFF8820ECCACA0E300E6442668AAAACAA884442EA729472727272727272",
      INIT_70 => X"20EFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_71 => X"7272727272727272727272727272947250B644EAB694949494949494949494D6",
      INIT_72 => X"94B4727272727272727272727272727272727272727272727272727272727272",
      INIT_73 => X"DDDDDDDDDDDDDDDDDDDDFFCC00EACAC80C50A8008877FFFFFFFFFFFF99CC0064",
      INIT_74 => X"94949494949494F88666FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_75 => X"7272727272727272727272727272727272727272727294724EF88686B6949494",
      INIT_76 => X"FFFFFFFFFFFF9B46209494727272727272727272727272727272727272727272",
      INIT_77 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF1100CACAA8EC50642235FFFFFFFF",
      INIT_78 => X"2EFAA864B694949494949494949494D80C22FFFDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_79 => X"7272727272727272727272949494947272727272727272727272727272729472",
      INIT_7A => X"8400DDFFFFFFFFFFFFFFFFFFFFFFFFFF8820B694727272727272727272727272",
      INIT_7B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF5500C8EAA8EA50",
      INIT_7C => X"72727272727294722EF8CA64B494949494949494949494B4942277FFDDDDDDDD",
      INIT_7D => X"72727272727272727272727272727274B6B6722E0C0C2E72B6B6947272727272",
      INIT_7E => X"7700A8ECA8CA30CA00DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF44A6D872727272",
      INIT_7F => X"D842CCFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"E7FFDFFFFFFE4CFFFFCFFFFC7F8FFFEFFF9FFFFFFF06FFFFDFFFFF003FFFCFFF",
      INITP_01 => X"F9FFFBFFCFFFFFFC19FFFFE7FFF3FFF3FFF7FFDFFFFFFE0DFFFFEFFFF9FFE7FF",
      INITP_02 => X"9FFFFE7FFBFFEFFFFFF839FF9FF7FFCFFFFCFFFBFFEFFFFFFC39FFFFE7FFEFFF",
      INITP_03 => X"E7FFBFFFFF7FFBFFE7FFFFF879FFFFE7FFBFFFFE7FFBFFE7FFFFF839FF9FF7FF",
      INITP_04 => X"FFFFCFFF7FBFFF3FFDFFF3FFFFF87DFFFFE7FF3FFFFF3FFDFFF7FFFFF879FFFF",
      INITP_05 => X"F07E7FFF8FFF7FFFFFBFFFFFFBFFFFF07EFFFFCFFF7F9FFFBFFFFFF3FFFFF87C",
      INITP_06 => X"FFFFF0FF9FFE1FFF7FFFFF3FFFFFFDFFFFF0FF3FFF1FFF7FFFFFBFFFFFF9FFFF",
      INITP_07 => X"FFFCFFFFE1FFE0007FFFBFFFFF7FFFFFFDFFFFE0FFC7F83FFF3FFFFF3FFEFFFD",
      INITP_08 => X"FFFF7FFCFFFFC3FFFC03FFFF9FFFFE7FFFFFFCFFFFC1FFF801FFFFBFFFFE7FFF",
      INITP_09 => X"FFF3FFFF7FFCFFFF83FEFFFFFFFFEFFFF9FFFF7FFCFFFF83FEFFFFFFFFCFFFFC",
      INITP_0A => X"03FC7F8FFFFF7FFEFFFF87FEFFFF8003F9FFE7FFFF7FFCFFFF07FEFFFF9FF3F3",
      INITP_0B => X"FFFFFFFFF3FFFFFF7FFEFFFF83FEFFFFFFFFFF003FFFFF7FFEFFFF87FEFFFFF8",
      INITP_0C => X"7FFFFFFFFFFFFFFFFFFF7FFEFFFF827FFFFFFFFFFFFFFFFFFF7FFEFFFF827EFF",
      INITP_0D => X"FF807FFFFFFFFFFFFFFFFFFF7FFCFFFF807FFFFFFFFFFFFFFFFFFF7FFEFFFF82",
      INITP_0E => X"FCFFFF805FFFFFFFFFFFFFFFFFFF7FFCFFFF007FFFFFFFFFFFFFFFFFFF7FFCFF",
      INITP_0F => X"FF7FF9FFFF805FFFFFFFFFFFFFFFFFFF7FFDFFFF005FFFFFFFFFFFFFFFFFFF7F",
      INIT_00 => X"64C872B69472727272727272727294722ED8EC86949494949494949494949494",
      INIT_01 => X"FFDD002EB47272727272727272727272727272727274B672C8866688AAAA8664",
      INIT_02 => X"DDDDDDDDDDDDFFDD0064ECA8CA0E2E0055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"9494949494949494F8C846FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_04 => X"883399FFFFFFFF99116622C89494727272727272727292722EB4306472949494",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFCF20B67272727272727272727272727272729494C844",
      INIT_06 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDFF88200CCACA0C306466FFFFFFFFFFFFFFFF",
      INIT_07 => X"502ED844869494949494949494949494D62E00BBFFDDDDDDDDDDDDDDDDDDDDDD",
      INIT_08 => X"727272B672206699FFFFFFFFFFFFFFFFFFFF5522207094727272727272727274",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF202E9472727272727272727272",
      INIT_0A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF3500EACAA8EC0E2E2035",
      INIT_0B => X"7272727272727294720CB494220C9294727474747474747294B62035FFDDDDDD",
      INIT_0C => X"72727272727272727272B67200CEFFFFFFFFFFFFFFFFFFFFFFFFFFFF88005094",
      INIT_0D => X"ECC8EA0E0EEC64DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8886947272",
      INIT_0E => X"72F8648AFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF6642",
      INIT_0F => X"FFFFFFFFFFAA00509472727272727272722E0CFC2E6492947272727272727272",
      INIT_10 => X"FFFFFFEF2292727272727272727272727294720011FFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"DDDDDDDDFF7700CACACA0C0E2EA6A8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"727272727272727272D60C24FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF4442929472727272727294500CB674667274",
      INIT_14 => X"FF4400FFFFFFFFFFFFFFFF1320729472727272727272727272D642ACFFFFFFFF",
      INIT_15 => X"DDDDDDDDDDDDDDDDDDDDDDDDFFCC00ECC8EA0E0C2E86CCFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"72720C947286507272727272727272727294940057FFDDDDDDDDDDDDDDDDDDDD",
      INIT_17 => X"B6EA44FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD00EA72747272727272",
      INIT_18 => X"FFFFFFFFFFFFFFFFFF6622FFFFFFFFFFFFFFFF33005094727272727272727272",
      INIT_19 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF6622ECC8EC0E0C2E86CAFF",
      INIT_1A => X"207294727272727272942E925086505072727272727272727272F842AAFFDDDD",
      INIT_1B => X"7272727272727272942255FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE",
      INIT_1C => X"CA0C0E0C2EA888FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF00509472",
      INIT_1D => X"7272F8EA24FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFDD4464EA",
      INIT_1E => X"FFFFFFFFFFFFFFBB200C7272727272727272507094A82E507272727272727272",
      INIT_1F => X"FFFFFFAA4250947272727272727272940C66FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"DDDDDDFFBB2286CACA0C0E0C0EEC44DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"72727272727272727272B4942079FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88A672947272727272727250D80CEA30",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFDD22A850727272727272727272B6A6CCFFFFFFFFFFFF",
      INIT_24 => X"DDDDDDDDDDDDDDDDDDDDDDFF9920A8CACA0C0E0C0C302033FFFFFFFFFFFFFFFF",
      INIT_25 => X"72727250F872EA2E7272727272727272727272F844ACFFDDDDDDDDDDDDDDDDDD",
      INIT_26 => X"8655FFFFFFFFFFFFBBEE99FFFFFFFFFFFFFFFFFFFFFFFFFFCE62729472727272",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE000C7272727272727272727294",
      INIT_28 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF3500CACACA0E0C0C0C306466",
      INIT_29 => X"114250747272727272727272D8D80C2E7272727272727272727252D8EA22FFDD",
      INIT_2A => X"72727272727272948679FFFFFFFFFFFF1000EEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"EA0E0C0C0C0E2E0055FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00862E947272",
      INIT_2C => X"72525094940055FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFEF20ECC8",
      INIT_2D => X"FFFFFFFFFFFFFFFF334250747272727272727252B6F82E2E7272525252527272",
      INIT_2E => X"FF6620EC5072727272727272727272728699FFFFFFFFFFFFDD55DDFFFFFFFFFF",
      INIT_2F => X"DDDDDDFFAA42ECC8EC0E0C0C0C0C2EA800BDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"725252525252525252525052F86488FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11425074727272727272725294FA2E0C",
      INIT_32 => X"FFFFFFFFFFFFFFFF8800CA0E9472727272727272727272928679FFFFFFFFFFFF",
      INIT_33 => X"DDDDDDDDDDDDDDDDDDDDFFDD4486CACA0C0E0C0C0C0C0C304200BBFFFFFFFFFF",
      INIT_34 => X"7272725272FA720C525250505050505050505050D60C44FFDDDDDDDDDDDDDDDD",
      INIT_35 => X"8655FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC62709472727272",
      INIT_36 => X"2E420033FFFFFFFFFFFFFFFFFFFFBB4400C8EC72727272727272727272727294",
      INIT_37 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF5500CACACA0E0C0C0C0C0C0C0E",
      INIT_38 => X"88A67294727272727272727252D894EC50505050505050505050505094722299",
      INIT_39 => X"72727272727272B686CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"0E0C0C0C0C0C0C0C0E2E64008A55DDFFFFFFFFFF77CC2242CAEA727272727272",
      INIT_3B => X"5050505094D64433DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF8A22ECC8EC",
      INIT_3C => X"FFFFFFFFFFFFFFBB220C7272727272727272727250B6B60C3050505050505050",
      INIT_3D => X"EC7272727272727272727272727272940C66FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"DDFFBB22C8CACA0C0C0C0C0C0C0C0C0C0C0E0ECA42006488CCCCAA662220A8CA",
      INIT_3F => X"2E525050505050505050505072D864EFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE2070747272727272727272725072D60C",
      INIT_41 => X"42424286C8CACA2E72725272727252727272727272727272942235FFFFFFFFFF",
      INIT_42 => X"DDDDDDDDDDDDDDDDDDFFCC20ECA8EA0E0C0C0C0C0C0C0C0C0C0C0E0E0CCA8644",
      INIT_43 => X"727272727272B62E0C505050505050505050505072F864CCBBDDDDDDDDDDDDDD",
      INIT_44 => X"B4EA44FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD00EA72747272727272",
      INIT_45 => X"0E2E0C0C0E0CECECECECEACACAEC507272525252525252527272727272727252",
      INIT_46 => X"BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFBB00A8CACA0C0E0C0C0C0C0C0C0C0C",
      INIT_47 => X"7274727272727272727272727250B650EA505050505050505050503072F886AA",
      INIT_48 => X"525252527272525272B642CCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4442",
      INIT_49 => X"0C0C0C0C0C0C0CEC0E50302E0E0C0C0C0C0C0C0E507272725072725052525252",
      INIT_4A => X"5050503072F8A844DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFAA00ECC8CA0E0C",
      INIT_4B => X"FFFFFFFFFFAA004E72725272727272727272727272509450EA30505050505050",
      INIT_4C => X"727230725252525252525272505050525094940011FFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"9900A8EAC8EC0E0C0C0C0C0C0C0C0CEC0E50505050302E2E2E30505272525250",
      INIT_4E => X"CA2E5050505050505050303072D8C824BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFF88002E7272527272727272727272727252529450",
      INIT_50 => X"5050505052505050FAA864B694947272729494D6ECA8B64E5050B67200EEFFFF",
      INIT_51 => X"DDDDDDDDDDDDDDDDCE00ECCACA0C0C0C0C0C0C0C0C0C0CEC0E50505050505050",
      INIT_52 => X"5272727272527250EA0E5030303050505050303072D8EA2499DDDDDDDDDDDDDD",
      INIT_53 => X"503050B672226879FFFFFFFFFFFFFFFFFFFF5544204E94745252527272727252",
      INIT_54 => X"0E5050505050505050505050505050949688ECA8A8CAEAECEACACAC84422D8B6",
      INIT_55 => X"99DDDDDDDDDDDDDDDDDDDDDDDDDDDDDD1100ECCACA0C0C0C0C0C0C0C0C0C0CEC",
      INIT_56 => X"5252525252525252525272727252722ECA0E50303030303030302E2E72D80E24",
      INIT_57 => X"A8A8A8A8ECEC0EFCFCB65050B6B6A8228833BBFFFFFFFF99116600A672947252",
      INIT_58 => X"0C0C0C0C0C0C0CEC0E5050305050505050505050505050722E72D8740ECAA888",
      INIT_59 => X"30302E2E72D62E24BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD1142CACACA0C0C0C",
      INIT_5A => X"42A65094747250525252525252525252525252525252722ECA0E503030303030",
      INIT_5B => X"50505094D8D8D8B6B6B6969494723072B8B650505272B672A866668888886644",
      INIT_5C => X"3322CACACAEC0C0C0C0C0C0C0C0C0CEC0E505030305050505050505050505050",
      INIT_5D => X"CA0E302E2E2E2E2E2E302E2E72D63024BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5E => X"B6B6720EECEA0C50949494725050505052505252525252525252525252527230",
      INIT_5F => X"5050505050505050505050502E30505050505050505052502E30505050527294",
      INIT_60 => X"DDDDDDDDDDDDDDDD1142A8CAC8EC0EECEC0C0C0C0C0C0CEC0E30303030505050",
      INIT_61 => X"5052525252527250CA0E302E2E2E2E2E2E2E2E2E72B62E4499DDDDDDDDDDDDDD",
      INIT_62 => X"5050505050505052727274949494949472725050505050505050505050505050",
      INIT_63 => X"0E30303030303050505050505050505050505050505050505050505050505050",
      INIT_64 => X"77DDDDDDDDDDDDDDDDDDDDDDDDDDDDDD3322A8CACAEA0ECAEC0E0C0C0C0C0C0C",
      INIT_65 => X"50505050505050505050505050507250CA0C302E2E2E2E2E2E2E2E2E72D62E44",
      INIT_66 => X"5050505050505050505050505050505050505052525252505050505050505050",
      INIT_67 => X"EC0E0C0C0C0C0C0C0E2E30303030303050505050505050505050505050505050",
      INIT_68 => X"2E2E2E0E50D60C44BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD134486EACACA0CA8",
      INIT_69 => X"505050505050505050505050505050505050505050507250CA0E302E2E2E2E2E",
      INIT_6A => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_6B => X"114464EACACACAA8EC0E0C0C0C0C0C0C0C2E3030303030303030303050505050",
      INIT_6C => X"C80E2E2E2E2E2E2E2E2E2E0E50D6EC4455DDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6D => X"5050505050505050505050505050505050505050505050505050505050507230",
      INIT_6E => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_6F => X"DDDDDDDDDDDDDDDD114442ECCACACA86EC2E0C0C0C0C0C0C0C2E302E2E302E30",
      INIT_70 => X"5050505050509450A80C2E2E2E2E2E2E2E2E2E0E50D6EA4477DDDDDDDDDDDDDD",
      INIT_71 => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_72 => X"0C0E2E2E2E2E3050505050505050505050505050505050505050505050505050",
      INIT_73 => X"33DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEF4422ECCACAEA86EA300C0C0C0C0C0C",
      INIT_74 => X"50505050505050505050505050509430A80C2E0E0E0E0E0E0E0E0E0C50D6CA44",
      INIT_75 => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_76 => X"CA50EC0C0C0C0C0C0C0E2E2E2E50505050505050505050505050505050505050",
      INIT_77 => X"0E0E0E0C50F8C8CC55DDDDDDDDDDDDDDDDDDDDDDDDDDDDDD114420ECCACAEA64",
      INIT_78 => X"50505050505050505050505050505050505050505050942E860C2E0E0E0E0E0E",
      INIT_79 => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_7A => X"F14420ECCACAEA64A872EC0C0C0C0C0C0C0E2E2E505050505050505050505050",
      INIT_7B => X"640C0E0E0E0E0E0E0E0E0E0EB4B44277DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7C => X"505050505050505050505050505050505050505050505050505050505050942E",
      INIT_7D => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_7E => X"DDDDDDDDDDDDDDDD334420ECCACAEA866652EC0C0C0C0C0C0C0E2E3050505050",
      INIT_7F => X"505050505050B40E640C0E0E0E0E0E0E0E0E0C72B442CCFFDDDDDDDDDDDDDDDD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFF3FB3FFFF802F7FFFFFFFFFFFFFFFFF3FF3FFFF806FFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFF3FFBFFFF003FFFFFFFFFFFFFFFFFFF3FFBFFFF802F7FFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFF1FDBFFFF821FF9F1FFFFFFFFFFFFFF1FDBFFFF0017CFF9FFFF",
      INITP_03 => X"FFFF9FFFFFFFFFFFFE101BFFFF870FFF9F7FFFFFFFFFFFFE1DDBFFFF830BFE76",
      INITP_04 => X"0C3FFFFFFDFFFFFFFFFFFE601BFFFF0E1FFFFFEC7FFFFFFFFFFE601BFFFF061F",
      INITP_05 => X"FFFF0C7FFFFFFFFD80FFFFFFFCC01BFFFF0C3FFFFFC3FFFFFFFFFFFC401BFFFF",
      INITP_06 => X"0013FFFF807FFFFF9FFFFEFFFFFFF88013FFFF847FFFFF7FFDFEFFFFFFFC0013",
      INITP_07 => X"FFE84073FFFFC040600007F8083FFFFFF80033FFFF804000004FFE077FFFFFF8",
      INITP_08 => X"87FFFFF841D7FFFFE07FB9FFF989FD8FFFFFE840D7FFFFE040300003E0F41FFF",
      INITP_09 => X"F0FBFBFFFFD84327FFFFF25FDF07FDF03DF7FFFFF84397FFFFF07FBCF9FC071D",
      INITP_0A => X"F00001F001E3FFD8B06FFFFFF8200FFC000FF80BFFFFD84627FFFFFA7FDFFEFF",
      INITP_0B => X"0800000000000000FFB140DFFFFFF01003C00001C00001FFB0C04FFFFFF83007",
      INITP_0C => X"FFF808000000000000003FA1213FFFFFF80000000000000000FFB1409FFFFFF0",
      INITP_0D => X"FFFFFFFE0C00000800000000C061827FFFFFFC08000000000000007861C37FFF",
      INITP_0E => X"C013FFFFFFFF03000007E0000003A0C009FFFFFFFE0600000FF0000001806204",
      INITP_0F => X"0601000FFFFFFFFF8080800180000007418007FFFFFFFF01000003C000000301",
      INIT_00 => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_01 => X"0C0C2E5050505050505050505050505050505050505050505050505050505050",
      INIT_02 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD334442ECCACACAA842300EEC0C0C0C0C",
      INIT_03 => X"5050505050505050505050505030B40E42EC0E0E0E0E0E0E0E0C2ED8A868FFFD",
      INIT_04 => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_05 => X"20CA50EC0C0C0C0CEC0C50503050505050505050505050505050505050505050",
      INIT_06 => X"0EEC2ED6C8CCFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD114442EACACACAEC",
      INIT_07 => X"50505050505050505050505050505050505050505030B60E22EC0E0E0E0E0E0E",
      INIT_08 => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_09 => X"114464EACACACAEC446672EC0C0C0C0CEC0E5050503030505050503050505030",
      INIT_0A => X"22EC0C0E0E0E0E0E0E0C0E942E66DFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0B => X"505050505050505050505050505050505050505050505050505050505030B60E",
      INIT_0C => X"30303030502E0E30503030305050505050505050505050505050505050505050",
      INIT_0D => X"DDDDDDDDDDDDDDDDCE4464CACACACACACA422E2E0C0C0C0C0C0E2E2E30505030",
      INIT_0E => X"505050505030B60E20EA0C0E0C0C0C0C0C0C0C727066BBFFDDDDDDDDDDDDDDDD",
      INIT_0F => X"5050505050505050505050505050505050505050505050505050505050505050",
      INIT_10 => X"0C0CECEC0C0E2E50503030502EECEC3050303030303030303030305050505050",
      INIT_11 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDEF4486CACACAEACAEC44CA72EC0C0C0C",
      INIT_12 => X"5050505050505050505050505030B60C20EAEC0C0C0C0C0C0C0CEC72926477FF",
      INIT_13 => X"3030303030303030305050505050505050505050505050505050505050505050",
      INIT_14 => X"CAA8862E0C0C0C0C0C0C0C0C0CECEC0E2E30502EECECEC0E5050303030303030",
      INIT_15 => X"0C0CEC50B44433FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD3366C8CACACA0EEA",
      INIT_16 => X"50505050505050505050505050505050505050505030B60C20EAEC0C0C0C0C0C",
      INIT_17 => X"0E50503030303030305030303030303030303030303030305050505050505050",
      INIT_18 => X"7742CACACAEC0E0CCACAA8EC2EEC0C0C0C0C0C0C0C0C0CECEC0E2E0CEC0C0CEC",
      INIT_19 => X"00CAEC0C0C0CEC0C0C0CEC30B64211FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1A => X"30303030303030303050505050503030505050505050505050505050502EB6EC",
      INIT_1B => X"0CECEC0C0C0C0C0CEC0C2E30303050502E2E3030303030303030303030303030",
      INIT_1C => X"DDDDDDDDDDDDDDDD1122ECCAEA0E0C0EEAC8CAEC0E0C0C0C0C0C0C0C0C0C0C0C",
      INIT_1D => X"50505050500EB4EC00EAEC0CECECECECECECEC2EB44211FFDDDDDDDDDDDDDDDD",
      INIT_1E => X"3030303030303030303030303030303030303030303030305050505050505050",
      INIT_1F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CECEC0E2E2E2E0E0C0C2E3030303030",
      INIT_20 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDCC42ECCAEC0C0CECCAA8CA0C0C0C0C0C",
      INIT_21 => X"303030303030303030303050300ED8A8000C0CECECECECECECECEC2E942211FF",
      INIT_22 => X"EC0E303030303030303030303030303030303030303030303030303030303030",
      INIT_23 => X"C8CAEC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CEC0C0CECEC",
      INIT_24 => X"ECECEC2E722055FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD8864CACA0C0C0EEA",
      INIT_25 => X"30303030303030303030303030303030303030500E72B600660C0CECECECECEC",
      INIT_26 => X"0C0C0C0C0C0CEC0C2E50302E2E30303030303030303030303030303030303030",
      INIT_27 => X"66A8CAEA0C0CECCAA8CA0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_28 => X"EC0CECECECECECECECECEC504E2299FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_29 => X"2E3030303030303030303030303030303030303030303030303030302ED68600",
      INIT_2A => X"0C0C0C0C0C0C0C0C0C0CECECECEC0E2E302E2E2E2E2E2E2E2E2E2E0E0E0E0E0C",
      INIT_2B => X"DDDDDDDDDDDDDDDD44CACACA0C0EECC8CAEC0E0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_2C => X"3030302E507200860C0CECECECECECECECECEC500C44DDFDDDDDDDDDDDDDDDDD",
      INIT_2D => X"0CECECECECECECEC0E302E2E2E2E2E2E2E30302E303030303030303030303030",
      INIT_2E => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0E0E0C0C0E30302E2E2E302E0CEC0C",
      INIT_2F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD4464ECCA0C0ECAA8CA0C0C0C0C0C0C0C",
      INIT_30 => X"302E2E2E2E3030302E30300E720C22ECECECECECECECECECECECEC52CA44FFDD",
      INIT_31 => X"2E2E2E2E300EEC0C0C0C0C0C0C0C0CEC2E302E2E2E2E2E2E2E2E2E2E30303030",
      INIT_32 => X"EA0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0CEC0C2E302E302E2E",
      INIT_33 => X"ECECEC72A868FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD1100ECCAEC0CCAC8",
      INIT_34 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E3030302E2E300C72EC44EA0CECECECECECECEC",
      INIT_35 => X"0CECEC0E2E2E2E2E2E2E2E2E2E2E0C0C0C0C0C0C0C0C0CEC0E302E2E2E2E2E2E",
      INIT_36 => X"DD2264ECEAECC8CAEC0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_37 => X"ECECECECECECECECECECCA7286AAFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_38 => X"EC0E302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E300C72CA44CA",
      INIT_39 => X"ECECECECECECECECEC0CECEC0E2E2E2E2E2E2E2E2E2E0CECECECECECEC0C0C0C",
      INIT_3A => X"DDDDDDDDDDDDDDDDFFEF00EACACACACAEC0CECECECECECECECECECECECECECEC",
      INIT_3B => X"2E2E300C72C844CAECECECECECECECECECEC2E7284CCFFDDDDDDDDDDDDDDDDDD",
      INIT_3C => X"ECEAEAEC0CECECECECEC0E302E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_3D => X"EC0C0CECECECECECECECECECECECECECECECECECEC0C2E2E2E2E2E2E0EECECEC",
      INIT_3E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFF0042ECCACAA8EC0CECECECECECEC",
      INIT_3F => X"2E2E2E2E2E2E2E2E2E2E30EC72A842CAEC0CECECECECECECEC722E5064EFFFDD",
      INIT_40 => X"0E0E0CECECECECEA2E92920CEC0CECECECECEC0E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_41 => X"CA0EECECECECECECECEC0E0EECECECECECECECECECECECECECECECECECEC0C2E",
      INIT_42 => X"7292A8504433FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF3300CACACAA8",
      INIT_43 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2EEC94A822CAEC0CECECECECECEA",
      INIT_44 => X"0C0C0C0C0CECEC0C0CECECEC0CECEC94FA94500C0C0EEC0C0CECECEC0E2E2E2E",
      INIT_45 => X"DDDDFF4400ECCA86CA0E0C0C0C0C0C0C0CEC0E2E0CECEC0C0C0C0C0C0C0C0C0C",
      INIT_46 => X"CA0CECECECECCA30F80C86504457FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_47 => X"0CECECECEC0E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E0E0CB68822CA",
      INIT_48 => X"0C0C0C0C0CECEC0C0C0C0C0C0C0CECECECECECECEC50D6B4CA64CA0C300EEC0C",
      INIT_49 => X"DDDDDDDDDDDDDDDDDDDDFF7700A8EC64A80E0C0C0C0C0C0C0CEC0C2E2E0CECEC",
      INIT_4A => X"2E2E0C0ED68822CACA0CECECECCA0CF85064CA0E42BBFFDDDDDDDDDDDDDDDDDD",
      INIT_4B => X"42EC0E0E2E0CEC0C0C0C0C0CEC0C2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_4C => X"0C0CEC2E2E2E0E0CECECECECEC0C0C0C0C0C0C0C0C0CEC0C0C0C0C0CEAECA822",
      INIT_4D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFAA220C64882EEC0C0C0C0C0C",
      INIT_4E => X"2E2E2E2E2E2E2E2E2E2EEC30F88822CACA0CECECECEAD6B664862EA644FFDDDD",
      INIT_4F => X"0C0C0C0CECA886CA2E0C0E300EEC0C0C0C0C0C0C0CEC0E2E2E2E2E2E2E2E2E2E",
      INIT_50 => X"642E0C0C0C0C0C0C0C0CEC0E2E2E2E2E0E0E0C0E0E2E0CEC0C0C0C0C0C0C0C0C",
      INIT_51 => X"66A85020CFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF13200C66",
      INIT_52 => X"2E2E2E0E0E0C0E2E2E2E2E2E2E2E2E2E2E0EEC72D66442CAEC0CECECEC94B442",
      INIT_53 => X"ECECECECECECECECECECECEC0C0E0E0C0C0E302E0CECECECECECECEC0CEC0C2E",
      INIT_54 => X"DDDDDDFF3342EACA22CA2EECECECECECECECECEC2E2E2E2E2E2E30302E0CECEC",
      INIT_55 => X"0CEC0C2ECAAA4264A80C0C00DDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_56 => X"ECECECECECECEC0C0E0C0CECECEC0C2E2E2E2E2E2E2E2E2E2E0CECB63000A8EA",
      INIT_57 => X"2E2E0E0EECECECECECECECECECECECECECECECECECECEC0E2E302E0CECECECEC",
      INIT_58 => X"DDDDDDDDDDDDDDDDDDDDDDFF1122EAEC86420E0CECECECECECECECECEC0E2E2E",
      INIT_59 => X"2EEC0ED68622CAEC0C0CEAA8422086CAA87222CCFFDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5A => X"0E0CECECECECECECECECECECECECECECECECECECECECEC0E2E2E2E2E2E2E2E2E",
      INIT_5B => X"ECECECECECEC0C0C0C0CECECECECECECECECECECECECECECECECECECECECEC0C",
      INIT_5C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFAA64EACAEC86860EECECECEC",
      INIT_5D => X"2E2E2E2E2E2E2E2E2EEA50724286CA0CEC0CA864A8CAC886500C00DDFFDDDDDD",
      INIT_5E => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_5F => X"CAEA86A80CECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_60 => X"9400CEFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFDD0064ECCA",
      INIT_61 => X"ECECECECECECECEC0C2E2E2E2E2E2E300EEA920C22C8CA0CEC0CECC8A8A886CA",
      INIT_62 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_63 => X"DDDDDDFF3300A8EACACACACAECECECECECECECECECECECECECECECECECECECEC",
      INIT_64 => X"ECEC0ECAA8A8A894A600FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_65 => X"ECECECECECECECECECECECECECECECECECEC2E2E2E2E0E0E0CEC94CA00CACA0C",
      INIT_66 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_67 => X"DDDDDDDDDDDDDDDDDDDDDDDDFFF100ECCACACAEA0CECECECECECECECECECECEC",
      INIT_68 => X"EC0CB6CA00C8CA0C0C2EEAA8A88650500055FFDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_69 => X"ECECECECECECECECECECECECECECECECECECECECECECECECEC500C0C0CECECEC",
      INIT_6A => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_6B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF6642ECCAC8EC0EECECEC",
      INIT_6C => X"9472CAECECECECECCA0ED6CA00C8CA2E2E8664A886EC9200CCFFDDDDDDDDDDDD",
      INIT_6D => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEA",
      INIT_6E => X"CACACAA80C0EECECECECECECECECECECECECECECECECECECECECECEC0CECECEC",
      INIT_6F => X"FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF7700",
      INIT_70 => X"ECECECECECECCA50D6ECECECECECECECEC72B64422CA0EEC4222A8A8C8942044",
      INIT_71 => X"ECECECEC0C2E0E0C0C0C0E0CECECECECECECECECECECECECECECECECECECECEC",
      INIT_72 => X"DDDDDDDDDDDDFFAA64ECCA86660E0CECECECECECECECECECECECECECECECECEC",
      INIT_73 => X"42CAA886726400FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_74 => X"ECECECECECECECECECECECECECEC0CD650CA0CECECECECEC50D6CA20C8886400",
      INIT_75 => X"ECECECECECECECECECECECECEC0E302E2E302EECECECECECECECECECECECECEC",
      INIT_76 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDFF9B22C8CAEC2266300CECECECECECECECEC",
      INIT_77 => X"B60E20A8CA8664A8CAA8862EA600DDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_78 => X"ECECECECECECECECECECECECECECECECECECECECECEA72B4CAEAECECECECEC0E",
      INIT_79 => X"ECECECECECECECECECECECECECECECECECECECECECEC0E2E2E0EECECECECECEC",
      INIT_7A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFCC00ECCACA00660E",
      INIT_7B => X"A80EECECECECEA50722064CAA8C8CAA8A8A8EC8624DDFFDDDDDDDDDDDDDDDDDD",
      INIT_7C => X"0CECECECECECECECECECECECECECECECECECECECECECECECECECECECEA0ED62E",
      INIT_7D => X"FF4464ECEAA822860CECECECECECECEC0CECECECECECECECECECECECECECEC0C",
      INIT_7E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF",
      INIT_7F => X"ECECECECEC72B4A8CAECECECECECEC94CA00CAA8A8A8A8A8A8CA6266DDFFDDDD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"07800C83003FFFFFFFFFC80220000003C00C83001FFFFFFFFFC0424000000040",
      INITP_01 => X"E0003C70120600FFFFFFFFFFF0011F80001E001903007FFFFFFFFFE001300000",
      INITP_02 => X"0400000046E0841801FFFFFFFFFFF8000060000160220E00FFFFFFFFFFF00007",
      INITP_03 => X"FFFF12000000038000601FFFFFFFFFFFFE0400000019C0003003FFFFFFFFFFFC",
      INITP_04 => X"FFFFFFFFE0800000060003007FFFFFFFFFFFFF81000000030000C03FFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFE2060001800101FFFFFFFFFFFFFFFF84000000C000C01FFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFF80000002008FFFFFFFFFFFFFFFFFFF1F0000400063FFFF",
      INITP_07 => X"83FFFFFFFFFFFFFFFFFFFFFFF000F0007FFFFFFFFFFFFFFFFFFFE0000000001F",
      INITP_08 => X"000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ECECECECECECECECECECECECECECECECECECECECECECEACAEC0CECECECECECEC",
      INIT_01 => X"DDDDDDDDDDDDDDDDFF7700CACAEAEAA8EA0CECECECEC0CCACA0EECECECECECEC",
      INIT_02 => X"CA4288FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_03 => X"B672ECECECECECECECECECCA2ED6EC860EECECECECEC0CB48622CAA8A8A8A8A8",
      INIT_04 => X"64EC0CEAECECECECECECECECECECECECECECECECECECECECECECECECECCA0C50",
      INIT_05 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFAA000CCACACACAECECECECEC0CEA",
      INIT_06 => X"4442CAA8A8A8A8CA4268FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_07 => X"ECECECCAEC50B6F850ECECECECECECECECECECEC727264EC0CECECECECEA2E94",
      INIT_08 => X"CACAECECECECEC0E6442722EECEACACAEAECECECECECECECECECECECECECECEC",
      INIT_09 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFF2244ECCACA",
      INIT_0A => X"ECECECECECEC72722264CAA8A8A8CA6422DDFFDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0B => X"ECECECECECECECECECECEC2E92F8B6A886ECECECECECECECECECEA2EB686860E",
      INIT_0C => X"DDDDFF7700A8ECCACACAECECECECEC0CEC0086B4B69472500EECEAECECECECEC",
      INIT_0D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0E => X"ECECEC94CA000CECECECECECEA30B6EC00A8A8A8A8CAA80077FFDDDDDDDDDDDD",
      INIT_0F => X"94B450EAECECECECECECECECECECECECEAEA2E94B40C2264EC0C0E0CECECECEC",
      INIT_10 => X"DDDDDDDDDDDDDDDDDDDDDDFFEE00CAEACACACAECECECECECECCA2244C80C5092",
      INIT_11 => X"FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_12 => X"EC0E0EECECECECECECEC50CA00A80EECECECECEA2EB60C0044CAA8A8CAC800EF",
      INIT_13 => X"EACAEA86222264A8EC502EECECECECECECECECECECECECECEAA886666400860E",
      INIT_14 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFF6600ECCACACACAECECECEC",
      INIT_15 => X"CAA8CAC88600AAFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_16 => X"EC0CECCACA0C0EEC0E2E0CECECECECEC0EEC6600A80CECECECECEA50B4CA0064",
      INIT_17 => X"ECEACAA8EC0CECECECCAC8EAECECECECCACAEAECECECECECECECECECECECECEC",
      INIT_18 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFF2200",
      INIT_19 => X"ECCA5094860086CAA8CA220000EEFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1A => X"ECECECECECECECECECECEC0C0CECEC0E2E0EECECECECECECCA6664CAECECECEC",
      INIT_1B => X"DDDDDDDDDDFFDD2200CAECA8A80CECECECECCAECECECECECECECECECECECECEC",
      INIT_1C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1D => X"86A8ECCAEAECECECEC72504200A8CAA8CA200055BBFFFDDDDDDDDDDDDDDDDDDD",
      INIT_1E => X"ECECECECECECECECECECECECECECECECECECECECECEA0C2E2EECECECECECECCA",
      INIT_1F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFF6600860CA8A80EECECECECECECECECEC",
      INIT_20 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_21 => X"EAEAEACACACACACACACACACAECECECEC720C0020CACACACA0000BBFFFFDDDDDD",
      INIT_22 => X"ECECECECECECECECECECECECECECECECECECECECECECECECECECECECEAEC502E",
      INIT_23 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFF10000CA86CA0E",
      INIT_24 => X"2299FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_25 => X"ECECECECEA303086A8CACACACACACACACACACAECECEC0E2EA80066EAA8642000",
      INIT_26 => X"FFFF99AA000022CA0EECECECECECECECECECECECECECECECECECECECECECECEC",
      INIT_27 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_28 => X"0000220000448811FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_29 => X"ECECECECECECECECECECECCA2E724464ECCACACACACACACACACAECEC0C2EA800",
      INIT_2A => X"DDDDDDDDDDDDDDDDDDDDFFFF77880000EA2EECECECECECECECECECECECECECEC",
      INIT_2B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2C => X"CAEAEC0EEC220088CCCCEE3377DDFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2D => X"EC0C0CECECECECECECECECECECECECECECECEC2E946400EACACACACACACACACA",
      INIT_2E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFF996600CA2EECECECECEC",
      INIT_2F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_30 => X"CACACACACACACACACA0E0E86006699FFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDD",
      INIT_31 => X"CC00A82E0E0E0E0CECCAA8C8CAEAEAEAECECECECECECECEAEC0CECEC6400CAEA",
      INIT_32 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFF",
      INIT_33 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_34 => X"A620000044EA0CCACACACACACACACAEC0EA8002233FFFFDDDDDDDDDDDDDDDDDD",
      INIT_35 => X"DDDDDDDDDDDDDDFFFFEE004486422000002086CAECECEACACACACACACAEAECEC",
      INIT_36 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_37 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_38 => X"A8C8CACAA886220000884400224264A8CAECECECEAECECA80000EEFFFFDDDDDD",
      INIT_39 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF554444CCEFAA4444200000206486",
      INIT_3A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3B => X"CCBBFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3C => X"FFDD7711CCAA664220202020204488EF99FFFF77F1AA66222000204264420022",
      INIT_3D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFFFFFFFFF",
      INIT_3E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3F => X"55EFAA88666611DDFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_40 => X"DDDDDDDDDDDDDDDDDDFFFFFFFFFFFFDD9977777799DDFFFFFFDDDDFFFFFFFF99",
      INIT_41 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => ena,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(1 downto 0) => addra(13 downto 12),
      ena => ena,
      ena_array(2 downto 0) => ena_array(2 downto 0)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[4].ram.r_n_0\,
      DOADO(6) => \ramloop[4].ram.r_n_1\,
      DOADO(5) => \ramloop[4].ram.r_n_2\,
      DOADO(4) => \ramloop[4].ram.r_n_3\,
      DOADO(3) => \ramloop[4].ram.r_n_4\,
      DOADO(2) => \ramloop[4].ram.r_n_5\,
      DOADO(1) => \ramloop[4].ram.r_n_6\,
      DOADO(0) => \ramloop[4].ram.r_n_7\,
      DOPADOP(0) => \ramloop[4].ram.r_n_8\,
      addra(1 downto 0) => addra(13 downto 12),
      clka => clka,
      douta(8 downto 0) => douta(11 downto 3),
      \douta[10]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[10]_0\(7) => \ramloop[2].ram.r_n_0\,
      \douta[10]_0\(6) => \ramloop[2].ram.r_n_1\,
      \douta[10]_0\(5) => \ramloop[2].ram.r_n_2\,
      \douta[10]_0\(4) => \ramloop[2].ram.r_n_3\,
      \douta[10]_0\(3) => \ramloop[2].ram.r_n_4\,
      \douta[10]_0\(2) => \ramloop[2].ram.r_n_5\,
      \douta[10]_0\(1) => \ramloop[2].ram.r_n_6\,
      \douta[10]_0\(0) => \ramloop[2].ram.r_n_7\,
      \douta[10]_1\(7) => \ramloop[3].ram.r_n_0\,
      \douta[10]_1\(6) => \ramloop[3].ram.r_n_1\,
      \douta[10]_1\(5) => \ramloop[3].ram.r_n_2\,
      \douta[10]_1\(4) => \ramloop[3].ram.r_n_3\,
      \douta[10]_1\(3) => \ramloop[3].ram.r_n_4\,
      \douta[10]_1\(2) => \ramloop[3].ram.r_n_5\,
      \douta[10]_1\(1) => \ramloop[3].ram.r_n_6\,
      \douta[10]_1\(0) => \ramloop[3].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[5].ram.r_n_8\,
      \douta[11]_0\(0) => \ramloop[2].ram.r_n_8\,
      \douta[11]_1\(0) => \ramloop[3].ram.r_n_8\,
      ena => ena
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(1 downto 0) => douta(2 downto 1),
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(1)
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      DOADO(7) => \ramloop[4].ram.r_n_0\,
      DOADO(6) => \ramloop[4].ram.r_n_1\,
      DOADO(5) => \ramloop[4].ram.r_n_2\,
      DOADO(4) => \ramloop[4].ram.r_n_3\,
      DOADO(3) => \ramloop[4].ram.r_n_4\,
      DOADO(2) => \ramloop[4].ram.r_n_5\,
      DOADO(1) => \ramloop[4].ram.r_n_6\,
      DOADO(0) => \ramloop[4].ram.r_n_7\,
      DOPADOP(0) => \ramloop[4].ram.r_n_8\,
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(2)
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "5";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.7617 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "wall_nut_big.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "wall_nut_big.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14400;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 14400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "wall_nut_big,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2020.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "5";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.7617 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "wall_nut_big.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "wall_nut_big.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 14400;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 14400;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 14400;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 14400;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
