
*** Running vivado
    with args -log wave_gen.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wave_gen.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source wave_gen.tcl -notrace
Command: synth_design -top wave_gen -part xc7k70tfbg484-2 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24476 
WARNING: [Synth 8-2507] parameter declaration becomes local in cmd_parse with formal parameter declaration list [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/cmd_parse.v:95]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 459.559 ; gain = 107.172
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wave_gen' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/wave_gen.v:32]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE_RX bound to: 200000000 - type: integer 
	Parameter CLOCK_RATE_TX bound to: 193750000 - type: integer 
	Parameter PW bound to: 3 - type: integer 
	Parameter NSAMP_WID bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27274]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (2#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27274]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/clk_gen.v:33]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/clk_div.v:30]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (3#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/clk_div.v:30]
INFO: [Synth 8-6157] synthesizing module 'clk_core' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.runs/synth_1/.Xil/Vivado-12496-XHDJAYESHK30/realtime/clk_core_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_core' (4#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.runs/synth_1/.Xil/Vivado-12496-XHDJAYESHK30/realtime/clk_core_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFHCE' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:818]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter INIT_OUT bound to: 0 - type: integer 
	Parameter IS_CE_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFHCE' (5#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:818]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (6#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/clk_gen.v:33]
INFO: [Synth 8-6157] synthesizing module 'rst_gen' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/rst_gen.v:26]
INFO: [Synth 8-6157] synthesizing module 'reset_bridge' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/reset_bridge.v:35]
INFO: [Synth 8-6155] done synthesizing module 'reset_bridge' (7#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/reset_bridge.v:35]
INFO: [Synth 8-6155] done synthesizing module 'rst_gen' (8#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/rst_gen.v:26]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/uart_rx.v:37]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 200000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'meta_harden' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/meta_harden.v:27]
INFO: [Synth 8-6155] done synthesizing module 'meta_harden' (9#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/meta_harden.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_gen' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 200000000 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 1843200 - type: integer 
	Parameter DIVIDER bound to: 109 - type: integer 
	Parameter OVERSAMPLE_VALUE bound to: 108 - type: integer 
	Parameter CNT_WID bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_gen' (10#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/uart_baud_gen.v:35]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_ctl' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/uart_rx_ctl.v:52]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_ctl' (11#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/uart_rx_ctl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (12#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/uart_rx.v:37]
INFO: [Synth 8-6157] synthesizing module 'cmd_parse' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/cmd_parse.v:37]
	Parameter NSAMP_WID bound to: 10 - type: integer 
	Parameter PW bound to: 3 - type: integer 
	Parameter NSAMP_MIN bound to: 1 - type: integer 
	Parameter NSAMP_MAX bound to: 1024 - type: integer 
	Parameter PRESCALE_MIN bound to: 32 - type: integer 
	Parameter SPEED_MIN bound to: 1 - type: integer 
	Parameter RAM_MAX bound to: 1023 - type: integer 
	Parameter SAMP_WID bound to: 16 - type: integer 
	Parameter PRE_WID bound to: 16 - type: integer 
	Parameter SPD_WID bound to: 16 - type: integer 
	Parameter MAX_ARG_CH bound to: 8 - type: integer 
	Parameter RESP_OK bound to: 2'b00 
	Parameter RESP_ERR bound to: 2'b01 
	Parameter RESP_DATA bound to: 2'b11 
	Parameter IDLE bound to: 3'b000 
	Parameter CMD_WAIT bound to: 3'b001 
	Parameter GET_ARG bound to: 3'b010 
	Parameter READ_RAM bound to: 3'b011 
	Parameter READ_RAM2 bound to: 3'b100 
	Parameter SEND_RESP bound to: 3'b101 
	Parameter CMD_W bound to: 7'b1010111 
	Parameter CMD_R bound to: 7'b1010010 
	Parameter CMD_N bound to: 7'b1001110 
	Parameter CMD_P bound to: 7'b1010000 
	Parameter CMD_S bound to: 7'b1010011 
	Parameter CMD_n_l bound to: 7'b1101110 
	Parameter CMD_p_l bound to: 7'b1110000 
	Parameter CMD_s_l bound to: 7'b1110011 
	Parameter CMD_G bound to: 7'b1000111 
	Parameter CMD_C bound to: 7'b1000011 
	Parameter CMD_H bound to: 7'b1001000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/cmd_parse.v:365]
INFO: [Synth 8-6155] done synthesizing module 'cmd_parse' (13#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/cmd_parse.v:37]
INFO: [Synth 8-6157] synthesizing module 'samp_ram' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/samp_ram.v:25]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'samp_ram' (14#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/samp_ram.v:25]
INFO: [Synth 8-6157] synthesizing module 'resp_gen' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/resp_gen.v:41]
	Parameter RESP_OK bound to: 2'b00 
	Parameter RESP_ERR bound to: 2'b01 
	Parameter RESP_DATA bound to: 2'b11 
	Parameter STR_OK_LEN bound to: 5 - type: integer 
	Parameter STR_ERR_LEN bound to: 6 - type: integer 
	Parameter STR_DATA_LEN bound to: 13 - type: integer 
	Parameter STR_LEN bound to: 13 - type: integer 
	Parameter CNT_WID bound to: 4 - type: integer 
	Parameter LEN_WID bound to: 4 - type: integer 
	Parameter IDLE bound to: 1'b0 
	Parameter SENDING bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'to_bcd' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/to_bcd.v:33]
INFO: [Synth 8-6155] done synthesizing module 'to_bcd' (15#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/to_bcd.v:33]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/resp_gen.v:213]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/resp_gen.v:223]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/resp_gen.v:234]
INFO: [Synth 8-6155] done synthesizing module 'resp_gen' (16#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/resp_gen.v:41]
INFO: [Synth 8-6157] synthesizing module 'char_fifo' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.runs/synth_1/.Xil/Vivado-12496-XHDJAYESHK30/realtime/char_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'char_fifo' (17#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.runs/synth_1/.Xil/Vivado-12496-XHDJAYESHK30/realtime/char_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/uart_tx.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 193750000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_gen__parameterized0' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 193750000 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 1843200 - type: integer 
	Parameter DIVIDER bound to: 105 - type: integer 
	Parameter OVERSAMPLE_VALUE bound to: 104 - type: integer 
	Parameter CNT_WID bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_gen__parameterized0' (17#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/uart_baud_gen.v:35]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_ctl' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/uart_tx_ctl.v:60]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_ctl' (18#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/uart_tx_ctl.v:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (19#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/uart_tx.v:35]
INFO: [Synth 8-6157] synthesizing module 'lb_ctl' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/lb_ctl.v:32]
	Parameter FILTER bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/debouncer.v:26]
	Parameter FILTER bound to: 200000 - type: integer 
	Parameter RELOAD bound to: 199999 - type: integer 
	Parameter FILTER_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (20#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/debouncer.v:26]
INFO: [Synth 8-6155] done synthesizing module 'lb_ctl' (21#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/lb_ctl.v:32]
INFO: [Synth 8-6157] synthesizing module 'clkx_bus' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/clkx_bus.v:34]
	Parameter PW bound to: 3 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkx_bus' (22#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/clkx_bus.v:34]
INFO: [Synth 8-6157] synthesizing module 'clkx_bus__parameterized0' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/clkx_bus.v:34]
	Parameter PW bound to: 3 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkx_bus__parameterized0' (22#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/clkx_bus.v:34]
INFO: [Synth 8-6157] synthesizing module 'samp_gen' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/samp_gen.v:43]
	Parameter NSAMP_WID bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'samp_gen' (23#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/samp_gen.v:43]
INFO: [Synth 8-6157] synthesizing module 'dac_spi' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/dac_spi.v:32]
INFO: [Synth 8-6157] synthesizing module 'out_ddr_flop' [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/out_ddr_flop.v:28]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (24#1) [C:/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:30652]
INFO: [Synth 8-6155] done synthesizing module 'out_ddr_flop' (25#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/out_ddr_flop.v:28]
INFO: [Synth 8-6155] done synthesizing module 'dac_spi' (26#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/dac_spi.v:32]
INFO: [Synth 8-6155] done synthesizing module 'wave_gen' (27#1) [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/wave_gen.v:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 498.438 ; gain = 146.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 498.668 ; gain = 146.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 498.668 ; gain = 146.281
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k70tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc] for cell 'clk_gen_i0/clk_core_i0'
Finished Parsing XDC File [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc] for cell 'clk_gen_i0/clk_core_i0'
Parsing XDC File [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo/char_fifo_in_context.xdc] for cell 'char_fifo_i0'
Finished Parsing XDC File [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo/char_fifo_in_context.xdc] for cell 'char_fifo_i0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 859.617 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'char_fifo_i0' at clock pin 'rd_clk' is different from the actual clock period '5.161', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 860.992 ; gain = 508.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 860.992 ; gain = 508.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin_n. (constraint file  c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin_n. (constraint file  c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin_p. (constraint file  c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin_p. (constraint file  c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for clk_gen_i0/clk_core_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for char_fifo_i0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 860.992 ; gain = 508.605
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/clk_div.v:74]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-5544] ROM "rx_data_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_parse'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "arg_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_resp_val" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "send_resp_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "samp_gen_go_cont" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dig1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx_ctl'
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "signal_out_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/imports/verilog/samp_gen.v:190]
INFO: [Synth 8-5546] ROM "active" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_cnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                CMD_WAIT |                              001 |                              001
                 GET_ARG |                              010 |                              010
                READ_RAM |                              011 |                              011
               READ_RAM2 |                              100 |                              100
               SEND_RESP |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_parse'
INFO: [Synth 8-3971] The signal mem_array_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 860.992 ; gain = 508.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 10    
	   2 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 11    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 12    
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 64    
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 29    
	   7 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module reset_bridge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module cmd_parse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   6 Input      1 Bit        Muxes := 29    
	   7 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module samp_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               19 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module resp_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 10    
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module uart_baud_gen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_tx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lb_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clkx_bus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module clkx_bus__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module samp_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module dac_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "samp_gen_go_cont" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "signal_out_reg" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mem_array_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (frm_err_reg) is unused and will be removed from module uart_rx_ctl.
WARNING: [Synth 8-3332] Sequential element (bus_new_dst_reg) is unused and will be removed from module clkx_bus.
WARNING: [Synth 8-3332] Sequential element (bus_new_dst_reg) is unused and will be removed from module clkx_bus__parameterized0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 860.992 ; gain = 508.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|samp_ram:   | mem_array_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance samp_ram_i0/i_0/mem_array_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance samp_ram_i0/i_0/mem_array_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen_i0/clk_core_i0/clk_out1' to pin 'clk_gen_i0/clk_core_i0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_gen_i0/clk_core_i0/clk_out2' to pin 'clk_gen_i0/clk_core_i0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 864.008 ; gain = 511.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 923.648 ; gain = 571.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|samp_ram:   | mem_array_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  | W | R | Port A and B     | 1      | 0      | 
+------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance samp_ram_i0/mem_array_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance samp_ram_i0/mem_array_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 932.672 ; gain = 580.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 932.672 ; gain = 580.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 932.672 ; gain = 580.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 932.672 ; gain = 580.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_core      |         1|
|2     |char_fifo     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |char_fifo |     1|
|2     |clk_core  |     1|
|3     |BUFHCE    |     1|
|4     |CARRY4    |    32|
|5     |LUT1      |    53|
|6     |LUT2      |    57|
|7     |LUT3      |   134|
|8     |LUT4      |   100|
|9     |LUT5      |   126|
|10    |LUT6      |   282|
|11    |MUXF7     |     9|
|12    |MUXF8     |     1|
|13    |ODDR      |     1|
|14    |RAMB18E1  |     1|
|15    |FDPE      |     6|
|16    |FDRE      |   431|
|17    |FDSE      |    25|
|18    |IBUF      |     3|
|19    |OBUF      |    13|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------------+------+
|      |Instance                       |Module                        |Cells |
+------+-------------------------------+------------------------------+------+
|1     |top                            |                              |  1288|
|2     |  clk_gen_i0                   |clk_gen                       |    62|
|3     |    clk_div_i0                 |clk_div                       |    58|
|4     |  rst_gen_i0                   |rst_gen                       |     7|
|5     |    reset_bridge_clk_rx_i0     |reset_bridge__1               |     2|
|6     |    reset_bridge_clk_tx_i0     |reset_bridge__2               |     2|
|7     |    reset_bridge_clk_samp_i0   |reset_bridge                  |     2|
|8     |  uart_rx_i0                   |uart_rx                       |    70|
|9     |    meta_harden_rxd_i0         |meta_harden__1                |     2|
|10    |    uart_baud_gen_rx_i0        |uart_baud_gen                 |    18|
|11    |    uart_rx_ctl_i0             |uart_rx_ctl                   |    50|
|12    |  cmd_parse_i0                 |cmd_parse                     |   272|
|13    |  samp_ram_i0                  |samp_ram                      |     1|
|14    |  resp_gen_i0                  |resp_gen                      |   403|
|15    |    to_bcd_i0                  |to_bcd                        |   306|
|16    |  uart_tx_i0                   |uart_tx                       |    56|
|17    |    uart_baud_gen_tx_i0        |uart_baud_gen__parameterized0 |    18|
|18    |    uart_tx_ctl_i0             |uart_tx_ctl                   |    38|
|19    |  lb_ctl_i0                    |lb_ctl                        |    72|
|20    |    debouncer_i0               |debouncer                     |    68|
|21    |      meta_harden_signal_in_i0 |meta_harden__2                |     2|
|22    |    meta_harden_rxd_i0         |meta_harden__3                |     2|
|23    |  clkx_nsamp_i0                |clkx_bus                      |    43|
|24    |    meta_harden_bus_new_i0     |meta_harden__4                |     2|
|25    |  clkx_pre_i0                  |clkx_bus__parameterized0__1   |    58|
|26    |    meta_harden_bus_new_i0     |meta_harden__6                |     2|
|27    |  clkx_spd_i0                  |clkx_bus__parameterized0      |    58|
|28    |    meta_harden_bus_new_i0     |meta_harden__5                |     2|
|29    |  samp_gen_i0                  |samp_gen                      |   125|
|30    |    meta_harden_samp_gen_go_i0 |meta_harden                   |     2|
|31    |  dac_spi_i0                   |dac_spi                       |    35|
|32    |    out_ddr_flop_spi_clk_i0    |out_ddr_flop                  |     1|
+------+-------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 932.672 ; gain = 580.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 932.672 ; gain = 217.961
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 932.672 ; gain = 580.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'clk_core' for instance 'clk_gen_i0/clk_core_i0'. The XDC file c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/clk_core/clk_core.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'U0' within module 'char_fifo' for instance 'char_fifo_i0'. The XDC file c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.srcs/sources_1/ip/char_fifo/char_fifo.xdc will not be read for this cell.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 932.672 ; gain = 591.754
INFO: [Common 17-1381] The checkpoint 'c:/training/ClkConstr_Intro/lab/KC7xx/verilog/wave_gen.runs/synth_1/wave_gen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wave_gen_utilization_synth.rpt -pb wave_gen_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 932.672 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 10 14:15:41 2018...
