{"sha": "20a20bf0610a75c574bba3130cfb8d9a50e2c4df", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjBhMjBiZjA2MTBhNzVjNTc0YmJhMzEzMGNmYjhkOWE1MGUyYzRkZg==", "commit": {"author": {"name": "Dorit Naishlos", "email": "dorit@il.ibm.com", "date": "2004-02-05T18:07:39Z"}, "committer": {"name": "David Edelsohn", "email": "dje@gcc.gnu.org", "date": "2004-02-05T18:07:39Z"}, "message": "altivec.md (*movv4si_internal): At least one operand must be altivec_register_operand.\n\n2004-02-05  Dorit Naishlos  <dorit@il.ibm.com>\n\n        * config/rs6000/altivec.md (*movv4si_internal): At least one\n        operand must be altivec_register_operand.\n        (*movv8hi_internal1): Likewise.\n        (*movv16qi_internal1): Likewise.\n        (*movv4sf_internal1): Likewise.\n\nFrom-SVN: r77326", "tree": {"sha": "3f940c9cc4549184ebe8564b8a5746679b38ac9a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/3f940c9cc4549184ebe8564b8a5746679b38ac9a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/20a20bf0610a75c574bba3130cfb8d9a50e2c4df", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/20a20bf0610a75c574bba3130cfb8d9a50e2c4df", "html_url": "https://github.com/Rust-GCC/gccrs/commit/20a20bf0610a75c574bba3130cfb8d9a50e2c4df", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/20a20bf0610a75c574bba3130cfb8d9a50e2c4df/comments", "author": null, "committer": null, "parents": [{"sha": "6b37db3cae575604151c87caffdb558d5b41f8de", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/6b37db3cae575604151c87caffdb558d5b41f8de", "html_url": "https://github.com/Rust-GCC/gccrs/commit/6b37db3cae575604151c87caffdb558d5b41f8de"}], "stats": {"total": 24, "additions": 20, "deletions": 4}, "files": [{"sha": "e9a54776f3a4d457f957593655c32847a3e478e6", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/20a20bf0610a75c574bba3130cfb8d9a50e2c4df/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/20a20bf0610a75c574bba3130cfb8d9a50e2c4df/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=20a20bf0610a75c574bba3130cfb8d9a50e2c4df", "patch": "@@ -1,3 +1,11 @@\n+2004-02-05  Dorit Naishlos  <dorit@il.ibm.com>\n+\n+\t* config/rs6000/altivec.md (*movv4si_internal): At least one\n+\toperand must be altivec_register_operand.\n+\t(*movv8hi_internal1): Likewise.\n+\t(*movv16qi_internal1): Likewise.\n+\t(*movv4sf_internal1): Likewise.\n+\n 2004-02-05  David Edelsohn  <edelsohn@gnu.org>\n \n \t* configure.ac (gcc_cv_as_powerpc_mfcrf): Correct test for mfcr."}, {"sha": "7eb632335f2e2cdd202d10dc43fe11dee7572496", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 12, "deletions": 4, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/20a20bf0610a75c574bba3130cfb8d9a50e2c4df/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/20a20bf0610a75c574bba3130cfb8d9a50e2c4df/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=20a20bf0610a75c574bba3130cfb8d9a50e2c4df", "patch": "@@ -93,7 +93,9 @@\n (define_insn \"*movv4si_internal\"\n   [(set (match_operand:V4SI 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r,v\")\n \t(match_operand:V4SI 1 \"input_operand\" \"v,m,v,r,o,r,W\"))]\n-  \"TARGET_ALTIVEC\"\n+  \"TARGET_ALTIVEC \n+   && (altivec_register_operand (operands[0], V4SImode) \n+       || altivec_register_operand (operands[1], V4SImode))\"\n   \"*\n {\n   switch (which_alternative)\n@@ -139,7 +141,9 @@\n (define_insn \"*movv8hi_internal1\"\n   [(set (match_operand:V8HI 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r,v\")\n \t(match_operand:V8HI 1 \"input_operand\" \"v,m,v,r,o,r,W\"))]\n-  \"TARGET_ALTIVEC\"\n+  \"TARGET_ALTIVEC \n+   && (altivec_register_operand (operands[0], V8HImode) \n+       || altivec_register_operand (operands[1], V8HImode))\"\n   \"*\n {\n    switch (which_alternative)\n@@ -185,7 +189,9 @@\n (define_insn \"*movv16qi_internal1\"\n   [(set (match_operand:V16QI 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r,v\")\n \t(match_operand:V16QI 1 \"input_operand\" \"v,m,v,r,o,r,W\"))]\n-  \"TARGET_ALTIVEC\"\n+  \"TARGET_ALTIVEC\n+   && (altivec_register_operand (operands[0], V16QImode)\n+       || altivec_register_operand (operands[1], V16QImode))\"\n   \"*\n {\n   switch (which_alternative)\n@@ -231,7 +237,9 @@\n (define_insn \"*movv4sf_internal1\"\n   [(set (match_operand:V4SF 0 \"nonimmediate_operand\" \"=m,v,v,o,r,r,v\")\n \t(match_operand:V4SF 1 \"input_operand\" \"v,m,v,r,o,r,W\"))]\n-  \"TARGET_ALTIVEC\"\n+  \"TARGET_ALTIVEC\n+   && (altivec_register_operand (operands[0], V4SFmode)\n+       || altivec_register_operand (operands[1], V4SFmode))\"\n   \"*\n {\n   switch (which_alternative)"}]}