{
	"author": [
		"Maxime Nassar",
		"Shivam Bhasin",
		"Jean-Luc Danger",
		"Guillaume Duc",
		"Sylvain Guilley"
	],
	"booktitle": "Proceedings of the 14th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2010",
	"dblpkey": "conf/date/NassarBDDG10",
	"ieeearid": 5456932,
	"pages": "849-854",
	"publisher": "IEEE",
	"stemmed": [
		"bcdl",
		"a",
		"high",
		"speed",
		"balanc",
		"dpl",
		"for",
		"fpga",
		"with",
		"global",
		"precharg",
		"and",
		"no",
		"earli",
		"evalu"
	],
	"tag": [
		"evaluation",
		"named"
	],
	"title": "BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2010
}