#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov  2 10:33:01 2020
# Process ID: 15232
# Current directory: E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2708 E:\project\SmartCanteen\module_test\system_zynq\yubow\zynq\zynq.xpr
# Log file: E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/vivado.log
# Journal file: E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/project/SmartCanteen/module_test/system_zynq/yubow/ip_repo/adc_controler_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/project/SmartCanteen/module_test/system_zynq/yubow/ip_repo/adc_controler_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/yubow/ip_repo/adc_controler_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'e:/project/SmartCanteen/module_test/system_zynq/yubow/ip_repo/adc_controler_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/project/SmartCanteen/module_test/system_zynq/yubow/ip_repo/adc_controler_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 821.234 ; gain = 189.086
update_compile_order -fileset sources_1
open_bd_design {E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/test.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:adc_controler:1.0 - adc_controler_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <test> from BD file <E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/test.bd>
regenerate_bd_layout
save_bd_design
Wrote  : <E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/ui/bd_f83b63f2.ui> 
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/test.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: test_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 984.242 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test_wrapper' [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/hdl/test_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'test' [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/synth/test.v:318]
INFO: [Synth 8-6157] synthesizing module 'test_adc_controler_0_0' [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/.Xil/Vivado-15232-MSI/realtime/test_adc_controler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test_adc_controler_0_0' (1#1) [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/.Xil/Vivado-15232-MSI/realtime/test_adc_controler_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'test_processing_system7_0_1' [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/.Xil/Vivado-15232-MSI/realtime/test_processing_system7_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test_processing_system7_0_1' (2#1) [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/.Xil/Vivado-15232-MSI/realtime/test_processing_system7_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'test_ps7_0_axi_periph_1' [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/synth/test.v:612]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1U33878' [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/synth/test.v:12]
INFO: [Synth 8-6157] synthesizing module 'test_auto_pc_0' [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/.Xil/Vivado-15232-MSI/realtime/test_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test_auto_pc_0' (3#1) [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/.Xil/Vivado-15232-MSI/realtime/test_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1U33878' (4#1) [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/synth/test.v:12]
INFO: [Synth 8-6155] done synthesizing module 'test_ps7_0_axi_periph_1' (5#1) [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/synth/test.v:612]
INFO: [Synth 8-6157] synthesizing module 'test_rst_ps7_0_50M_1' [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/.Xil/Vivado-15232-MSI/realtime/test_rst_ps7_0_50M_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'test_rst_ps7_0_50M_1' (6#1) [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/.Xil/Vivado-15232-MSI/realtime/test_rst_ps7_0_50M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_50M' of module 'test_rst_ps7_0_50M_1' requires 10 connections, but only 6 given [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/synth/test.v:603]
INFO: [Synth 8-6155] done synthesizing module 'test' (7#1) [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/synth/test.v:318]
INFO: [Synth 8-6155] done synthesizing module 'test_wrapper' (8#1) [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/hdl/test_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1U33878 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1U33878 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design test_ps7_0_axi_periph_1 has unconnected port ACLK
WARNING: [Synth 8-3331] design test_ps7_0_axi_periph_1 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1004.160 ; gain = 19.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1004.160 ; gain = 19.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1004.160 ; gain = 19.918
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/ip/test_adc_controler_0_0/test_adc_controler_0_0.dcp' for cell 'test_i/adc_controler_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/ip/test_processing_system7_0_1/test_processing_system7_0_1.dcp' for cell 'test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/ip/test_rst_ps7_0_50M_1/test_rst_ps7_0_50M_1.dcp' for cell 'test_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'e:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/ip/test_auto_pc_0/test_auto_pc_0.dcp' for cell 'test_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/ip/test_processing_system7_0_1/test_processing_system7_0_1.xdc] for cell 'test_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/ip/test_processing_system7_0_1/test_processing_system7_0_1.xdc] for cell 'test_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/ip/test_processing_system7_0_1/test_processing_system7_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/ip/test_rst_ps7_0_50M_1/test_rst_ps7_0_50M_1_board.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/ip/test_rst_ps7_0_50M_1/test_rst_ps7_0_50M_1_board.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/ip/test_rst_ps7_0_50M_1/test_rst_ps7_0_50M_1.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/sources_1/bd/test/ip/test_rst_ps7_0_50M_1/test_rst_ps7_0_50M_1.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1319.020 ; gain = 0.000
Parsing XDC File [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/constrs_1/new/adc_controler.xdc]
Finished Parsing XDC File [E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.srcs/constrs_1/new/adc_controler.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1319.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1434.664 ; gain = 450.422
31 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1434.664 ; gain = 450.422
launch_sdk -workspace E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.sdk -hwspec E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.sdk/test_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.sdk -hwspec E:/project/SmartCanteen/module_test/system_zynq/yubow/zynq/zynq.sdk/test_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  2 17:10:40 2020...
