Trace Description: Simulation Trace 
Trace Type: Simulation 
  -> State: 1.1 <-
    prev_mem_ready = FALSE
    memory.state = IDLE
    memory.data[0] = 1
    memory.data[1] = 1
    memory.out = 0
    cpu.req = NONE
    cpu.address = 0
    cpu.data = 0
    arbiter.gnt = MEM
    bus.address = 0
    bus.data = 0
    bus.ctrl = BUS_READ
    L1.rsp = NONE
    cpu.busy = TRUE
    arbiter.valid = FALSE
    L1.req = FALSE
  -> State: 1.2 <-
    cpu.req = CPU_READ
    cpu.data = 1
    cpu.busy = FALSE
    arbiter.valid = TRUE
    L1.req = TRUE
  -> State: 1.3 <-
    arbiter.gnt = L1_1
    bus.data = 1
    arbiter.valid = FALSE
  -> State: 1.4 <-
    memory.state = READY
    memory.out = 1
    arbiter.gnt = MEM
    L1.rsp = 1
    cpu.busy = TRUE
    arbiter.valid = TRUE
  -> State: 1.5 <-
    prev_mem_ready = TRUE
    memory.state = IDLE
    cpu.address = 1
    L1.rsp = NONE
    cpu.busy = FALSE
    arbiter.valid = FALSE
    L1.req = FALSE
  -> State: 1.6 <-
    prev_mem_ready = FALSE
    arbiter.valid = TRUE
    L1.req = TRUE
  -> State: 1.7 <-
    arbiter.gnt = L1_1
    bus.address = 1
    arbiter.valid = FALSE
  -> State: 1.8 <-
    memory.state = READY
    arbiter.gnt = MEM
    bus.address = 0
    L1.rsp = 1
    cpu.busy = TRUE
    arbiter.valid = TRUE
  -> State: 1.9 <-
    prev_mem_ready = TRUE
    memory.state = IDLE
    cpu.req = CPU_WRITE
    cpu.address = 0
    cpu.data = 0
    L1.rsp = NONE
    cpu.busy = FALSE
    arbiter.valid = FALSE
    L1.req = FALSE
  -> State: 1.10 <-
    prev_mem_ready = FALSE
    arbiter.valid = TRUE
    L1.req = TRUE
  -> State: 1.11 <-
    arbiter.gnt = L1_1
    bus.data = 0
    bus.ctrl = BUS_WRITE
    arbiter.valid = FALSE
  -> State: 1.12 <-
    memory.state = READY
    memory.data[0] = 0
    memory.out = ACK
    arbiter.gnt = MEM
    bus.data = ACK
    bus.ctrl = BUS_READ
    L1.rsp = ACK
    cpu.busy = TRUE
    arbiter.valid = TRUE
  -> State: 1.13 <-
    prev_mem_ready = TRUE
    memory.state = IDLE
    cpu.req = NONE
    cpu.data = 1
    L1.rsp = NONE
    arbiter.valid = FALSE
    L1.req = FALSE
  -> State: 1.14 <-
    prev_mem_ready = FALSE
  -> State: 1.15 <-
