Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  8 12:58:40 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/r2_FFT/UniformILPNew/r2_FFT_UniformILPNew_199_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_timing_synth.rpt
| Design            : implementedSystem_toplevel_wrapper
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 DUT/SharedReg2504_instance/s4_reg_c_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            DUT/SharedReg1485_instance/Y_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.129ns (3.409%)  route 3.655ns (96.591%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 8.182 - 4.000 ) 
    Source Clock Delay      (SCD):    4.866ns
    Clock Pessimism Removal (CPR):    0.541ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.931ns (routing 2.736ns, distribution 1.195ns)
  Clock Net Delay (Destination): 3.538ns (routing 2.486ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R34                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    R34                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.584     0.584 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.584    clk_IBUF_inst/OUT
    R34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.584 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.907    clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.935 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=170576, routed)      3.931     4.866    DUT/SharedReg2504_instance/clk_IBUF_BUFG
    SLR Crossing[2->0]   
    SLICE_X75Y13         FDCE                                         r  DUT/SharedReg2504_instance/s4_reg_c_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y13         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.945 r  DUT/SharedReg2504_instance/s4_reg_c_rep__11/Q
                         net (fo=120, routed)         3.606     8.551    DUT/SharedReg1485_instance/s4_reg_c_rep__11
    SLICE_X82Y155        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     8.601 r  DUT/SharedReg1485_instance/s4_reg_gate__9/O
                         net (fo=1, routed)           0.049     8.650    DUT/SharedReg1485_instance/s4_reg_gate__9_n_0
    SLICE_X82Y155        FDCE                                         r  DUT/SharedReg1485_instance/Y_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    R34                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    R34                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.333     4.333 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.333    clk_IBUF_inst/OUT
    R34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.333 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.620    clk_IBUF
    BUFGCE_X0Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.644 r  clk_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=170576, routed)      3.538     8.182    DUT/SharedReg1485_instance/clk_IBUF_BUFG
    SLR Crossing[2->0]   
    SLICE_X82Y155        FDCE                                         r  DUT/SharedReg1485_instance/Y_reg[23]/C
                         clock pessimism              0.541     8.723    
                         clock uncertainty           -0.035     8.688    
    SLICE_X82Y155        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.713    DUT/SharedReg1485_instance/Y_reg[23]
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  0.063    




