;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @1, @2
	SUB @1, @2
	MOV @-111, <-80
	SUB @121, @106
	ADD 211, 60
	MOV -7, <-20
	DJN -1, @-20
	JMN 1, #21
	JMN 1, #21
	MOV 12, @10
	JMN <121, 106
	SUB @121, 103
	SUB @121, @166
	SUB @121, 103
	SUB @121, @166
	SUB @-127, 100
	JMN <127, 106
	SUB @127, 106
	SLT @11, 0
	MOV -7, <-20
	ADD 12, @10
	JMN <-127, 100
	SUB @0, @2
	DJN -1, @-20
	MOV -1, <-20
	SLT @11, 0
	SLT @11, 0
	MOV 12, @10
	ADD 210, 60
	MOV -11, <-20
	CMP 300, 90
	SUB @127, 106
	SUB @121, @106
	SPL 0, <-54
	SUB @0, @2
	SPL 0, <-54
	JMN @12, #200
	SLT 300, 90
	SLT 300, 90
	SUB -471, <-126
	ADD 211, 60
	ADD 211, 60
	ADD 211, 60
	JMN @12, #200
	MOV -1, <-20
	MOV -1, <-20
