Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.21-s018_1, built Fri Feb 10 2017
Options: 
Date:    Sat Apr 01 09:54:49 2017
Host:    pem-24 (x86_64 w/Linux 3.10.0-514.10.2.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz 8192KB) (32703384KB)
OS:      CentOS Linux release 7.3.1611 (Core) 

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

genus@root:> set DESIGNcontador_rfwild;
can't read "DESIGNcontador_rfwild": no such variable
genus@root:> set DESIGN   contador_rfwild;
contador_rfwild
genus@root:> set LAYDIR   layout;
layout
genus@root:> set SYNDIR   synth;
synth
genus@root:> set RPTDIR   rpt;
rpt
genus@root:> set LOGDIR   log;
log
genus@root:> set HDL_FILES [list contador_rfwild.sv ]
contador_rfwild.sv
genus@root:> set_db hdl_search_path ./rtl
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_search_path', object type: 'root'
        : Attribute 'hdl_search_path' is going to be obsoleted, use the new attribute 'init_hdl_search_path'.
  Setting attribute of root '/': 'hdl_search_path' = ./rtl
1 ./rtl
genus@root:> set_db information_level 6 
  Setting attribute of root '/': 'information_level' = 6
1 6
genus@root:> 
genus@root:> 
genus@root:> 
genus@root:> 
genus@root:> set_db information_level 9
  Setting attribute of root '/': 'information_level' = 9
1 9
genus@root:> set TECHLIBBASE    "/opt/techlib/ibm013/bicmos8hp"
/opt/techlib/ibm013/bicmos8hp
genus@root:> set TECHLIB_S_PATH "$TECHLIBBASE/synopsys \
                    $TECHLIBBASE/gds2 \
                    $TECHLIBBASE/lef  \
                    $TECHLIBBASE/captable \
                    $TECHLIBBASE/ict \
                    $TECHLIBBASE/tch"
/opt/techlib/ibm013/bicmos8hp/synopsys  /opt/techlib/ibm013/bicmos8hp/gds2  /opt/techlib/ibm013/bicmos8hp/lef   /opt/techlib/ibm013/bicmos8hp/captable  /opt/techlib/ibm013/bicmos8hp/ict  /opt/techlib/ibm013/bicmos8hp/tch
genus@root:> 
genus@root:> 
genus@root:> set LEF_LIST "{bicmos8hp_7AM_41_tech.lef \
          IBM_BICMOS8HP_SC_1P2V_12T_RVT_091712.lef}"
{bicmos8hp_7AM_41_tech.lef  IBM_BICMOS8HP_SC_1P2V_12T_RVT_091712.lef}
genus@root:> set TIME_LIST "{typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib}" 
{typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib}
genus@root:> set CAPTBL_LIST "{bicmos8hp_7AM_41_nm.CapTbl}"
{bicmos8hp_7AM_41_nm.CapTbl}
genus@root:> set_db lib_search_path $TECHLIB_S_PATH
  Setting attribute of root '/': 'lib_search_path' = /opt/techlib/ibm013/bicmos8hp/synopsys  /opt/techlib/ibm013/bicmos8hp/gds2  /opt/techlib/ibm013/bicmos8hp/lef   /opt/techlib/ibm013/bicmos8hp/captable  /opt/techlib/ibm013/bicmos8hp/ict  /opt/techlib/ibm013/bicmos8hp/tch
1 {/opt/techlib/ibm013/bicmos8hp/synopsys  /opt/techlib/ibm013/bicmos8hp/gds2  /opt/techlib/ibm013/bicmos8hp/lef   /opt/techlib/ibm013/bicmos8hp/captable  /opt/techlib/ibm013/bicmos8hp/ict  /opt/techlib/ibm013/bicmos8hp/tch}
genus@root:> set_db library $TIME_LIST
            Reading file '/opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib'
    Loading library PnomV1p20T025_STD_CELL_8HP_12T.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib, Line 31)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_B' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_B' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_C' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_C' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_D' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_D' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_E' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_E' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'COUT' of cell 'ADDF_F' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'SUM' of cell 'ADDF_F' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_B' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_C' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_D' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_E' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_F' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_H' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_I' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_J' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND2_K' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AND3_B' is not defined in the library. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)
Warning : An attribute is used before it is defined. [LBR-511]
        : The library level attribute default_operating_conditions on line 188933 is defined after at least one cell definition. The attribute will be ignored. (File /opt/techlib/ibm013/bicmos8hp/synopsys/typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib)

  Message Summary for Library PnomV1p20T025_STD_CELL_8HP_12T.lib:
  ***************************************************************
  Could not find an attribute in the library. [LBR-436]: 433
  An attribute is used before it is defined. [LBR-511]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.200000, 25.000000) in library 'PnomV1p20T025_STD_CELL_8HP_12T.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_C' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP_C' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FGTIE' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FGTIE' must have an output pin.
  Setting attribute of root '/': 'library' = {typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib}
1 typ_v120_t025/PnomV1p20T025_STD_CELL_8HP_12T.lib
genus@root:> set_db lef_library $LEF_LIST
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_1x' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_1x_h' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_1x_v' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xh' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xh_h' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xv' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xv_v' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xn' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xn_v' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xs' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xs_v' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xw' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xw_h' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xe' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M1_M2_via_2xe_h' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_1x' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_2xh' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_2xv' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_2xn' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_2xs' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_2xw' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M2_M3_via_2xe' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_1x' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_2xh' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_2xv' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_2xn' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_2xs' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_2xw' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M3_M4_via_2xe' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_1x' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_2xh' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_2xv' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_2xn' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_2xs' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_2xw' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'M4_MQ_via_2xe' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'MQ_LY_via_2xh' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'MQ_LY_via_2xv' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'MQ_LY_via_2xn' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'MQ_LY_via_2xs' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'MQ_LY_via_2xw' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'MQ_LY_via_2xe' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'LY_AM_via_2xh' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'LY_AM_via_2xv' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'LY_AM_via_2xn' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'LY_AM_via_2xs' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'LY_AM_via_2xw' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'LY_AM_via_2xe' has no resistance value.
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'ADDF_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND2_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND3_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AND4_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO21_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO2222_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO222_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO22_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO33_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO33_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO33_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO44_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO44_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AO44_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI21_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI2222_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI2222_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI2222_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI222_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI222_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI222_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI22_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI33_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI33_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI33_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI44_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI44_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'AOI44_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_L' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_M' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_N' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'BUFFER_O' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_M' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_O' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLKI_Q' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_M' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_O' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'CLK_Q' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'COMP2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DECAP_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY4_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY4_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY4_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DELAY6_M' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFR_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFSR_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFFS_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFF_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFF_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'DFF_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FGTIE' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL1' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL128' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL16' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL2' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL32' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL4' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL64' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'FILL8' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERTBAL_L' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_L' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_M' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_N' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'INVERT_O' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'LATSRLV_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'LATSRLV_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'LATSRLV_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21BAL_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21BAL_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21BAL_L' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21I_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX21_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX41_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX41_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'MUX41_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2BAL_L' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_L' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND2_M' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND3_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NAND4_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR2_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR3_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NOR4_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'NWSX' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA21_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA2222_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA222_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OA22_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI21_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI2222_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI2222_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI222_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI222_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OAI22_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR2_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR3_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'OR4_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFR_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFSR_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFFS_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFF_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFF_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SDFF_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SLATSRLV_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SLATSRLV_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'SLATSRLV_K' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'TIE0_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'TIE1_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR2_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XNOR3_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_A' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_I' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR2_J' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_B' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_C' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_D' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_E' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_F' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_H' has non-zero origin (200, 200).
Info    : Macro with non-zero origin. [PHYS-127]
        : Macro 'XOR3_I' has non-zero origin (200, 200).

  According to lef_library, there are total 7 routing layers [ V(3) / H(4) ]

Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 92 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
        : Check the parameter in technology section.
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 127 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 160 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 193 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'MQ' [line 221 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'LY' [line 246 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'AM' [line 268 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 92 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 127 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 160 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 193 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'MQ' [line 221 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'LY' [line 246 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'AM' [line 268 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M1' [line 92 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M2' [line 127 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M3' [line 160 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'M4' [line 193 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'MQ' [line 221 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'LY' [line 246 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : Wire parameter is missing. [PHYS-15]
        : 'RPERSQ' parameter is missing for layer 'AM' [line 268 in file /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef]
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.16, 2) of 'WIDTH' for layers 'M1' and 'AM' is too large.
        : Make sure to check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.4, 8) of 'PITCH' for layers 'M1' and 'AM' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.16, 5) of 'MINSPACING' for layers 'M1' and 'AM' is too large.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_B' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_B' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_B'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'SUM' in libcell 'ADDF_B' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'SUM' in libcell 'ADDF_B' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_B'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'SUM' in libcell 'ADDF_B' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'SUM' in libcell 'ADDF_B' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_B'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_C' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_C' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_C'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'SUM' in libcell 'ADDF_C' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'SUM' in libcell 'ADDF_C' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_C'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'SUM' in libcell 'ADDF_C' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'SUM' in libcell 'ADDF_C' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_C'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_D' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_D' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_D'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'SUM' in libcell 'ADDF_D' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'SUM' in libcell 'ADDF_D' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_D'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'SUM' in libcell 'ADDF_D' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'SUM' in libcell 'ADDF_D' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_D'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_E' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CIN' and 'SUM' in libcell 'ADDF_E' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_E'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'SUM' in libcell 'ADDF_F'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'SUM' in libcell 'ADDF_F'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'SUM' in libcell 'ADDF_F'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B2' and 'Z' in libcell 'COMP2_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B1' and 'Z' in libcell 'COMP2_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'COMP2_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'COMP2_B'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B2' and 'Z' in libcell 'COMP2_C'.
  Library has 330 usable logic and 48 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'PnomV1p20T025_STD_CELL_8HP_12T.lib', Total cells: 382, Unusable cells: 2.
	List of unusable cells: 'DECAP_C FGTIE .'
        : For more information, refer to 'Cells Identified as Unusable' in the 'User Guide'. The reason why a cell is considered unusable is stored in the 'unusable_reason' libcell attribute.
  Setting attribute of root '/': 'lef_library' = /opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef /opt/techlib/ibm013/bicmos8hp/lef/IBM_BICMOS8HP_SC_1P2V_12T_RVT_091712.lef
1 {/opt/techlib/ibm013/bicmos8hp/lef/bicmos8hp_7AM_41_tech.lef /opt/techlib/ibm013/bicmos8hp/lef/IBM_BICMOS8HP_SC_1P2V_12T_RVT_091712.lef}
genus@root:> set_db cap_table_file $CAPTBL_LIST
Error   : File error. [FILE-100] [set_db]
        : Cannot open file '{bicmos8hp_7AM_41_nm.CapTbl}'
        : Make sure that the file is a readable regular file and has the specified name.

  According to cap_table_file, there are total 7 routing layers [ V(3) / H(4) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.16, 2) of 'WIDTH' for layers 'M1' and 'M7' is too large.
  Setting attribute of root '/': 'cap_table_file' = /opt/techlib/ibm013/bicmos8hp/captable/bicmos8hp_7AM_41_nm.CapTbl
1 /opt/techlib/ibm013/bicmos8hp/captable/bicmos8hp_7AM_41_nm.CapTbl
genus@root:> 
genus@root:> 
genus@root:> 
genus@root:> set_db cap_table_file $CAPTBL_LIST
Error   : File error. [FILE-100] [set_db]
        : Cannot open file '{bicmos8hp_7AM_41_nm.CapTbl}'

  According to cap_table_file, there are total 7 routing layers [ V(3) / H(4) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.16, 2) of 'WIDTH' for layers 'M1' and 'M7' is too large.
  Setting attribute of root '/': 'cap_table_file' = /opt/techlib/ibm013/bicmos8hp/captable/bicmos8hp_7AM_41_nm.CapTbl
1 /opt/techlib/ibm013/bicmos8hp/captable/bicmos8hp_7AM_41_nm.CapTbl
genus@root:> set CAPTBL_LIST "bicmos8hp_7AM_41_nm.CapTbl"
bicmos8hp_7AM_41_nm.CapTbl
genus@root:> set_db cap_table_file $CAPTBL_LIST

  According to cap_table_file, there are total 7 routing layers [ V(3) / H(4) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.16, 2) of 'WIDTH' for layers 'M1' and 'M7' is too large.
  Setting attribute of root '/': 'cap_table_file' = /opt/techlib/ibm013/bicmos8hp/captable/bicmos8hp_7AM_41_nm.CapTbl
1 /opt/techlib/ibm013/bicmos8hp/captable/bicmos8hp_7AM_41_nm.CapTbl
genus@root:> et_db interconnect_mode ple
invalid command name "et_db"
genus@root:> set_db interconnect_mode ple
  Setting attribute of root '/': 'interconnect_mode' = ple
1 ple
genus@root:> set_db tns_opto true
  Setting attribute of root '/': 'tns_opto' = true
1 true
genus@root:> read_hdl -sv ${HDL_FILES}  
            Reading Verilog file './rtl/contador_rfwild.sv'
genus@root:> elaborate $DESIGN
Info    : Found unusable library cells. [LBR-415]
        : Library: 'PnomV1p20T025_STD_CELL_8HP_12T.lib', Total cells: 382, Unusable cells: 2.
	List of unusable cells: 'DECAP_C FGTIE .'
Info    : Found unusable library cells. [LBR-415]
        : Library: 'physical_cells', Total cells: 9, Unusable cells: 9.
	List of unusable cells: 'FILL1 FILL128 FILL16 FILL2 FILL32 FILL4 FILL64 FILL8 NWSX .'
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'contador_rfwild' from file './rtl/contador_rfwild.sv'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=4 B=1 Z=4) at line 8 in the file './rtl/contador_rfwild.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=4 B=1 Z=4) at line 8 in the file './rtl/contador_rfwild.sv' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'contador_rfwild'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
        Computing net loads.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           189           4373                                      elaborate
design:contador_rfwild
genus@root:> read_sdc -stop_on_errors ./config/contador_rfwild.sdc
            Reading file '/home/gustavof/pem/pem_shared/layout/RFWild130_chip_danilo/config/contador_rfwild.sdc'
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful     11 , failed      0 (runtime  0.00)
 "set_clock_gating_check"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      8 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
genus@root:> check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'contador_rfwild'

No empty modules in design 'contador_rfwild'

  Done Checking the design.
genus@root:> synthesize -to_mapped -eff high
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.90 ohm (from cap_table_file)
Site size           : 5.20 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       cap_table_file
------------------------------------------------
M1              H         1.00        0.000263  
M2              V         1.00        0.000242  
M3              H         1.00        0.000242  
M4              V         1.00        0.000234  
M5              H         1.00        0.000199  
M6              V         1.00        0.000174  
M7              H         1.00        0.000190  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       cap_table_file
-------------------------------------------------
M1              H         1.00         0.443125  
M2              V         1.00         0.319500  
M3              H         1.00         0.319500  
M4              V         1.00         0.319500  
M5              H         1.00         0.093250  
M6              V         1.00         0.015132  
M7              H         1.00         0.003500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.160000  
M2              V         1.00         0.200000  
M3              H         1.00         0.200000  
M4              V         1.00         0.200000  
MQ              H         1.00         0.400000  
LY              V         1.00         1.520000  
AM              H         1.00         2.000000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'contador_rfwild' to generic gates using 'high' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'mux_contador_5_7'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'contador_rfwild' using 'high' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'contador_rfwild_csa_cluster' using 'medium' effort and 'generic' timing models.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/increment_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=4 CI=1 Z=4).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=4 CI=1 Z=4) will be considered in the following order: {'hdl_implementation:GB/increment_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/increment_unsigned/medium' (priority 1), 'hdl_implementation:GB/increment_unsigned/slow' (priority 1)}
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'contador_rfwild_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'contador_rfwild_csa_cluster'.
                  Configuration number:      1
                  Effort level:              medium
                  Allow CSA over Muxes:      No
                  Allow CSA over Inverter:   No
                  Allow Complex CSA:         No
                  Allow CSA over Truncation: No
                  Bridge size threshold:     6
                  Connection size threshold: 4
      Timing increment_unsigned_6...
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'contador_rfwild'.
      Removing temporary intermediate hierarchies under contador_rfwild
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'contador_rfwild' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'contador_rfwild' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 330 combo usable cells and 48 sequential usable cells
      Mapping 'contador_rfwild'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_8_23_1' of datapath component 'increment_unsigned_1'.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) contador_rfwild...
            Starting partial collapsing (xors only) contador_rfwild
            Finished partial collapsing.
            Starting partial collapsing  contador_rfwild
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) contador_rfwild
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   145 ps
Target path end-point (Pin: contador_reg[3]/d)

       Pin                    Type          Fanout  Load Arrival   
                                                    (fF)   (ps)    
-------------------------------------------------------------------
(clock clk)         <<<  launch                                0 R 
                         latency                                   
contador_reg[1]/clk                                                
contador_reg[1]/q   (u)  unmapped_d_flop         4 328.9           
g41/in_1                                                           
g41/z               (u)  unmapped_nand2          3  22.5           
g37/in_1                                                           
g37/z               (u)  unmapped_complex2       2  15.0           
g32/in_0                                                           
g32/z               (u)  unmapped_or2            1   7.5           
g33/in_1                                                           
g33/z               (u)  unmapped_nand2          1   7.7           
contador_reg[3]/d   <<<  unmapped_d_flop                           
contador_reg[3]/clk      setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                            5000 R 
                         latency                                   
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : contador_reg[1]/clk
End-point    : contador_reg[3]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4173ps.
 
          Restructuring (delay-based) contador_rfwild...
          Done restructuring (delay-based) contador_rfwild
        Optimizing component contador_rfwild...
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
Multi-threaded Technology Mapping (8 threads, 8 of 8 CPUs usable)
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
       Pin               Type     Fanout  Load Slew Delay Arrival   
                                          (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------
(clock clk)              launch                                 0 R 
                         latency                     +300     300 R 
contador_reg[1]/CLK                               0           300 R 
contador_reg[1]/Q        DFFR_K        3 319.9  336  +355     655 R 
g72/B                                                  +0     655   
g72/Z                    AND2_E        2  18.9   92  +125     780 R 
g68/A                                                  +0     780   
g68/Z                    NAND2_D       1  11.0  101   +52     831 F 
g65/B                                                  +0     831   
g65/Z                    XNOR2_C       1   8.4  114   +92     924 F 
contador_reg[3]/D   <<<  DFFR_K                        +0     924   
contador_reg[3]/CLK      setup                    0  +161    1085 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                             5000 R 
                         latency                     +300    5300 R 
--------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4215ps 
Start-point  : contador_reg[1]/CLK
End-point    : contador_reg[3]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                  412        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               145     4215              5000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   103 ps
Target path end-point (Pin: contador_reg[3]/D (DFFR_K/D))

       Pin               Type     Fanout  Load Arrival   
                                          (fF)   (ps)    
---------------------------------------------------------
(clock clk)         <<<  launch                      0 R 
                         latency                         
contador_reg[1]/CLK                                      
contador_reg[1]/Q        DFFR_K        3 319.9           
g72/B                                                    
g72/Z                    AND2_E        2  18.9           
g68/A                                                    
g68/Z                    NAND2_D       1  11.0           
g65/B                                                    
g65/Z                    XNOR2_C       1   8.4           
contador_reg[3]/D   <<<  DFFR_K                          
contador_reg[3]/CLK      setup                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                  5000 R 
                         latency                         
---------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Start-point  : contador_reg[1]/CLK
End-point    : contador_reg[3]/D

The global mapper estimates a slack for this path of 3898ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Pin                Type     Fanout  Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock clk)               launch                                  0 R 
                          latency                      +300     300 R 
contador_reg[0]/CLK                                 0           300 R 
contador_reg[0]/QBAR      DFFR_E         2  29.5  122  +183     483 F 
g73/A                                                    +0     483   
g73/Z                     INVERT_J       3 319.8  344  +204     687 R 
g72/A                                                    +0     687   
g72/Z                     AND2_E         2  18.9   93  +129     817 R 
g68/A                                                    +0     817   
g68/Z                     NAND2_D        1  11.0  101   +52     869 F 
g65/B                                                    +0     869   
g65/Z                     XNOR2_C        1   8.4  114   +92     961 F 
contador_reg[3]/D    <<<  DFFR_K                         +0     961   
contador_reg[3]/CLK       setup                     0  +161    1122 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)               capture                              5000 R 
                          latency                      +300    5300 R 
----------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4178ps 
Start-point  : contador_reg[0]/CLK
End-point    : contador_reg[3]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                 379        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               103     4178              5000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'contador_rfwild'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'contador_rfwild' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                   379        0         0         0        0
 const_prop                  379        0         0         0        0
 hi_fo_buf                   379        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  379        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    379        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    379        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   379        0         0         0        0
 rem_inv_qb                  365        0         0         0        0
 seq_res_area                319        0         0         0        0
 io_phase                    307        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         1  (        1 /        1 )  0.00
    seq_res_area         2  (        1 /        1 )  0.02
        io_phase         1  (        1 /        1 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         4  (        0 /        4 )  0.00
       area_down         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  307        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                    307        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    307        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   307        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         4  (        0 /        4 )  0.00
       area_down         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  307        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    307        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'contador_rfwild'.
        Computing net loads.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            60            825           -0.0 ps         3671.7 ps  synthesize

Segmentation Fault accessing address 3.

Fatal internal error, code 11 (SIGSEGV - segmentation violation)

Dumping stack trace (tid:7fb034aef380/main thread).

Operating System: linux
Product Version: 16.21-s018_1
Build Date: Feb 10 2017
Executable: /opt/cds/GENUS162/tools.lnx86/synth/bin/64bit/genus
Startup Options: -gui 
Current Directory: /home/gustavof/pem/pem_shared/layout/RFWild130_chip_danilo
Stack trace:
Thread 5 (Thread 0x7fb02936d700 (LWP 4945)):
#0  0x00007fb0342f7bdd in nanosleep () at /lib64/libpthread.so.0
#1  0x00000000034a3a9f in lic_recheck(void*) ()
#2  0x000000000375c3d9 in create_head(void*) ()
#3  0x00007fb0342f0dc5 in start_thread () at /lib64/libpthread.so.0
#4  0x00007fb02e87173d in clone () at /lib64/libc.so.6
Thread 4 (Thread 0x7fb0268a1700 (LWP 4946)):
#0  0x00007fb02e868ba3 in select () at /lib64/libc.so.6
#1  0x00000000036cdfde in RedirectOutputHelperThread::helper_thread(bool) ()
#2  0x000000000375c3d9 in create_head(void*) ()
#3  0x00007fb0342f0dc5 in start_thread () at /lib64/libpthread.so.0
#4  0x00007fb02e87173d in clone () at /lib64/libc.so.6
Thread 3 (Thread 0x7fb021e23700 (LWP 4952)):
#0  0x00007fb0342f46d5 in pthread_cond_wait@@GLIBC_2.3.2 () at /lib64/libpthread.so.0
#1  0x00007fb033e429a6 in QWaitCondition::wait(QMutex*, unsigned long) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#2  0x00007fb03372ad9e in QFileInfoGatherer::run() () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#3  0x00007fb033e41efb in QThreadPrivate::start(void*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#4  0x000000000375c3d9 in create_head(void*) ()
#5  0x00007fb0342f0dc5 in start_thread () at /lib64/libpthread.so.0
#6  0x00007fb02e87173d in clone () at /lib64/libc.so.6
Thread 2 (Thread 0x7fb01f16d700 (LWP 4953)):
#0  0x00007fb02e868ba3 in select () at /lib64/libc.so.6
#1  0x00007fb033f9d54b in qt_safe_select(int, fd_set*, fd_set*, fd_set*, timeval const*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#2  0x00007fb033fa1d23 in QEventDispatcherUNIXPrivate::doSelect(QFlags<QEventLoop::ProcessEventsFlag>, timeval*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#3  0x00007fb033fa2422 in QEventDispatcherUNIX::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#4  0x00007fb033f69fdf in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#5  0x00007fb033f6a2dd in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#6  0x00007fb033e3f34f in QThread::exec() () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#7  0x00007fb033f47d43 in QInotifyFileSystemWatcherEngine::run() () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#8  0x00007fb033e41efb in QThreadPrivate::start(void*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#9  0x000000000375c3d9 in create_head(void*) ()
#10 0x00007fb0342f0dc5 in start_thread () at /lib64/libpthread.so.0
#11 0x00007fb02e87173d in clone () at /lib64/libc.so.6
Thread 1 (Thread 0x7fb034aef380 (LWP 4938)):
#0  0x00007fb0342f7f19 in waitpid () at /lib64/libpthread.so.0
#1  0x0000000003751610 in pstack_stacktrace(_IO_FILE*) ()
#2  0x0000000003752d94 in dump_stack_trace(_IO_FILE*, bool, bool) ()
#3  0x0000000003738b1f in sig_exit(int) ()
#4  0x00000000036fbfeb in fatal_handler(int) ()
#5  0x000000000373904f in segv_fatal_handler(int, siginfo*) ()
#6  0x00007fb0342f8370 in <signal handler called> () at /lib64/libpthread.so.0
#7  0x00007fb01c974e07 in  ()
#8  0x0000000000711549 in GintNode::getData(int) ()
#9  0x000000000075d255 in rcDesignBrowserModel::data(QModelIndex const&, int) const ()
#10 0x00007fb0337d35dd in QSortFilterProxyModel::data(QModelIndex const&, int) const () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#11 0x00007fb0337fb275 in QStyledItemDelegate::initStyleOption(QStyleOptionViewItem*, QModelIndex const&) const () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#12 0x00007fb0337faa0a in QStyledItemDelegate::sizeHint(QStyleOptionViewItem const&, QModelIndex const&) const () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#13 0x00007fb03378b998 in QTreeView::sizeHintForColumn(int) const () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#14 0x00007fb03375a0e8 in QHeaderViewPrivate::resizeSections(QHeaderView::ResizeMode, bool) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#15 0x00007fb03375aa4f in QHeaderView::sectionSize(int) const () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#16 0x00007fb03378a888 in QTreeViewPrivate::updateScrollBars() () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#17 0x00007fb033795637 in QTreeView::updateGeometries() () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#18 0x00007fb03322d0f3 in QWidget::event(QEvent*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#19 0x00007fb03362bf7e in QFrame::event(QEvent*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#20 0x00007fb03375173b in QAbstractItemView::viewportEvent(QEvent*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#21 0x00007fb033793c70 in QTreeView::viewportEvent(QEvent*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#22 0x00007fb033f6bfc4 in QCoreApplicationPrivate::sendThroughObjectEventFilters(QObject*, QEvent*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#23 0x00007fb0331d734c in QApplicationPrivate::notify_helper(QObject*, QEvent*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#24 0x00007fb0331dfd09 in QApplication::notify(QObject*, QEvent*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#25 0x00007fb033f6be3d in QCoreApplication::notifyInternal(QObject*, QEvent*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#26 0x00007fb033228cf9 in QWidgetPrivate::sendPendingMoveAndResizeEvents(bool, bool) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#27 0x00007fb03322a693 in QWidgetPrivate::show_helper() () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#28 0x00007fb03322a5d2 in QWidgetPrivate::showChildren(bool) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#29 0x00007fb03322a6af in QWidgetPrivate::show_helper() () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#30 0x00007fb03322a5d2 in QWidgetPrivate::showChildren(bool) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#31 0x00007fb03322a6af in QWidgetPrivate::show_helper() () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#32 0x00007fb03322c4e4 in QWidget::setVisible(bool) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#33 0x00007fb03320f542 in QStackedLayout::setCurrentIndex(int) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#34 0x00007fb03320f88b in QStackedLayout::takeAt(int) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#35 0x00007fb033202eb7 in removeWidgetRecursively(QLayoutItem*, QWidget*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#36 0x00007fb0331d733e in QApplicationPrivate::notify_helper(QObject*, QEvent*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#37 0x00007fb0331dfd09 in QApplication::notify(QObject*, QEvent*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#38 0x00007fb033f6be3d in QCoreApplication::notifyInternal(QObject*, QEvent*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#39 0x00007fb033f89a0a in QObjectPrivate::setParent_helper(QObject*) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#40 0x00007fb033f8a1ff in QObject::~QObject() () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#41 0x00007fb0332298c9 in QWidget::~QWidget() () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtGui.so.4
#42 0x0000000000723858 in rcDesignBrowserPage::~rcDesignBrowserPage() ()
#43 0x000000000071e488 in refreshHaloDesignBrowser() ()
#44 0x00000000006c8bf6 in haloGuiSync ()
#45 0x00000000006c8d75 in haloGuiSyncIfVisible() ()
#46 0x000000000066679a in synthesize_cmd(void*, Tcl_Interp*, int, Tcl_Obj* const*) ()
#47 0x00000000035067fb in rc_cmd(void*, Tcl_Interp*, int, Tcl_Obj* const*) ()
#48 0x0000000003293c0d in TclEvalObjvInternal ()
#49 0x00000000032e7e92 in TclExecuteByteCode ()
#50 0x00000000032eeee4 in TclCompEvalObj ()
#51 0x0000000003296c37 in Tcl_EvalObjEx ()
#52 0x00000000033e4489 in Tcl_RecordAndEval ()
#53 0x0000000003504635 in cleUtil::rcEditCmdLineEnd(char*) ()
#54 0x00000000035e7022 in RC_Console::cleMode::DoExecute(std::string const&, void*) ()
#55 0x0000000003510a4e in RC_Redline::EmacsMode::AcceptLine() ()
#56 0x0000000003515ec1 in RC_Redline::ModeCommand<RC_Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (RC_Redline::EmacsMode&)> const&, RC_Redline::Editor&) ()
#57 0x00000000035ec662 in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (RC_Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, RC_Redline::Editor&, RC_Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, RC_Redline::Editor&, RC_Redline::KeyCombination const&) ()
#58 0x00000000035ec53b in RC_Redline::Command::Run(RC_Redline::Editor&, RC_Redline::KeyCombination const&) const ()
#59 0x000000000350e90b in RC_Redline::Editor::Internals::Run(bool) ()
#60 0x0000000003351057 in FileHandlerEventProc ()
#61 0x000000000332075f in Tcl_ServiceEvent ()
#62 0x0000000003320a71 in Tcl_DoOneEvent ()
#63 0x00007fb031b4ae2f in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /usr/local/cds/GENUS162/tools/lib/64bit/libtq.so
#64 0x00007fb033f69fdf in QEventLoop::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#65 0x00007fb033f6a2dd in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#66 0x00007fb033f71559 in QCoreApplication::exec() () at /usr/local/cds/GENUS162/tools/Qt/64bit/lib/libcdsQtCore.so.4
#67 0x00007fb031b4d87f in TqApplication::exec() () at /usr/local/cds/GENUS162/tools/lib/64bit/libtq.so
#68 0x00000000035580ea in tcltk_start_Tq_event_loop ()
#69 0x00000000033188f1 in Tcl_Main ()
#70 0x00000000004a88fd in main ()

Abnormal exit.
