Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Jul 28 03:41:20 2024
| Host         : DESKTOP-I9I5ERT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DSP48A1Module_timing_summary_routed.rpt -pb DSP48A1Module_timing_summary_routed.pb -rpx DSP48A1Module_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP48A1Module
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.858        0.000                      0                  106        0.273        0.000                      0                  106        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.858        0.000                      0                  106        0.273        0.000                      0                  106        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_CYO/in_r_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 2.411ns (40.517%)  route 3.540ns (59.483%))
  Logic Levels:           12  (CARRY4=10 LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.240 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.329 r  in_OPMODE/in_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.329    in_OPMODE/in_r_reg[47]_i_1_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     9.499 r  in_OPMODE/in_r_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.817    10.316    in_CYO/POST_ADD_SUB_out0[0]
    SLICE_X157Y189       FDRE                                         r  in_CYO/in_r_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.285    14.175    in_CYO/clk
    SLICE_X157Y189       FDRE                                         r  in_CYO/in_r_reg[0]_lopt_replica/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X157Y189       FDRE (Setup_fdre_C_D)       -0.181    14.174    in_CYO/in_r_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                         -10.316    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_CYO/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 2.411ns (46.963%)  route 2.723ns (53.037%))
  Logic Levels:           12  (CARRY4=10 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.240 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.329 r  in_OPMODE/in_r_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.329    in_OPMODE/in_r_reg[47]_i_1_n_0
    SLICE_X161Y193       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     9.499 r  in_OPMODE/in_r_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.000     9.499    in_CYO/POST_ADD_SUB_out0[0]
    SLICE_X161Y193       FDRE                                         r  in_CYO/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    in_CYO/clk
    SLICE_X161Y193       FDRE                                         r  in_CYO/in_r_reg[0]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y193       FDRE (Setup_fdre_C_D)        0.049    14.407    in_CYO/in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 2.386ns (46.704%)  route 2.723ns (53.296%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.240 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.474 r  in_OPMODE/in_r_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.474    in_P/D[47]
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    in_P/clk
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[47]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y192       FDRE (Setup_fdre_C_D)        0.056    14.414    in_P/in_r_reg[47]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.382ns (46.662%)  route 2.723ns (53.338%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.240 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.470 r  in_OPMODE/in_r_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.470    in_P/D[45]
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    in_P/clk
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[45]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y192       FDRE (Setup_fdre_C_D)        0.056    14.414    in_P/in_r_reg[45]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 2.333ns (46.145%)  route 2.723ns (53.855%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.240 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.421 r  in_OPMODE/in_r_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.421    in_P/D[46]
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    in_P/clk
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[46]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y192       FDRE (Setup_fdre_C_D)        0.056    14.414    in_P/in_r_reg[46]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.421    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 2.311ns (45.910%)  route 2.723ns (54.090%))
  Logic Levels:           11  (CARRY4=9 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.178ns = ( 14.178 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.240 r  in_OPMODE/in_r_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.240    in_OPMODE/in_r_reg[43]_i_1_n_0
    SLICE_X161Y192       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.399 r  in_OPMODE/in_r_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.399    in_P/D[44]
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.288    14.178    in_P/clk
    SLICE_X161Y192       FDRE                                         r  in_P/in_r_reg[44]/C
                         clock pessimism              0.215    14.393    
                         clock uncertainty           -0.035    14.358    
    SLICE_X161Y192       FDRE (Setup_fdre_C_D)        0.056    14.414    in_P/in_r_reg[44]
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 2.297ns (45.759%)  route 2.723ns (54.241%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.385 r  in_OPMODE/in_r_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.385    in_P/D[43]
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    in_P/clk
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[43]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X161Y191       FDRE (Setup_fdre_C_D)        0.056    14.413    in_P/in_r_reg[43]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 2.293ns (45.716%)  route 2.723ns (54.284%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.381 r  in_OPMODE/in_r_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.381    in_P/D[41]
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    in_P/clk
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[41]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X161Y191       FDRE (Setup_fdre_C_D)        0.056    14.413    in_P/in_r_reg[41]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 2.244ns (45.180%)  route 2.723ns (54.820%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.332 r  in_OPMODE/in_r_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.332    in_P/D[42]
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    in_P/clk
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[42]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X161Y191       FDRE (Setup_fdre_C_D)        0.056    14.413    in_P/in_r_reg[42]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 in_OPMODE/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 2.222ns (44.936%)  route 2.723ns (55.064%))
  Logic Levels:           10  (CARRY4=8 LUT4=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.320     4.365    in_OPMODE/clk
    SLICE_X153Y180       FDRE                                         r  in_OPMODE/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y180       FDRE (Prop_fdre_C_Q)         0.341     4.706 r  in_OPMODE/in_r_reg[0]/Q
                         net (fo=96, routed)          1.671     6.377    in_OPMODE/in_r_reg_n_0_[0]
    SLICE_X160Y185       LUT5 (Prop_lut5_I2_O)        0.097     6.474 r  in_OPMODE/in_r[23]_i_21/O
                         net (fo=1, routed)           0.000     6.474    in_OPMODE/X_out[17]
    SLICE_X160Y185       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.886 r  in_OPMODE/in_r_reg[23]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.886    in_OPMODE/in_r_reg[23]_i_17_n_0
    SLICE_X160Y186       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.975 r  in_OPMODE/in_r_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.975    in_OPMODE/in_r_reg[27]_i_17_n_0
    SLICE_X160Y187       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.064 r  in_OPMODE/in_r_reg[31]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.064    in_OPMODE/in_r_reg[31]_i_17_n_0
    SLICE_X160Y188       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.153 r  in_OPMODE/in_r_reg[35]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.153    in_OPMODE/in_r_reg[35]_i_17_n_0
    SLICE_X160Y189       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.242 r  in_OPMODE/in_r_reg[39]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.242    in_OPMODE/in_r_reg[39]_i_17_n_0
    SLICE_X160Y190       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     7.423 f  in_OPMODE/in_r_reg[43]_i_17/O[2]
                         net (fo=2, routed)           0.519     7.942    in_OPMODE/POST_ADD_SUB_out2[38]
    SLICE_X161Y190       LUT4 (Prop_lut4_I1_O)        0.248     8.190 r  in_OPMODE/in_r[39]_i_2/O
                         net (fo=2, routed)           0.533     8.723    in_OPMODE/in_r[39]_i_2_n_0
    SLICE_X161Y190       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.428     9.151 r  in_OPMODE/in_r_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.151    in_OPMODE/in_r_reg[39]_i_1_n_0
    SLICE_X161Y191       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.310 r  in_OPMODE/in_r_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.310    in_P/D[40]
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.287    14.177    in_P/clk
    SLICE_X161Y191       FDRE                                         r  in_P/in_r_reg[40]/C
                         clock pessimism              0.215    14.392    
                         clock uncertainty           -0.035    14.357    
    SLICE_X161Y191       FDRE (Setup_fdre_C_D)        0.056    14.413    in_P/in_r_reg[40]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 in_CYI/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_CYI/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.166%)  route 0.178ns (48.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    in_CYI/clk
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  in_CYI/in_r_reg[0]/Q
                         net (fo=5, routed)           0.178     1.949    in_CYI/in_r_reg[0]_0
    SLICE_X159Y181       LUT4 (Prop_lut4_I0_O)        0.045     1.994 r  in_CYI/in_r[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    in_CYI/in_r[0]_i_1__0_n_0
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.909     2.150    in_CYI/clk
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/C
                         clock pessimism             -0.520     1.630    
    SLICE_X159Y181       FDRE (Hold_fdre_C_D)         0.091     1.721    in_CYI/in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 in_CYI/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.256ns (46.340%)  route 0.296ns (53.660%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    in_CYI/clk
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  in_CYI/in_r_reg[0]/Q
                         net (fo=5, routed)           0.296     2.068    in_OPMODE/in_r_reg[0]_0
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.113 r  in_OPMODE/in_r[3]_i_8/O
                         net (fo=1, routed)           0.000     2.113    in_OPMODE/in_r[3]_i_8_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.183 r  in_OPMODE/in_r_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.183    in_P/D[0]
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    in_P/clk
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[0]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X161Y181       FDRE (Hold_fdre_C_D)         0.105     1.773    in_P/in_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 in_CYI/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.292ns (49.622%)  route 0.296ns (50.378%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    in_CYI/clk
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  in_CYI/in_r_reg[0]/Q
                         net (fo=5, routed)           0.296     2.068    in_OPMODE/in_r_reg[0]_0
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.113 r  in_OPMODE/in_r[3]_i_8/O
                         net (fo=1, routed)           0.000     2.113    in_OPMODE/in_r[3]_i_8_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.219 r  in_OPMODE/in_r_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.219    in_P/D[1]
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    in_P/clk
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[1]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X161Y181       FDRE (Hold_fdre_C_D)         0.105     1.773    in_P/in_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 in_CYI/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.332ns (52.829%)  route 0.296ns (47.171%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    in_CYI/clk
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  in_CYI/in_r_reg[0]/Q
                         net (fo=5, routed)           0.296     2.068    in_OPMODE/in_r_reg[0]_0
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.113 r  in_OPMODE/in_r[3]_i_8/O
                         net (fo=1, routed)           0.000     2.113    in_OPMODE/in_r[3]_i_8_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.259 r  in_OPMODE/in_r_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.259    in_P/D[2]
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    in_P/clk
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[2]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X161Y181       FDRE (Hold_fdre_C_D)         0.105     1.773    in_P/in_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 in_OPMODE/in_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_B1/in_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.885%)  route 0.458ns (71.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.605ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.613     1.605    in_OPMODE/clk
    SLICE_X153Y182       FDRE                                         r  in_OPMODE/in_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y182       FDRE (Prop_fdre_C_Q)         0.141     1.746 r  in_OPMODE/in_r_reg[4]/Q
                         net (fo=18, routed)          0.343     2.090    in_OPMODE/in_r_reg_n_0_[4]
    SLICE_X156Y184       LUT3 (Prop_lut3_I1_O)        0.045     2.135 r  in_OPMODE/in_r[17]_i_1/O
                         net (fo=2, routed)           0.115     2.249    in_B1/D[17]
    SLICE_X156Y184       FDRE                                         r  in_B1/in_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.911     2.153    in_B1/clk
    SLICE_X156Y184       FDRE                                         r  in_B1/in_r_reg[17]/C
                         clock pessimism             -0.483     1.670    
    SLICE_X156Y184       FDRE (Hold_fdre_C_D)         0.076     1.746    in_B1/in_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 in_CYI/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.352ns (54.284%)  route 0.296ns (45.716%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.638     1.630    in_CYI/clk
    SLICE_X159Y181       FDRE                                         r  in_CYI/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y181       FDRE (Prop_fdre_C_Q)         0.141     1.771 r  in_CYI/in_r_reg[0]/Q
                         net (fo=5, routed)           0.296     2.068    in_OPMODE/in_r_reg[0]_0
    SLICE_X161Y181       LUT5 (Prop_lut5_I2_O)        0.045     2.113 r  in_OPMODE/in_r[3]_i_8/O
                         net (fo=1, routed)           0.000     2.113    in_OPMODE/in_r[3]_i_8_n_0
    SLICE_X161Y181       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.279 r  in_OPMODE/in_r_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.279    in_P/D[3]
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.151    in_P/clk
    SLICE_X161Y181       FDRE                                         r  in_P/in_r_reg[3]/C
                         clock pessimism             -0.483     1.668    
    SLICE_X161Y181       FDRE (Hold_fdre_C_D)         0.105     1.773    in_P/in_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 in_P/in_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.301ns (47.146%)  route 0.337ns (52.854%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.642     1.634    in_P/clk
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y185       FDRE (Prop_fdre_C_Q)         0.141     1.775 r  in_P/in_r_reg[16]/Q
                         net (fo=5, routed)           0.215     1.991    in_OPMODE/P[16]
    SLICE_X162Y185       LUT6 (Prop_lut6_I0_O)        0.045     2.036 r  in_OPMODE/in_r[19]_i_15/O
                         net (fo=2, routed)           0.122     2.158    in_OPMODE/p_1_in__0[16]
    SLICE_X161Y185       LUT5 (Prop_lut5_I3_O)        0.045     2.203 r  in_OPMODE/in_r[19]_i_9/O
                         net (fo=1, routed)           0.000     2.203    in_OPMODE/in_r[19]_i_9_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.273 r  in_OPMODE/in_r_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.273    in_P/D[16]
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    in_P/clk
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[16]/C
                         clock pessimism             -0.521     1.634    
    SLICE_X161Y185       FDRE (Hold_fdre_C_D)         0.105     1.739    in_P/in_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 in_A1/in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.297ns (43.786%)  route 0.381ns (56.214%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.641     1.633    in_A1/clk
    SLICE_X157Y185       FDRE                                         r  in_A1/in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y185       FDRE (Prop_fdre_C_Q)         0.141     1.774 r  in_A1/in_r_reg[0]/Q
                         net (fo=2, routed)           0.103     1.877    in_OPMODE/in_r_reg[17]_2[0]
    SLICE_X159Y185       LUT6 (Prop_lut6_I4_O)        0.045     1.922 r  in_OPMODE/in_r[19]_i_11/O
                         net (fo=2, routed)           0.279     2.201    in_OPMODE/p_1_in__0[18]
    SLICE_X161Y185       LUT5 (Prop_lut5_I3_O)        0.045     2.246 r  in_OPMODE/in_r[19]_i_7/O
                         net (fo=1, routed)           0.000     2.246    in_OPMODE/in_r[19]_i_7_n_0
    SLICE_X161Y185       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.312 r  in_OPMODE/in_r_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.312    in_P/D[18]
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.913     2.155    in_P/clk
    SLICE_X161Y185       FDRE                                         r  in_P/in_r_reg[18]/C
                         clock pessimism             -0.483     1.672    
    SLICE_X161Y185       FDRE (Hold_fdre_C_D)         0.105     1.777    in_P/in_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 in_B1/in_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.296ns (43.665%)  route 0.382ns (56.335%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.639     1.631    in_B1/clk
    SLICE_X156Y182       FDRE                                         r  in_B1/in_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y182       FDRE (Prop_fdre_C_Q)         0.141     1.772 r  in_B1/in_r_reg[5]/Q
                         net (fo=2, routed)           0.104     1.877    in_OPMODE/BCOUT[5]
    SLICE_X159Y182       LUT6 (Prop_lut6_I4_O)        0.045     1.922 r  in_OPMODE/in_r[7]_i_13/O
                         net (fo=2, routed)           0.278     2.199    in_OPMODE/p_1_in__0[5]
    SLICE_X161Y182       LUT5 (Prop_lut5_I3_O)        0.045     2.244 r  in_OPMODE/in_r[7]_i_8/O
                         net (fo=1, routed)           0.000     2.244    in_OPMODE/in_r[7]_i_8_n_0
    SLICE_X161Y182       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.309 r  in_OPMODE/in_r_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.309    in_P/D[5]
    SLICE_X161Y182       FDRE                                         r  in_P/in_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.910     2.152    in_P/clk
    SLICE_X161Y182       FDRE                                         r  in_P/in_r_reg[5]/C
                         clock pessimism             -0.483     1.669    
    SLICE_X161Y182       FDRE (Hold_fdre_C_D)         0.105     1.774    in_P/in_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 in_B1/in_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_P/in_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.301ns (43.973%)  route 0.384ns (56.027%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.640     1.632    in_B1/clk
    SLICE_X156Y183       FDRE                                         r  in_B1/in_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y183       FDRE (Prop_fdre_C_Q)         0.141     1.773 r  in_B1/in_r_reg[8]/Q
                         net (fo=2, routed)           0.103     1.877    in_OPMODE/BCOUT[8]
    SLICE_X159Y183       LUT6 (Prop_lut6_I4_O)        0.045     1.922 r  in_OPMODE/in_r[11]_i_15/O
                         net (fo=2, routed)           0.280     2.202    in_OPMODE/p_1_in__0[8]
    SLICE_X161Y183       LUT5 (Prop_lut5_I3_O)        0.045     2.247 r  in_OPMODE/in_r[11]_i_9/O
                         net (fo=1, routed)           0.000     2.247    in_OPMODE/in_r[11]_i_9_n_0
    SLICE_X161Y183       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.317 r  in_OPMODE/in_r_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.317    in_P/D[8]
    SLICE_X161Y183       FDRE                                         r  in_P/in_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.911     2.153    in_P/clk
    SLICE_X161Y183       FDRE                                         r  in_P/in_r_reg[8]/C
                         clock pessimism             -0.483     1.670    
    SLICE_X161Y183       FDRE (Hold_fdre_C_D)         0.105     1.775    in_P/in_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X8Y74     in_M/in_r_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y185  in_A1/in_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y186  in_A1/in_r_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y186  in_A1/in_r_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y188  in_A1/in_r_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y188  in_A1/in_r_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y187  in_A1/in_r_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y187  in_A1/in_r_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X157Y188  in_A1/in_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  in_B1/in_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  in_B1/in_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y181  in_B1/in_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y180  in_C/in_r_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y180  in_C/in_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y180  in_C/in_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y180  in_C/in_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y180  in_C/in_r_reg[18]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y180  in_C/in_r_reg[19]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y180  in_C/in_r_reg[20]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y185  in_A1/in_r_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y186  in_A1/in_r_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y186  in_A1/in_r_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  in_A1/in_r_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  in_A1/in_r_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y186  in_A1/in_r_reg[6]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y186  in_A1/in_r_reg[7]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  in_A1/in_r_reg[8]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y187  in_A1/in_r_reg[9]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y182  in_B1/in_r_reg[0]_lopt_replica/C



