Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 16 03:38:27 2022
| Host         : LAPTOP-MQNOE1QL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1267)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67)
5. checking no_input_delay (19)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1267)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: M_testMode_q_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[13]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[14]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[2]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[5]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[6]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[9]/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: buttondetector_gen_0[0].buttondetector/M_last_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: buttondetector_gen_0[1].buttondetector/M_last_q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inputMachine/FSM_sequential_M_statemachine_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inputMachine/FSM_sequential_M_statemachine_q_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[28]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67)
-------------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.143        0.000                      0                  267        0.245        0.000                      0                  267        4.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.143        0.000                      0                  267        0.245        0.000                      0                  267        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_b_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.378ns  (logic 1.164ns (21.643%)  route 4.214ns (78.357%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.151    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y48         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.633     7.120    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.244 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.777     8.022    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.557    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.681 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          0.771     9.452    inputMachine/M_inputMachine_enter_button
    SLICE_X47Y44         LUT3 (Prop_lut3_I0_O)        0.150     9.602 r  inputMachine/M_b_q[15]_i_1/O
                         net (fo=16, routed)          0.927    10.530    inputMachine/M_b_q[15]_i_1_n_1
    SLICE_X49Y42         FDRE                                         r  inputMachine/M_b_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.450    14.855    inputMachine/CLK
    SLICE_X49Y42         FDRE                                         r  inputMachine/M_b_q_reg[0]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X49Y42         FDRE (Setup_fdre_C_CE)      -0.407    14.672    inputMachine/M_b_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_alufn_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.166ns (21.997%)  route 4.135ns (78.003%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.151    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y48         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.633     7.120    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.244 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.777     8.022    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.557    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.681 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.001     9.682    inputMachine/M_inputMachine_enter_button
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.152     9.834 r  inputMachine/M_alufn_q[5]_i_1/O
                         net (fo=6, routed)           0.619    10.452    inputMachine/M_alufn_d
    SLICE_X47Y43         FDRE                                         r  inputMachine/M_alufn_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448    14.853    inputMachine/CLK
    SLICE_X47Y43         FDRE                                         r  inputMachine/M_alufn_q_reg[0]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X47Y43         FDRE (Setup_fdre_C_CE)      -0.407    14.670    inputMachine/M_alufn_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_alufn_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.166ns (21.997%)  route 4.135ns (78.003%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.151    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y48         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.633     7.120    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.244 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.777     8.022    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.557    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.681 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.001     9.682    inputMachine/M_inputMachine_enter_button
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.152     9.834 r  inputMachine/M_alufn_q[5]_i_1/O
                         net (fo=6, routed)           0.619    10.452    inputMachine/M_alufn_d
    SLICE_X47Y43         FDRE                                         r  inputMachine/M_alufn_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448    14.853    inputMachine/CLK
    SLICE_X47Y43         FDRE                                         r  inputMachine/M_alufn_q_reg[1]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X47Y43         FDRE (Setup_fdre_C_CE)      -0.407    14.670    inputMachine/M_alufn_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_alufn_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.166ns (21.997%)  route 4.135ns (78.003%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.151    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y48         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.633     7.120    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.244 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.777     8.022    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.557    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.681 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.001     9.682    inputMachine/M_inputMachine_enter_button
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.152     9.834 r  inputMachine/M_alufn_q[5]_i_1/O
                         net (fo=6, routed)           0.619    10.452    inputMachine/M_alufn_d
    SLICE_X47Y43         FDRE                                         r  inputMachine/M_alufn_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448    14.853    inputMachine/CLK
    SLICE_X47Y43         FDRE                                         r  inputMachine/M_alufn_q_reg[2]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X47Y43         FDRE (Setup_fdre_C_CE)      -0.407    14.670    inputMachine/M_alufn_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_alufn_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.166ns (21.997%)  route 4.135ns (78.003%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.151    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y48         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.633     7.120    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.244 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.777     8.022    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.557    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.681 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.001     9.682    inputMachine/M_inputMachine_enter_button
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.152     9.834 r  inputMachine/M_alufn_q[5]_i_1/O
                         net (fo=6, routed)           0.619    10.452    inputMachine/M_alufn_d
    SLICE_X47Y43         FDRE                                         r  inputMachine/M_alufn_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448    14.853    inputMachine/CLK
    SLICE_X47Y43         FDRE                                         r  inputMachine/M_alufn_q_reg[3]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X47Y43         FDRE (Setup_fdre_C_CE)      -0.407    14.670    inputMachine/M_alufn_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_alufn_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.166ns (21.997%)  route 4.135ns (78.003%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.151    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y48         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.633     7.120    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.244 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.777     8.022    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.557    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.681 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.001     9.682    inputMachine/M_inputMachine_enter_button
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.152     9.834 r  inputMachine/M_alufn_q[5]_i_1/O
                         net (fo=6, routed)           0.619    10.452    inputMachine/M_alufn_d
    SLICE_X47Y43         FDRE                                         r  inputMachine/M_alufn_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448    14.853    inputMachine/CLK
    SLICE_X47Y43         FDRE                                         r  inputMachine/M_alufn_q_reg[4]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X47Y43         FDRE (Setup_fdre_C_CE)      -0.407    14.670    inputMachine/M_alufn_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_alufn_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.166ns (21.997%)  route 4.135ns (78.003%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.151    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y48         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.633     7.120    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.244 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.777     8.022    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.557    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.681 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          1.001     9.682    inputMachine/M_inputMachine_enter_button
    SLICE_X47Y43         LUT3 (Prop_lut3_I1_O)        0.152     9.834 r  inputMachine/M_alufn_q[5]_i_1/O
                         net (fo=6, routed)           0.619    10.452    inputMachine/M_alufn_d
    SLICE_X47Y43         FDRE                                         r  inputMachine/M_alufn_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448    14.853    inputMachine/CLK
    SLICE_X47Y43         FDRE                                         r  inputMachine/M_alufn_q_reg[5]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X47Y43         FDRE (Setup_fdre_C_CE)      -0.407    14.670    inputMachine/M_alufn_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_b_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.164ns (22.104%)  route 4.102ns (77.896%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.151    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y48         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.633     7.120    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.244 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.777     8.022    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.557    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.681 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          0.771     9.452    inputMachine/M_inputMachine_enter_button
    SLICE_X47Y44         LUT3 (Prop_lut3_I0_O)        0.150     9.602 r  inputMachine/M_b_q[15]_i_1/O
                         net (fo=16, routed)          0.815    10.417    inputMachine/M_b_q[15]_i_1_n_1
    SLICE_X47Y44         FDRE                                         r  inputMachine/M_b_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448    14.853    inputMachine/CLK
    SLICE_X47Y44         FDRE                                         r  inputMachine/M_b_q_reg[12]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X47Y44         FDRE (Setup_fdre_C_CE)      -0.407    14.670    inputMachine/M_b_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_b_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 1.164ns (22.104%)  route 4.102ns (77.896%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.151    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y48         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.633     7.120    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.244 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.777     8.022    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.557    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.681 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          0.771     9.452    inputMachine/M_inputMachine_enter_button
    SLICE_X47Y44         LUT3 (Prop_lut3_I0_O)        0.150     9.602 r  inputMachine/M_b_q[15]_i_1/O
                         net (fo=16, routed)          0.815    10.417    inputMachine/M_b_q[15]_i_1_n_1
    SLICE_X47Y44         FDRE                                         r  inputMachine/M_b_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.448    14.853    inputMachine/CLK
    SLICE_X47Y44         FDRE                                         r  inputMachine/M_b_q_reg[13]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X47Y44         FDRE (Setup_fdre_C_CE)      -0.407    14.670    inputMachine/M_b_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputMachine/M_b_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 1.164ns (22.205%)  route 4.078ns (77.795%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.567     5.151    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y48         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           0.694     6.363    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.124     6.487 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.633     7.120    buttoncond_gen_0[1].buttoncond/M_last_q_i_4__0_n_1
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.244 f  buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.777     8.022    buttoncond_gen_0[1].buttoncond/M_last_q_i_2__0_n_1
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.146 r  buttoncond_gen_0[1].buttoncond/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.557    buttoncond_gen_0[1].buttoncond/M_buttoncond_out[0]
    SLICE_X43Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.681 r  buttoncond_gen_0[1].buttoncond/FSM_sequential_M_statemachine_q[1]_i_2/O
                         net (fo=44, routed)          0.771     9.452    inputMachine/M_inputMachine_enter_button
    SLICE_X47Y44         LUT3 (Prop_lut3_I0_O)        0.150     9.602 r  inputMachine/M_b_q[15]_i_1/O
                         net (fo=16, routed)          0.791    10.394    inputMachine/M_b_q[15]_i_1_n_1
    SLICE_X42Y42         FDRE                                         r  inputMachine/M_b_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.446    14.851    inputMachine/CLK
    SLICE_X42Y42         FDRE                                         r  inputMachine/M_b_q_reg[14]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X42Y42         FDRE (Setup_fdre_C_CE)      -0.371    14.718    inputMachine/M_b_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  4.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.560     1.504    reset_cond/CLK
    SLICE_X39Y37         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.815    reset_cond/M_stage_d[1]
    SLICE_X39Y37         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.828     2.018    reset_cond/CLK
    SLICE_X39Y37         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X39Y37         FDSE (Hold_fdse_C_D)         0.066     1.570    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.563     1.507    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y45         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.117     1.765    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X39Y45         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.832     2.022    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y45         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.612    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.563     1.507    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y46         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.765    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X39Y46         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.832     2.022    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y46         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.612    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.564     1.508    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y47         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.117     1.766    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X39Y47         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     2.023    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y47         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.105     1.613    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.563     1.507    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y43         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.765    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.873    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]_i_3_n_5
    SLICE_X39Y43         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.832     2.022    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y43         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105     1.612    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.563     1.507    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y44         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.765    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X39Y44         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.832     2.022    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y44         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105     1.612    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.563     1.507    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y46         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.114     1.762    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]_i_1_n_8
    SLICE_X39Y46         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.832     2.022    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y46         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.612    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.563     1.507    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y44         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.114     1.762    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.877 r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.877    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]_i_1_n_8
    SLICE_X39Y44         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.832     2.022    buttoncond_gen_0[0].buttoncond/CLK
    SLICE_X39Y44         FDRE                                         r  buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105     1.612    buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.563     1.507    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y46         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.796    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.906    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[8]_i_1__0_n_6
    SLICE_X42Y46         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     2.023    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y46         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.134     1.641    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.564     1.508    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.797    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.907    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1__0_n_6
    SLICE_X42Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.834     2.024    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X42Y47         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.134     1.642    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43   M_testMode_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   inputMachine/M_b_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   inputMachine/M_b_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y44   inputMachine/M_b_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   inputMachine/FSM_sequential_M_statemachine_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y43   inputMachine/FSM_sequential_M_statemachine_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   buttoncond_gen_0[0].buttoncond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y48   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y48   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y48   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y48   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y49   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y49   buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C



