<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p78" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_78{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_78{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_78{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_78{left:189px;bottom:998px;}
#t5_78{left:424px;bottom:998px;letter-spacing:-0.13px;}
#t6_78{left:424px;bottom:976px;letter-spacing:-0.1px;}
#t7_78{left:424px;bottom:959px;letter-spacing:-0.11px;}
#t8_78{left:424px;bottom:943px;letter-spacing:-0.1px;}
#t9_78{left:689px;bottom:998px;letter-spacing:-0.12px;}
#ta_78{left:189px;bottom:918px;letter-spacing:-0.11px;}
#tb_78{left:424px;bottom:918px;letter-spacing:-0.12px;}
#tc_78{left:78px;bottom:894px;letter-spacing:-0.17px;}
#td_78{left:137px;bottom:894px;letter-spacing:-0.17px;}
#te_78{left:189px;bottom:894px;letter-spacing:-0.14px;}
#tf_78{left:424px;bottom:894px;letter-spacing:-0.11px;}
#tg_78{left:424px;bottom:877px;letter-spacing:-0.12px;}
#th_78{left:689px;bottom:894px;letter-spacing:-0.12px;}
#ti_78{left:189px;bottom:852px;letter-spacing:-0.1px;}
#tj_78{left:424px;bottom:852px;letter-spacing:-0.11px;}
#tk_78{left:424px;bottom:831px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#tl_78{left:424px;bottom:814px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tm_78{left:689px;bottom:852px;letter-spacing:-0.12px;}
#tn_78{left:74px;bottom:790px;letter-spacing:-0.17px;}
#to_78{left:92px;bottom:768px;}
#tp_78{left:75px;bottom:747px;letter-spacing:-0.15px;}
#tq_78{left:136px;bottom:790px;letter-spacing:-0.15px;}
#tr_78{left:150px;bottom:768px;}
#ts_78{left:136px;bottom:747px;letter-spacing:-0.15px;}
#tt_78{left:189px;bottom:790px;letter-spacing:-0.13px;}
#tu_78{left:424px;bottom:790px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tv_78{left:424px;bottom:773px;letter-spacing:-0.11px;}
#tw_78{left:424px;bottom:752px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_78{left:424px;bottom:735px;letter-spacing:-0.12px;}
#ty_78{left:603px;bottom:733px;}
#tz_78{left:424px;bottom:718px;letter-spacing:-0.13px;}
#t10_78{left:189px;bottom:694px;letter-spacing:-0.13px;}
#t11_78{left:424px;bottom:694px;letter-spacing:-0.12px;}
#t12_78{left:424px;bottom:672px;letter-spacing:-0.11px;}
#t13_78{left:424px;bottom:655px;letter-spacing:-0.11px;}
#t14_78{left:424px;bottom:639px;letter-spacing:-0.1px;}
#t15_78{left:689px;bottom:694px;letter-spacing:-0.12px;}
#t16_78{left:189px;bottom:614px;letter-spacing:-0.14px;}
#t17_78{left:424px;bottom:614px;letter-spacing:-0.11px;word-spacing:-0.4px;}
#t18_78{left:424px;bottom:597px;letter-spacing:-0.1px;}
#t19_78{left:424px;bottom:580px;letter-spacing:-0.11px;}
#t1a_78{left:689px;bottom:614px;letter-spacing:-0.12px;}
#t1b_78{left:189px;bottom:556px;letter-spacing:-0.16px;}
#t1c_78{left:424px;bottom:556px;letter-spacing:-0.13px;}
#t1d_78{left:424px;bottom:535px;letter-spacing:-0.11px;}
#t1e_78{left:424px;bottom:518px;letter-spacing:-0.12px;}
#t1f_78{left:424px;bottom:496px;letter-spacing:-0.14px;}
#t1g_78{left:424px;bottom:475px;letter-spacing:-0.12px;}
#t1h_78{left:424px;bottom:454px;letter-spacing:-0.12px;}
#t1i_78{left:424px;bottom:432px;letter-spacing:-0.11px;}
#t1j_78{left:424px;bottom:411px;letter-spacing:-0.12px;}
#t1k_78{left:424px;bottom:389px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1l_78{left:424px;bottom:368px;letter-spacing:-0.13px;}
#t1m_78{left:424px;bottom:347px;letter-spacing:-0.13px;}
#t1n_78{left:689px;bottom:556px;letter-spacing:-0.12px;}
#t1o_78{left:189px;bottom:322px;letter-spacing:-0.15px;}
#t1p_78{left:424px;bottom:322px;letter-spacing:-0.14px;}
#t1q_78{left:424px;bottom:301px;letter-spacing:-0.11px;}
#t1r_78{left:424px;bottom:284px;letter-spacing:-0.1px;}
#t1s_78{left:689px;bottom:322px;letter-spacing:-0.12px;}
#t1t_78{left:189px;bottom:260px;letter-spacing:-0.12px;}
#t1u_78{left:424px;bottom:260px;letter-spacing:-0.14px;}
#t1v_78{left:424px;bottom:238px;letter-spacing:-0.11px;}
#t1w_78{left:424px;bottom:221px;letter-spacing:-0.11px;}
#t1x_78{left:424px;bottom:205px;letter-spacing:-0.12px;}
#t1y_78{left:424px;bottom:188px;letter-spacing:-0.11px;}
#t1z_78{left:424px;bottom:171px;letter-spacing:-0.12px;}
#t20_78{left:689px;bottom:260px;letter-spacing:-0.12px;}
#t21_78{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t22_78{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t23_78{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t24_78{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t25_78{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t26_78{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t27_78{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t28_78{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t29_78{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2a_78{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_78{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_78{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_78{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_78{font-size:18px;font-family:Symbol_15c;color:#000;}
.s5_78{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_78{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts78" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Symbol_15c;
	src: url("fonts/Symbol_15c.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg78Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg78" style="-webkit-user-select: none;"><object width="935" height="1210" data="78/78.svg" type="image/svg+xml" id="pdf78" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_78" class="t s1_78">2-62 </span><span id="t2_78" class="t s1_78">Vol. 4 </span>
<span id="t3_78" class="t s2_78">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_78" class="t s3_78">0 </span><span id="t5_78" class="t s3_78">HDC_Allow_Block (R/W) </span>
<span id="t6_78" class="t s3_78">Allow/Block this logical processor for </span>
<span id="t7_78" class="t s3_78">package level HDC control. See Section </span>
<span id="t8_78" class="t s3_78">15.5.3. </span>
<span id="t9_78" class="t s3_78">If CPUID.06H:EAX.[13] = 1 </span>
<span id="ta_78" class="t s3_78">63:1 </span><span id="tb_78" class="t s3_78">Reserved </span>
<span id="tc_78" class="t s3_78">DB2H </span><span id="td_78" class="t s3_78">3506 </span><span id="te_78" class="t s3_78">IA32_THREAD_STALL </span><span id="tf_78" class="t s3_78">Per-Logical_Processor_ID HDC Idle </span>
<span id="tg_78" class="t s3_78">Residency (R/0) </span>
<span id="th_78" class="t s3_78">If CPUID.06H:EAX.[13] = 1 </span>
<span id="ti_78" class="t s3_78">63:0 </span><span id="tj_78" class="t s3_78">Stall_Cycle_Cnt (R/W) </span>
<span id="tk_78" class="t s3_78">Stalled cycles due to HDC forced idle on this </span>
<span id="tl_78" class="t s3_78">logical processor. See Section 15.5.4.1. </span>
<span id="tm_78" class="t s3_78">If CPUID.06H:EAX.[13] = 1 </span>
<span id="tn_78" class="t s3_78">1200H </span>
<span id="to_78" class="t s3_78">- </span>
<span id="tp_78" class="t s3_78">121FH </span>
<span id="tq_78" class="t s3_78">4608 </span>
<span id="tr_78" class="t s3_78">- </span>
<span id="ts_78" class="t s3_78">4639 </span>
<span id="tt_78" class="t s3_78">IA32_LBR_x_INFO </span><span id="tu_78" class="t s3_78">Last Branch Record Entry X Info Register </span>
<span id="tv_78" class="t s3_78">(R/W) </span>
<span id="tw_78" class="t s3_78">An attempt to read or write </span>
<span id="tx_78" class="t s3_78">IA32_LBR_x_INFO such that x </span><span id="ty_78" class="t s4_78">â‰¥ </span>
<span id="tz_78" class="t s3_78">IA32_LBR_DEPTH.DEPTH will #GP. </span>
<span id="t10_78" class="t s3_78">15:0 </span><span id="t11_78" class="t s3_78">CYC_CNT </span>
<span id="t12_78" class="t s3_78">The elapsed CPU cycles (saturating) since </span>
<span id="t13_78" class="t s3_78">the last LBR was recorded. See Section </span>
<span id="t14_78" class="t s3_78">18.1.3.3. </span>
<span id="t15_78" class="t s3_78">Reset Value: 0 </span>
<span id="t16_78" class="t s3_78">55:16 </span><span id="t17_78" class="t s3_78">Undefined, may be zero or non-zero. Writes </span>
<span id="t18_78" class="t s3_78">of non- zero values do not fault, but reads </span>
<span id="t19_78" class="t s3_78">may return a different value. </span>
<span id="t1a_78" class="t s3_78">Reset Value: 0 </span>
<span id="t1b_78" class="t s3_78">59:56 </span><span id="t1c_78" class="t s3_78">BR_TYPE </span>
<span id="t1d_78" class="t s3_78">The branch type recorded by this LBR. </span>
<span id="t1e_78" class="t s3_78">Encodings: </span>
<span id="t1f_78" class="t s3_78">0000B: COND </span>
<span id="t1g_78" class="t s3_78">0001B: JMP Indirect </span>
<span id="t1h_78" class="t s3_78">0010B: JMP Direct </span>
<span id="t1i_78" class="t s3_78">0011B: CALL Indirect </span>
<span id="t1j_78" class="t s3_78">0100B: CALL Direct </span>
<span id="t1k_78" class="t s3_78">0101B: RET </span>
<span id="t1l_78" class="t s3_78">011xB: Reserved </span>
<span id="t1m_78" class="t s3_78">1xxxB: Other Branch </span>
<span id="t1n_78" class="t s3_78">Reset Value: 0 </span>
<span id="t1o_78" class="t s3_78">60 </span><span id="t1p_78" class="t s3_78">CYC_CNT_VALID </span>
<span id="t1q_78" class="t s3_78">CYC_CNT value is valid. See Section </span>
<span id="t1r_78" class="t s3_78">19.1.3.3. </span>
<span id="t1s_78" class="t s3_78">Reset Value: 0 </span>
<span id="t1t_78" class="t s3_78">61 </span><span id="t1u_78" class="t s3_78">TSX_ABORT </span>
<span id="t1v_78" class="t s3_78">This LBR record is a TSX abort. On </span>
<span id="t1w_78" class="t s3_78">processors that do not support Intel TSX </span>
<span id="t1x_78" class="t s3_78">(CPUID.07H.EBX.HLE[bit 4]=0 and </span>
<span id="t1y_78" class="t s3_78">CPUID.07H.EBX.RTM[bit 11]=0), this bit is </span>
<span id="t1z_78" class="t s3_78">undefined. </span>
<span id="t20_78" class="t s3_78">Reset Value: 0 </span>
<span id="t21_78" class="t s5_78">Table 2-2. </span><span id="t22_78" class="t s5_78">IA-32 Architectural MSRs (Contd.) </span>
<span id="t23_78" class="t s6_78">Register </span>
<span id="t24_78" class="t s6_78">Address </span>
<span id="t25_78" class="t s6_78">Architectural MSR Name / Bit Fields </span>
<span id="t26_78" class="t s6_78">(Former MSR Name) </span><span id="t27_78" class="t s6_78">MSR/Bit Description </span><span id="t28_78" class="t s6_78">Comment </span>
<span id="t29_78" class="t s6_78">Hex </span><span id="t2a_78" class="t s6_78">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
