-- generated by newgenasym Wed Dec 13 15:13:06 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \1892vm15f\ is
    port (    
	A:         INOUT  STD_LOGIC_VECTOR (26 DOWNTO 0);    
	A0:        INOUT  STD_LOGIC_VECTOR (12 DOWNTO 0);    
	A1:        INOUT  STD_LOGIC_VECTOR (12 DOWNTO 0);    
	A_10:      INOUT  STD_LOGIC;    
	ACK:       INOUT  STD_LOGIC;    
	BA:        INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);    
	BA0:       INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);    
	BA1:       INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);    
	BYTE:      INOUT  STD_LOGIC;    
	CAS0:      INOUT  STD_LOGIC;    
	CAS1:      INOUT  STD_LOGIC;    
	CK0:       INOUT  STD_LOGIC_VECTOR (2 DOWNTO 0);    
	CK1:       INOUT  STD_LOGIC_VECTOR (2 DOWNTO 0);    
	CKE:       INOUT  STD_LOGIC;    
	CKE0:      INOUT  STD_LOGIC;    
	CKE1:      INOUT  STD_LOGIC;    
	CKN0:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 0);    
	CKN1:      INOUT  STD_LOGIC_VECTOR (2 DOWNTO 0);    
	COL:       INOUT  STD_LOGIC;    
	CRS:       INOUT  STD_LOGIC;    
	CS:        INOUT  STD_LOGIC;    
	D:         INOUT  STD_LOGIC_VECTOR (63 DOWNTO 0);    
	DHH:       INOUT  STD_LOGIC_VECTOR (6 DOWNTO 0);    
	DHL:       INOUT  STD_LOGIC_VECTOR (6 DOWNTO 0);    
	DINN0:     INOUT  STD_LOGIC;    
	DINN1:     INOUT  STD_LOGIC;    
	DINP0:     INOUT  STD_LOGIC;    
	DINP1:     INOUT  STD_LOGIC;    
	DM0:       INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	DM1:       INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	DMH0:      INOUT  STD_LOGIC;    
	DMH1:      INOUT  STD_LOGIC;    
	DOUTN0:    INOUT  STD_LOGIC;    
	DOUTN1:    INOUT  STD_LOGIC;    
	DOUTP0:    INOUT  STD_LOGIC;    
	DOUTP1:    INOUT  STD_LOGIC;    
	DQ0:       INOUT  STD_LOGIC_VECTOR (31 DOWNTO 0);    
	DQ1:       INOUT  STD_LOGIC_VECTOR (31 DOWNTO 0);    
	DQH0:      INOUT  STD_LOGIC_VECTOR (6 DOWNTO 0);    
	DQH1:      INOUT  STD_LOGIC_VECTOR (6 DOWNTO 0);    
	DQM:       INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	DQMHH:     INOUT  STD_LOGIC;    
	DQMHL:     INOUT  STD_LOGIC;    
	DQS0:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	DQS1:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	DQSH0:     INOUT  STD_LOGIC;    
	DQSH1:     INOUT  STD_LOGIC;    
	GSW_RXN0:  INOUT  STD_LOGIC;    
	GSW_RXN1:  INOUT  STD_LOGIC;    
	GSW_RXN2:  INOUT  STD_LOGIC;    
	GSW_RXN3:  INOUT  STD_LOGIC;    
	GSW_RXP0:  INOUT  STD_LOGIC;    
	GSW_RXP1:  INOUT  STD_LOGIC;    
	GSW_RXP2:  INOUT  STD_LOGIC;    
	GSW_RXP3:  INOUT  STD_LOGIC;    
	GSW_TXN0:  INOUT  STD_LOGIC;    
	GSW_TXN1:  INOUT  STD_LOGIC;    
	GSW_TXN2:  INOUT  STD_LOGIC;    
	GSW_TXN3:  INOUT  STD_LOGIC;    
	GSW_TXP0:  INOUT  STD_LOGIC;    
	GSW_TXP1:  INOUT  STD_LOGIC;    
	GSW_TXP2:  INOUT  STD_LOGIC;    
	GSW_TXP3:  INOUT  STD_LOGIC;    
	LACK0:     INOUT  STD_LOGIC;    
	LACK1:     INOUT  STD_LOGIC;    
	LACK2:     INOUT  STD_LOGIC;    
	LACK3:     INOUT  STD_LOGIC;    
	LCLK0:     INOUT  STD_LOGIC;    
	LCLK1:     INOUT  STD_LOGIC;    
	LCLK2:     INOUT  STD_LOGIC;    
	LCLK3:     INOUT  STD_LOGIC;    
	LDAT0:     INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	LDAT1:     INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	LDAT2:     INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	LDAT3:     INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	MD:        INOUT  STD_LOGIC;    
	MDC:       INOUT  STD_LOGIC;    
	NCS:       INOUT  STD_LOGIC_VECTOR (4 DOWNTO 0);    
	NCS0:      INOUT  STD_LOGIC;    
	NCS1:      INOUT  STD_LOGIC;    
	NDE:       INOUT  STD_LOGIC;    
	NDMAR:     INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	NFLYBY:    INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	NIRQ:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	NMI:       INOUT  STD_LOGIC;    
	NOE:       INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	NRDH:      INOUT  STD_LOGIC;    
	NRDL:      INOUT  STD_LOGIC;    
	NRST:      INOUT  STD_LOGIC;    
	NWEH:      INOUT  STD_LOGIC;    
	NWEHH:     INOUT  STD_LOGIC;    
	NWEHL:     INOUT  STD_LOGIC;    
	NWEL:      INOUT  STD_LOGIC;    
	NWRH:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	NWRL:      INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	RAS0:      INOUT  STD_LOGIC;    
	RAS1:      INOUT  STD_LOGIC;    
	RTC_XTI:   INOUT  STD_LOGIC;    
	RX_CLK:    INOUT  STD_LOGIC;    
	RX_D:      INOUT  STD_LOGIC;    
	RX_DN:     INOUT  STD_LOGIC;    
	RX_DP:     INOUT  STD_LOGIC;    
	RX_DV:     INOUT  STD_LOGIC;    
	RX_ER:     INOUT  STD_LOGIC;    
	RXD:       INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	SCASH:     INOUT  STD_LOGIC;    
	SCASL:     INOUT  STD_LOGIC;    
	SCK:       INOUT  STD_LOGIC;    
	SCLKH:     INOUT  STD_LOGIC;    
	SCLKL:     INOUT  STD_LOGIC;    
	SI:        INOUT  STD_LOGIC;    
	SIN0:      INOUT  STD_LOGIC;    
	SIN1:      INOUT  STD_LOGIC;    
	SINN0:     INOUT  STD_LOGIC;    
	SINN1:     INOUT  STD_LOGIC;    
	SINP0:     INOUT  STD_LOGIC;    
	SINP1:     INOUT  STD_LOGIC;    
	SO:        INOUT  STD_LOGIC;    
	SOUT0:     INOUT  STD_LOGIC;    
	SOUT1:     INOUT  STD_LOGIC;    
	SOUTN0:    INOUT  STD_LOGIC;    
	SOUTN1:    INOUT  STD_LOGIC;    
	SOUTP0:    INOUT  STD_LOGIC;    
	SOUTP1:    INOUT  STD_LOGIC;    
	SPF_RXN0:  INOUT  STD_LOGIC;    
	SPF_RXN1:  INOUT  STD_LOGIC;    
	SPF_RXP0:  INOUT  STD_LOGIC;    
	SPF_RXP1:  INOUT  STD_LOGIC;    
	SPF_TXN0:  INOUT  STD_LOGIC;    
	SPF_TXN1:  INOUT  STD_LOGIC;    
	SPF_TXP0:  INOUT  STD_LOGIC;    
	SPF_TXP1:  INOUT  STD_LOGIC;    
	SRASH:     INOUT  STD_LOGIC;    
	SRASL:     INOUT  STD_LOGIC;    
	SUSPEND:   INOUT  STD_LOGIC;    
	SWEH:      INOUT  STD_LOGIC;    
	SWEL:      INOUT  STD_LOGIC;    
	TCK:       INOUT  STD_LOGIC;    
	TDI:       INOUT  STD_LOGIC;    
	TDO:       INOUT  STD_LOGIC;    
	TEST_MODE: INOUT  STD_LOGIC;    
	TMS:       INOUT  STD_LOGIC;    
	TRST:      INOUT  STD_LOGIC;    
	TX_CLK:    INOUT  STD_LOGIC;    
	TX_DN:     INOUT  STD_LOGIC;    
	TX_DP:     INOUT  STD_LOGIC;    
	TX_EN:     INOUT  STD_LOGIC;    
	TX_OE:     INOUT  STD_LOGIC;    
	TXD:       INOUT  STD_LOGIC_VECTOR (3 DOWNTO 0);    
	WDT:       INOUT  STD_LOGIC;    
	WE0:       INOUT  STD_LOGIC;    
	WE1:       INOUT  STD_LOGIC;    
	XTI:       INOUT  STD_LOGIC;    
	XTI125:    INOUT  STD_LOGIC;    
	XTI48:     INOUT  STD_LOGIC);
end \1892vm15f\;
