Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec  6 02:44:55 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file keyboard_tester_timing_summary_routed.rpt -pb keyboard_tester_timing_summary_routed.pb -rpx keyboard_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : keyboard_tester
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    69          
DPIR-1     Warning           Asynchronous driver check      20          
TIMING-18  Warning           Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (374)
5. checking no_input_delay (18)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_disp_div/clk_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_uart_baudrate_generator/baud_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: main_vga_sync/pixel_reg_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: main_vga_sync/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (374)
--------------------------------------------------
 There are 374 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.131        0.000                      0                 1663        0.040        0.000                      0                 1663        4.500        0.000                       0                   536  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.131        0.000                      0                 1639        0.040        0.000                      0                 1639        4.500        0.000                       0                   536  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.025        0.000                      0                   24        0.421        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 vram_wa1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_14/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 5.878ns (65.849%)  route 3.049ns (34.151%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.659     5.180    clk_IBUF_BUFG
    DSP48_X0Y17          DSP48E1                                      r  vram_wa1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.386 r  vram_wa1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.388    vram_wa1_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    10.906 r  vram_wa/P[18]
                         net (fo=24, routed)          2.110    13.015    main_vga_vram_bw/P[18]
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.154    13.169 r  main_vga_vram_bw/memory_block_reg_14_i_1/O
                         net (fo=2, routed)           0.937    14.106    main_vga_vram_bw/memory_block_reg_14_i_1_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_14/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.479    14.820    main_vga_vram_bw/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_14/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.735    14.237    main_vga_vram_bw/memory_block_reg_14
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -14.106    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 vram_wa1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_15/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.861ns  (logic 5.878ns (66.334%)  route 2.983ns (33.666%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.659     5.180    clk_IBUF_BUFG
    DSP48_X0Y17          DSP48E1                                      r  vram_wa1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.386 r  vram_wa1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.388    vram_wa1_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    10.906 r  vram_wa/P[18]
                         net (fo=24, routed)          2.110    13.015    main_vga_vram_bw/P[18]
    SLICE_X37Y30         LUT3 (Prop_lut3_I0_O)        0.154    13.169 r  main_vga_vram_bw/memory_block_reg_14_i_1/O
                         net (fo=2, routed)           0.872    14.041    main_vga_vram_bw/memory_block_reg_14_i_1_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_15/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.482    14.823    main_vga_vram_bw/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_15/CLKARDCLK
                         clock pessimism              0.188    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.735    14.240    main_vga_vram_bw/memory_block_reg_15
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -14.041    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.344ns  (required time - arrival time)
  Source:                 vram_wa1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_14/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 5.848ns (64.938%)  route 3.157ns (35.062%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.659     5.180    clk_IBUF_BUFG
    DSP48_X0Y17          DSP48E1                                      r  vram_wa1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.386 r  vram_wa1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.388    vram_wa1_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    10.906 r  vram_wa/P[18]
                         net (fo=24, routed)          2.110    13.015    main_vga_vram_bw/P[18]
    SLICE_X37Y30         LUT4 (Prop_lut4_I0_O)        0.124    13.139 r  main_vga_vram_bw/memory_block_reg_14_ENARDEN_cooolgate_en_gate_23_LOPT_REMAP/O
                         net (fo=1, routed)           1.046    14.185    main_vga_vram_bw/memory_block_reg_14_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.479    14.820    main_vga_vram_bw/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_14/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.529    main_vga_vram_bw/memory_block_reg_14
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.185    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 vram_wa1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 5.873ns (67.259%)  route 2.859ns (32.741%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.659     5.180    clk_IBUF_BUFG
    DSP48_X0Y17          DSP48E1                                      r  vram_wa1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.386 r  vram_wa1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.388    vram_wa1_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    10.906 f  vram_wa/P[18]
                         net (fo=24, routed)          2.275    13.180    main_vga_vram_bw/P[18]
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.149    13.329 r  main_vga_vram_bw/memory_block_reg_6_ENARDEN_cooolgate_en_gate_29_LOPT_REMAP/O
                         net (fo=1, routed)           0.582    13.912    main_vga_vram_bw/memory_block_reg_6_ENARDEN_cooolgate_en_sig_15
    RAMB36_X1Y6          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.487    14.828    main_vga_vram_bw/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_6/CLKARDCLK
                         clock pessimism              0.188    15.016    
                         clock uncertainty           -0.035    14.980    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    14.329    main_vga_vram_bw/memory_block_reg_6
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -13.912    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 vram_wa1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_15/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 5.848ns (65.584%)  route 3.069ns (34.416%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.659     5.180    clk_IBUF_BUFG
    DSP48_X0Y17          DSP48E1                                      r  vram_wa1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.386 r  vram_wa1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.388    vram_wa1_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    10.906 r  vram_wa/P[18]
                         net (fo=24, routed)          2.275    13.180    main_vga_vram_bw/P[18]
    SLICE_X45Y33         LUT4 (Prop_lut4_I0_O)        0.124    13.304 r  main_vga_vram_bw/memory_block_reg_15_ENARDEN_cooolgate_en_gate_7_LOPT_REMAP/O
                         net (fo=1, routed)           0.792    14.097    main_vga_vram_bw/memory_block_reg_15_ENARDEN_cooolgate_en_sig_4
    RAMB36_X1Y5          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_15/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.482    14.823    main_vga_vram_bw/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_15/CLKARDCLK
                         clock pessimism              0.188    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.532    main_vga_vram_bw/memory_block_reg_15
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.097    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 vram_wa1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_12/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.769ns  (logic 5.848ns (66.689%)  route 2.921ns (33.311%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.659     5.180    clk_IBUF_BUFG
    DSP48_X0Y17          DSP48E1                                      r  vram_wa1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.386 r  vram_wa1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.388    vram_wa1_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    10.906 r  vram_wa/P[17]
                         net (fo=24, routed)          1.764    12.670    main_vga_vram_bw/P[17]
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.124    12.794 r  main_vga_vram_bw/memory_block_reg_12_i_1/O
                         net (fo=2, routed)           1.155    13.949    main_vga_vram_bw/memory_block_reg_12_i_1_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_12/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.483    14.824    main_vga_vram_bw/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_12/CLKARDCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.516    main_vga_vram_bw/memory_block_reg_12
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                         -13.949    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 vram_wa1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_15/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 5.724ns (66.092%)  route 2.937ns (33.908%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.659     5.180    clk_IBUF_BUFG
    DSP48_X0Y17          DSP48E1                                      r  vram_wa1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.386 r  vram_wa1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.388    vram_wa1_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.906 r  vram_wa/P[3]
                         net (fo=16, routed)          2.935    13.840    main_vga_vram_bw/P[3]
    RAMB36_X1Y5          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_15/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.482    14.823    main_vga_vram_bw/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_15/CLKARDCLK
                         clock pessimism              0.188    15.011    
                         clock uncertainty           -0.035    14.975    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.409    main_vga_vram_bw/memory_block_reg_15
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 vram_wa1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_14/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 5.724ns (65.777%)  route 2.978ns (34.223%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.659     5.180    clk_IBUF_BUFG
    DSP48_X0Y17          DSP48E1                                      r  vram_wa1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.386 r  vram_wa1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.388    vram_wa1_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    10.906 r  vram_wa/P[15]
                         net (fo=32, routed)          2.976    13.882    main_vga_vram_bw/P[15]
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_14/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.479    14.820    main_vga_vram_bw/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_14/CLKARDCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.457    main_vga_vram_bw/memory_block_reg_14
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 vram_wa1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_13/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 5.848ns (66.958%)  route 2.886ns (33.042%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.659     5.180    clk_IBUF_BUFG
    DSP48_X0Y17          DSP48E1                                      r  vram_wa1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.386 r  vram_wa1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.388    vram_wa1_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    10.906 r  vram_wa/P[17]
                         net (fo=24, routed)          1.764    12.670    main_vga_vram_bw/P[17]
    SLICE_X8Y27          LUT3 (Prop_lut3_I1_O)        0.124    12.794 r  main_vga_vram_bw/memory_block_reg_12_i_1/O
                         net (fo=2, routed)           1.120    13.914    main_vga_vram_bw/memory_block_reg_12_i_1_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_13/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.478    14.819    main_vga_vram_bw/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_13/CLKARDCLK
                         clock pessimism              0.260    15.079    
                         clock uncertainty           -0.035    15.043    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.511    main_vga_vram_bw/memory_block_reg_13
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -13.914    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 vram_wa1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_6/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.623ns  (logic 5.724ns (66.384%)  route 2.899ns (33.616%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.659     5.180    clk_IBUF_BUFG
    DSP48_X0Y17          DSP48E1                                      r  vram_wa1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.386 r  vram_wa1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.388    vram_wa1_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    10.906 r  vram_wa/P[4]
                         net (fo=16, routed)          2.897    13.802    main_vga_vram_bw/P[4]
    RAMB36_X1Y6          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_6/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.487    14.828    main_vga_vram_bw/clk_IBUF_BUFG
    RAMB36_X1Y6          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_6/CLKARDCLK
                         clock pessimism              0.188    15.016    
                         clock uncertainty           -0.035    14.980    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.414    main_vga_vram_bw/memory_block_reg_6
  -------------------------------------------------------------------
                         required time                         14.414    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                  0.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 sw_array/tmp2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/btn_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.262%)  route 0.237ns (62.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.596     1.479    sw_array/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sw_array/tmp2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_array/tmp2_reg[14]/Q
                         net (fo=2, routed)           0.237     1.858    sw_array/genblk1[14].the_debouncer/Q[0]
    SLICE_X65Y53         FDRE                                         r  sw_array/genblk1[14].the_debouncer/btn_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.863     1.991    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  sw_array/genblk1[14].the_debouncer/btn_stable_reg/C
                         clock pessimism             -0.244     1.747    
    SLICE_X65Y53         FDRE (Hold_fdre_C_D)         0.070     1.817    sw_array/genblk1[14].the_debouncer/btn_stable_reg
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sw_array/tmp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/tmp2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.170%)  route 0.342ns (70.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.550     1.433    sw_array/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sw_array/tmp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  sw_array/tmp1_reg[8]/Q
                         net (fo=1, routed)           0.342     1.917    sw_array/tmp1_reg_n_0_[8]
    SLICE_X34Y24         FDRE                                         r  sw_array/tmp2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.815     1.942    sw_array/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  sw_array/tmp2_reg[8]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.059     1.752    sw_array/tmp2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 sw_array/genblk1[4].the_debouncer/btn_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[4].the_debouncer/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.593     1.476    sw_array/genblk1[4].the_debouncer/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  sw_array/genblk1[4].the_debouncer/btn_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_array/genblk1[4].the_debouncer/btn_stable_reg/Q
                         net (fo=2, routed)           0.113     1.730    sw_array/genblk1[4].the_debouncer/btn_stable_reg_n_0
    SLICE_X3Y11          FDRE                                         r  sw_array/genblk1[4].the_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.864     1.991    sw_array/genblk1[4].the_debouncer/clk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  sw_array/genblk1[4].the_debouncer/btn_out_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.070     1.562    sw_array/genblk1[4].the_debouncer/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sw_array/genblk1[5].the_debouncer/btn_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[5].the_debouncer/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.594     1.477    sw_array/genblk1[5].the_debouncer/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  sw_array/genblk1[5].the_debouncer/btn_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_array/genblk1[5].the_debouncer/btn_stable_reg/Q
                         net (fo=2, routed)           0.121     1.739    sw_array/genblk1[5].the_debouncer/btn_stable_reg_n_0
    SLICE_X1Y6           FDRE                                         r  sw_array/genblk1[5].the_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.866     1.993    sw_array/genblk1[5].the_debouncer/clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  sw_array/genblk1[5].the_debouncer/btn_out_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X1Y6           FDRE (Hold_fdre_C_D)         0.070     1.564    sw_array/genblk1[5].the_debouncer/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sw_array/genblk1[6].the_debouncer/btn_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[6].the_debouncer/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.596     1.479    sw_array/genblk1[6].the_debouncer/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  sw_array/genblk1[6].the_debouncer/btn_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_array/genblk1[6].the_debouncer/btn_stable_reg/Q
                         net (fo=2, routed)           0.121     1.741    sw_array/genblk1[6].the_debouncer/btn_stable_reg_n_0
    SLICE_X1Y0           FDRE                                         r  sw_array/genblk1[6].the_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.867     1.994    sw_array/genblk1[6].the_debouncer/clk_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  sw_array/genblk1[6].the_debouncer/btn_out_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.070     1.565    sw_array/genblk1[6].the_debouncer/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sw_array/genblk1[14].the_debouncer/btn_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[14].the_debouncer/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.593     1.476    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  sw_array/genblk1[14].the_debouncer/btn_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_array/genblk1[14].the_debouncer/btn_stable_reg/Q
                         net (fo=2, routed)           0.123     1.740    sw_array/genblk1[14].the_debouncer/btn_stable_reg_n_0
    SLICE_X65Y54         FDRE                                         r  sw_array/genblk1[14].the_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.863     1.991    sw_array/genblk1[14].the_debouncer/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  sw_array/genblk1[14].the_debouncer/btn_out_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X65Y54         FDRE (Hold_fdre_C_D)         0.070     1.562    sw_array/genblk1[14].the_debouncer/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sw_array/tmp2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[2].the_debouncer/btn_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.591     1.474    sw_array/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  sw_array/tmp2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sw_array/tmp2_reg[2]/Q
                         net (fo=2, routed)           0.122     1.737    sw_array/genblk1[2].the_debouncer/Q[0]
    SLICE_X1Y14          FDRE                                         r  sw_array/genblk1[2].the_debouncer/btn_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.861     1.988    sw_array/genblk1[2].the_debouncer/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  sw_array/genblk1[2].the_debouncer/btn_stable_reg/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.070     1.559    sw_array/genblk1[2].the_debouncer/btn_stable_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sw_array/genblk1[0].the_debouncer/btn_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[0].the_debouncer/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.311%)  route 0.114ns (44.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.594     1.477    sw_array/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_array/genblk1[0].the_debouncer/btn_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_array/genblk1[0].the_debouncer/btn_stable_reg/Q
                         net (fo=2, routed)           0.114     1.732    sw_array/genblk1[0].the_debouncer/btn_stable_reg_n_0
    SLICE_X2Y7           FDRE                                         r  sw_array/genblk1[0].the_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.865     1.992    sw_array/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  sw_array/genblk1[0].the_debouncer/btn_out_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.059     1.552    sw_array/genblk1[0].the_debouncer/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sw_array/genblk1[1].the_debouncer/btn_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[1].the_debouncer/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.585     1.468    sw_array/genblk1[1].the_debouncer/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  sw_array/genblk1[1].the_debouncer/btn_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sw_array/genblk1[1].the_debouncer/btn_stable_reg/Q
                         net (fo=2, routed)           0.123     1.732    sw_array/genblk1[1].the_debouncer/btn_stable_reg_n_0
    SLICE_X1Y28          FDRE                                         r  sw_array/genblk1[1].the_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.854     1.981    sw_array/genblk1[1].the_debouncer/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  sw_array/genblk1[1].the_debouncer/btn_out_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.070     1.552    sw_array/genblk1[1].the_debouncer/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sw_array/genblk1[3].the_debouncer/btn_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[3].the_debouncer/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.593     1.476    sw_array/genblk1[3].the_debouncer/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  sw_array/genblk1[3].the_debouncer/btn_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_array/genblk1[3].the_debouncer/btn_stable_reg/Q
                         net (fo=2, routed)           0.123     1.740    sw_array/genblk1[3].the_debouncer/btn_stable_reg_n_0
    SLICE_X1Y12          FDRE                                         r  sw_array/genblk1[3].the_debouncer/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.862     1.989    sw_array/genblk1[3].the_debouncer/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  sw_array/genblk1[3].the_debouncer/btn_out_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.070     1.560    sw_array/genblk1[3].the_debouncer/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8   main_vga_vram_bw/memory_block_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y10  main_vga_vram_bw/memory_block_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y3   main_vga_vram_bw/memory_block_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y4   main_vga_vram_bw/memory_block_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y8   main_vga_vram_bw/memory_block_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y13  main_vga_vram_bw/memory_block_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6   main_vga_vram_bw/memory_block_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y5   main_vga_vram_bw/memory_block_reg_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   main_vga_vram_bw/memory_block_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  main_vga_vram_bw/memory_block_reg_11/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y46  gpu_pos_x_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y46  gpu_pos_x_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   gpu_pos_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y46  gpu_pos_x_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y46  gpu_pos_x_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.025ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.518ns (33.357%)  route 1.035ns (66.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.035     6.639    main_vga_sync/AR[0]
    SLICE_X14Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445    14.786    main_vga_sync/clk_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X14Y35         FDCE (Recov_fdce_C_CLR)     -0.361    14.664    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  8.025    

Slack (MET) :             8.067ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.518ns (33.357%)  route 1.035ns (66.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.035     6.639    main_vga_sync/AR[0]
    SLICE_X14Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445    14.786    main_vga_sync/clk_IBUF_BUFG
    SLICE_X14Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X14Y35         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  8.067    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/pixel_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.518ns (42.024%)  route 0.715ns (57.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.715     6.319    main_vga_sync/AR[0]
    SLICE_X13Y35         FDCE                                         f  main_vga_sync/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445    14.786    main_vga_sync/clk_IBUF_BUFG
    SLICE_X13Y35         FDCE                                         r  main_vga_sync/pixel_reg_reg[0]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.620    main_vga_sync/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.301ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/pixel_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.518ns (42.024%)  route 0.715ns (57.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.715     6.319    main_vga_sync/AR[0]
    SLICE_X13Y35         FDCE                                         f  main_vga_sync/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445    14.786    main_vga_sync/clk_IBUF_BUFG
    SLICE_X13Y35         FDCE                                         r  main_vga_sync/pixel_reg_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y35         FDCE (Recov_fdce_C_CLR)     -0.405    14.620    main_vga_sync/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  8.301    

Slack (MET) :             8.345ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.518ns (42.024%)  route 0.715ns (57.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.715     6.319    main_vga_sync/AR[0]
    SLICE_X12Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445    14.786    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.361    14.664    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  8.345    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.518ns (42.024%)  route 0.715ns (57.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.715     6.319    main_vga_sync/AR[0]
    SLICE_X12Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445    14.786    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.518ns (42.024%)  route 0.715ns (57.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.715     6.319    main_vga_sync/AR[0]
    SLICE_X12Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445    14.786    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.518ns (42.024%)  route 0.715ns (57.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.715     6.319    main_vga_sync/AR[0]
    SLICE_X12Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445    14.786    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.387ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.518ns (42.024%)  route 0.715ns (57.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.715     6.319    main_vga_sync/AR[0]
    SLICE_X12Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445    14.786    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y35         FDCE (Recov_fdce_C_CLR)     -0.319    14.706    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -6.319    
  -------------------------------------------------------------------
                         slack                                  8.387    

Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.518ns (45.911%)  route 0.610ns (54.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.610     6.215    main_vga_sync/AR[0]
    SLICE_X13Y36         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445    14.786    main_vga_sync/clk_IBUF_BUFG
    SLICE_X13Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X13Y36         FDCE (Recov_fdce_C_CLR)     -0.405    14.620    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                          -6.215    
  -------------------------------------------------------------------
                         slack                                  8.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.534%)  route 0.204ns (55.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.446    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.204     1.814    main_vga_sync/AR[0]
    SLICE_X14Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.831     1.958    main_vga_sync/clk_IBUF_BUFG
    SLICE_X14Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X14Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.471%)  route 0.213ns (56.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.446    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.213     1.823    main_vga_sync/AR[0]
    SLICE_X12Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.831     1.958    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X12Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.471%)  route 0.213ns (56.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.446    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.213     1.823    main_vga_sync/AR[0]
    SLICE_X12Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.831     1.958    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X12Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.471%)  route 0.213ns (56.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.446    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.213     1.823    main_vga_sync/AR[0]
    SLICE_X12Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.831     1.958    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X12Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.471%)  route 0.213ns (56.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.446    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.213     1.823    main_vga_sync/AR[0]
    SLICE_X12Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.831     1.958    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X12Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.094%)  route 0.208ns (55.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.446    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.208     1.818    main_vga_sync/AR[0]
    SLICE_X13Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     1.959    main_vga_sync/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X13Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.094%)  route 0.208ns (55.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.446    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.208     1.818    main_vga_sync/AR[0]
    SLICE_X13Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     1.959    main_vga_sync/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X13Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.094%)  route 0.208ns (55.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.446    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.208     1.818    main_vga_sync/AR[0]
    SLICE_X13Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     1.959    main_vga_sync/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X13Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.094%)  route 0.208ns (55.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.446    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.208     1.818    main_vga_sync/AR[0]
    SLICE_X13Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     1.959    main_vga_sync/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X13Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.094%)  route 0.208ns (55.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.563     1.446    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.208     1.818    main_vga_sync/AR[0]
    SLICE_X13Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.832     1.959    main_vga_sync/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X13Y37         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.451    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           123 Endpoints
Min Delay           123 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.132ns  (logic 7.665ns (54.243%)  route 6.466ns (45.757%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      3.075     3.075 r  main_vga_vram_bw/memory_block_reg_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.140    main_vga_vram_bw/memory_block_reg_0_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.565 r  main_vga_vram_bw/memory_block_reg_1/DOBDO[0]
                         net (fo=1, routed)           2.320     5.886    main_vga_vram_bw/memory_block_reg_1_n_67
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.010 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.010    main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.222 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.117     7.339    main_vga_sync/vga_r
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.299     7.638 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.964    10.601    vgaBlue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.132 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.132    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.028ns  (logic 7.637ns (54.445%)  route 6.390ns (45.555%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      3.075     3.075 r  main_vga_vram_bw/memory_block_reg_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.140    main_vga_vram_bw/memory_block_reg_0_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.565 r  main_vga_vram_bw/memory_block_reg_1/DOBDO[0]
                         net (fo=1, routed)           2.320     5.886    main_vga_vram_bw/memory_block_reg_1_n_67
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.010 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.010    main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.222 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.117     7.339    main_vga_sync/vga_r
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.299     7.638 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.888    10.525    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.028 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.028    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.881ns  (logic 7.630ns (54.971%)  route 6.250ns (45.029%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      3.075     3.075 r  main_vga_vram_bw/memory_block_reg_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.140    main_vga_vram_bw/memory_block_reg_0_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.565 r  main_vga_vram_bw/memory_block_reg_1/DOBDO[0]
                         net (fo=1, routed)           2.320     5.886    main_vga_vram_bw/memory_block_reg_1_n_67
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.010 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.010    main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.222 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.117     7.339    main_vga_sync/vga_r
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.299     7.638 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.748    10.385    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.881 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.881    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.772ns  (logic 7.654ns (55.577%)  route 6.118ns (44.423%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      3.075     3.075 r  main_vga_vram_bw/memory_block_reg_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.140    main_vga_vram_bw/memory_block_reg_0_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.565 r  main_vga_vram_bw/memory_block_reg_1/DOBDO[0]
                         net (fo=1, routed)           2.320     5.886    main_vga_vram_bw/memory_block_reg_1_n_67
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.010 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.010    main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.222 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.117     7.339    main_vga_sync/vga_r
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.299     7.638 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.615    10.253    vgaBlue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    13.772 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.772    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.754ns  (logic 7.654ns (55.647%)  route 6.100ns (44.353%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      3.075     3.075 r  main_vga_vram_bw/memory_block_reg_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.140    main_vga_vram_bw/memory_block_reg_0_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.565 r  main_vga_vram_bw/memory_block_reg_1/DOBDO[0]
                         net (fo=1, routed)           2.320     5.886    main_vga_vram_bw/memory_block_reg_1_n_67
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.010 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.010    main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.222 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.117     7.339    main_vga_sync/vga_r
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.299     7.638 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.598    10.235    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.754 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.754    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.636ns  (logic 7.659ns (56.166%)  route 5.977ns (43.834%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      3.075     3.075 r  main_vga_vram_bw/memory_block_reg_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.140    main_vga_vram_bw/memory_block_reg_0_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.565 r  main_vga_vram_bw/memory_block_reg_1/DOBDO[0]
                         net (fo=1, routed)           2.320     5.886    main_vga_vram_bw/memory_block_reg_1_n_67
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.010 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.010    main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.222 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.117     7.339    main_vga_sync/vga_r
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.299     7.638 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.474    10.112    vgaBlue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.636 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.636    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.589ns  (logic 7.638ns (56.210%)  route 5.951ns (43.790%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      3.075     3.075 r  main_vga_vram_bw/memory_block_reg_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.140    main_vga_vram_bw/memory_block_reg_0_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.565 r  main_vga_vram_bw/memory_block_reg_1/DOBDO[0]
                         net (fo=1, routed)           2.320     5.886    main_vga_vram_bw/memory_block_reg_1_n_67
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.010 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.010    main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.222 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.117     7.339    main_vga_sync/vga_r
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.299     7.638 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.448    10.086    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.589 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.589    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.460ns  (logic 7.660ns (56.906%)  route 5.801ns (43.094%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      3.075     3.075 r  main_vga_vram_bw/memory_block_reg_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.140    main_vga_vram_bw/memory_block_reg_0_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.565 r  main_vga_vram_bw/memory_block_reg_1/DOBDO[0]
                         net (fo=1, routed)           2.320     5.886    main_vga_vram_bw/memory_block_reg_1_n_67
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.010 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.010    main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.222 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.117     7.339    main_vga_sync/vga_r
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.299     7.638 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.298     9.936    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.460 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.460    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.457ns  (logic 7.640ns (56.778%)  route 5.816ns (43.222%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      3.075     3.075 r  main_vga_vram_bw/memory_block_reg_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.140    main_vga_vram_bw/memory_block_reg_0_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.565 r  main_vga_vram_bw/memory_block_reg_1/DOBDO[0]
                         net (fo=1, routed)           2.320     5.886    main_vga_vram_bw/memory_block_reg_1_n_67
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.010 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.010    main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.222 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.117     7.339    main_vga_sync/vga_r
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.299     7.638 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.314     9.951    vgaBlue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.457 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.457    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.329ns  (logic 7.664ns (57.498%)  route 5.665ns (42.502%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1                     0.000     0.000 r  main_vga_vram_bw/memory_block_reg_0/CLKBWRCLK
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      3.075     3.075 r  main_vga_vram_bw/memory_block_reg_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     3.140    main_vga_vram_bw/memory_block_reg_0_n_1
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.565 r  main_vga_vram_bw/memory_block_reg_1/DOBDO[0]
                         net (fo=1, routed)           2.320     5.886    main_vga_vram_bw/memory_block_reg_1_n_67
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.124     6.010 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     6.010    main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.212     6.222 r  main_vga_vram_bw/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.117     7.339    main_vga_sync/vga_r
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.299     7.638 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.163     9.800    vgaBlue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.329 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.329    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en_write_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/last_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  en_write_uart_reg/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  en_write_uart_reg/Q
                         net (fo=3, routed)           0.131     0.259    usb_rs232_tx/en_write_uart
    SLICE_X59Y24         FDRE                                         r  usb_rs232_tx/last_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.148ns (49.403%)  route 0.152ns (50.597%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.152     0.300    usb_rs232_rx/is_receiving
    SLICE_X60Y20         FDRE                                         r  usb_rs232_rx/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.148ns (49.403%)  route 0.152ns (50.597%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.152     0.300    usb_rs232_rx/is_receiving
    SLICE_X60Y20         FDRE                                         r  usb_rs232_rx/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  usb_rs232_rx/count_reg[3]/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/count_reg[3]/Q
                         net (fo=11, routed)          0.114     0.255    usb_rs232_rx/count_reg[3]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.045     0.300 r  usb_rs232_rx/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.300    usb_rs232_rx/p_0_in[5]
    SLICE_X60Y20         FDRE                                         r  usb_rs232_rx/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_send_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.484%)  route 0.162ns (53.516%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[0]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[0]/Q
                         net (fo=2, routed)           0.162     0.303    dout[0]
    SLICE_X60Y24         FDRE                                         r  data_send_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_send_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.202%)  route 0.164ns (53.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[6]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[6]/Q
                         net (fo=2, routed)           0.164     0.305    dout[6]
    SLICE_X60Y24         FDRE                                         r  data_send_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.148ns (47.962%)  route 0.161ns (52.038%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.161     0.309    usb_rs232_rx/is_receiving
    SLICE_X61Y21         FDRE                                         r  usb_rs232_rx/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.148ns (47.962%)  route 0.161ns (52.038%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.161     0.309    usb_rs232_rx/is_receiving
    SLICE_X61Y21         FDRE                                         r  usb_rs232_rx/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_send_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.141ns (43.916%)  route 0.180ns (56.084%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[7]/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[7]/Q
                         net (fo=2, routed)           0.180     0.321    dout[7]
    SLICE_X60Y24         FDRE                                         r  data_send_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_send_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.690%)  route 0.189ns (57.310%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[1]/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[1]/Q
                         net (fo=2, routed)           0.189     0.330    dout[1]
    SLICE_X60Y24         FDRE                                         r  data_send_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           313 Endpoints
Min Delay           313 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_14/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.215ns  (logic 4.614ns (50.070%)  route 4.601ns (49.930%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    main_vga_sync/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.773     6.337    main_vga_sync_n_22
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      4.012    10.349 f  vram_ra/P[15]
                         net (fo=24, routed)          3.026    13.375    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[15]
    SLICE_X42Y27         LUT5 (Prop_lut5_I3_O)        0.124    13.499 r  main_vga_vram_bw/memory_block_reg_14_ENBWREN_cooolgate_en_gate_43_LOPT_REMAP/O
                         net (fo=1, routed)           0.802    14.301    main_vga_vram_bw/memory_block_reg_14_ENBWREN_cooolgate_en_sig_24
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_14/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.012ns  (logic 4.234ns (46.989%)  route 4.777ns (53.011%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    main_vga_sync/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  main_vga_sync/v_count_reg_reg[6]/Q
                         net (fo=10, routed)          1.142     6.684    main_vga_sync/v_count_reg_reg[9]_0[6]
    SLICE_X13Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.808 f  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.672     7.480    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.964    10.567    vgaBlue_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.098 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.098    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_5/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.953ns  (logic 4.490ns (50.153%)  route 4.463ns (49.847%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    main_vga_sync/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.773     6.337    main_vga_sync_n_22
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      4.012    10.349 r  vram_ra/P[15]
                         net (fo=24, routed)          3.689    14.039    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[15]
    RAMB36_X0Y14         RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_5/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_12/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 4.614ns (51.775%)  route 4.298ns (48.225%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    main_vga_sync/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.773     6.337    main_vga_sync_n_22
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      4.012    10.349 f  vram_ra/P[15]
                         net (fo=24, routed)          2.406    12.755    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[15]
    SLICE_X8Y27          LUT5 (Prop_lut5_I3_O)        0.124    12.879 r  main_vga_vram_bw/memory_block_reg_12_ENBWREN_cooolgate_en_gate_40_LOPT_REMAP/O
                         net (fo=1, routed)           1.118    13.998    main_vga_vram_bw/memory_block_reg_12_ENBWREN_cooolgate_en_sig_22
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_12/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.908ns  (logic 4.206ns (47.223%)  route 4.701ns (52.777%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    main_vga_sync/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  main_vga_sync/v_count_reg_reg[6]/Q
                         net (fo=10, routed)          1.142     6.684    main_vga_sync/v_count_reg_reg[9]_0[6]
    SLICE_X13Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.808 f  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.672     7.480    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.888    10.492    vgaBlue_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    13.994 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.994    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_1/ADDRBWRADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 4.490ns (50.597%)  route 4.384ns (49.403%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    main_vga_sync/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.773     6.337    main_vga_sync_n_22
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[15])
                                                      4.012    10.349 r  vram_ra/P[15]
                         net (fo=24, routed)          3.611    13.960    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[15]
    RAMB36_X1Y9          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_1/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_14/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.789ns  (logic 4.490ns (51.086%)  route 4.299ns (48.914%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    main_vga_sync/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.773     6.337    main_vga_sync_n_22
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[6])
                                                      4.012    10.349 r  vram_ra/P[6]
                         net (fo=16, routed)          3.526    13.875    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[6]
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_14/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_15/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.773ns  (logic 4.636ns (52.847%)  route 4.137ns (47.153%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    main_vga_sync/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.773     6.337    main_vga_sync_n_22
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[16])
                                                      4.012    10.349 r  vram_ra/P[16]
                         net (fo=17, routed)          2.775    13.124    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[16]
    SLICE_X42Y27         LUT3 (Prop_lut3_I1_O)        0.146    13.270 r  main_vga_vram_bw/memory_block_reg_14_i_2/O
                         net (fo=2, routed)           0.589    13.859    main_vga_vram_bw/memory_block_reg_14_i_2_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_15/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 4.199ns (47.934%)  route 4.561ns (52.066%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    main_vga_sync/clk_IBUF_BUFG
    SLICE_X13Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  main_vga_sync/v_count_reg_reg[6]/Q
                         net (fo=10, routed)          1.142     6.684    main_vga_sync/v_count_reg_reg[9]_0[6]
    SLICE_X13Y37         LUT4 (Prop_lut4_I0_O)        0.124     6.808 f  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.672     7.480    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.604 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          2.748    10.351    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.847 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.847    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_14/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.742ns  (logic 4.490ns (51.358%)  route 4.252ns (48.642%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.565     5.086    main_vga_sync/clk_IBUF_BUFG
    SLICE_X14Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDCE (Prop_fdce_C_Q)         0.478     5.564 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.773     6.337    main_vga_sync_n_22
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      4.012    10.349 r  vram_ra/P[11]
                         net (fo=16, routed)          3.479    13.829    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[11]
    RAMB36_X1Y4          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_14/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_2/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.008ns  (logic 0.472ns (46.804%)  route 0.536ns (53.196%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.224     1.834    vga_pos_x[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[1]_P[13])
                                                      0.308     2.142 r  vram_ra/P[13]
                         net (fo=16, routed)          0.312     2.454    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[13]
    RAMB36_X0Y8          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_2/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 0.472ns (46.645%)  route 0.540ns (53.355%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.224     1.834    vga_pos_x[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[1]_P[12])
                                                      0.308     2.142 r  vram_ra/P[12]
                         net (fo=16, routed)          0.315     2.457    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[12]
    RAMB36_X0Y8          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_2/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 0.472ns (46.645%)  route 0.540ns (53.355%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.224     1.834    vga_pos_x[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[1]_P[4])
                                                      0.308     2.142 r  vram_ra/P[4]
                         net (fo=16, routed)          0.315     2.457    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[4]
    RAMB36_X0Y8          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_9/ADDRBWRADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 0.472ns (46.114%)  route 0.552ns (53.886%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.224     1.834    vga_pos_x[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[1]_P[2])
                                                      0.308     2.142 r  vram_ra/P[2]
                         net (fo=16, routed)          0.327     2.469    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[2]
    RAMB36_X0Y6          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_9/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_9/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 0.472ns (46.084%)  route 0.552ns (53.916%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.224     1.834    vga_pos_x[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[1]_P[10])
                                                      0.308     2.142 r  vram_ra/P[10]
                         net (fo=16, routed)          0.328     2.469    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[10]
    RAMB36_X0Y6          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_9/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_2/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.025ns  (logic 0.472ns (46.039%)  route 0.553ns (53.961%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.224     1.834    vga_pos_x[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[1]_P[10])
                                                      0.308     2.142 r  vram_ra/P[10]
                         net (fo=16, routed)          0.329     2.470    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[10]
    RAMB36_X0Y8          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.472ns (45.855%)  route 0.557ns (54.145%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.224     1.834    vga_pos_x[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[1]_P[16])
                                                      0.308     2.142 r  vram_ra/P[16]
                         net (fo=17, routed)          0.333     2.474    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[16]
    SLICE_X9Y35          FDRE                                         r  main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/main_vga_vram_bw/memory_block_reg_2_cooolgate_en_gate_45_cooolDelFlop/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.042ns  (logic 0.518ns (49.730%)  route 0.524ns (50.270%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.224     1.834    vga_pos_x[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[1]_P[17])
                                                      0.308     2.142 f  vram_ra/P[17]
                         net (fo=17, routed)          0.299     2.441    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[17]
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.046     2.487 r  main_vga_vram_bw/memory_block_reg_2_i_2/O
                         net (fo=2, routed)           0.000     2.487    main_vga_vram_bw/memory_block_reg_2_i_2_n_0
    SLICE_X8Y39          FDCE                                         r  main_vga_vram_bw/main_vga_vram_bw/memory_block_reg_2_cooolgate_en_gate_45_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_2/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.064ns  (logic 0.472ns (44.377%)  route 0.592ns (55.623%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.224     1.834    vga_pos_x[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[1]_P[8])
                                                      0.308     2.142 r  vram_ra/P[8]
                         net (fo=16, routed)          0.367     2.509    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[8]
    RAMB36_X0Y8          RAMB36E1                                     r  main_vga_vram_bw/memory_block_reg_2/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.066ns  (logic 0.472ns (44.273%)  route 0.594ns (55.727%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.562     1.445    main_vga_sync/clk_IBUF_BUFG
    SLICE_X12Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.224     1.834    vga_pos_x[1]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_C[1]_P[18])
                                                      0.308     2.142 r  vram_ra/P[18]
                         net (fo=17, routed)          0.370     2.511    main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0_0[18]
    SLICE_X9Y35          FDRE                                         r  main_vga_vram_bw/memory_block_reg_mux_sel_b_pos_0/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_array/tmp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.677ns  (logic 1.454ns (39.557%)  route 2.223ns (60.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.223     3.677    sw_array/D[8]
    SLICE_X36Y25         FDRE                                         r  sw_array/tmp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.428     4.769    sw_array/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sw_array/tmp1_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_vga_rst/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.440ns  (logic 1.441ns (41.896%)  route 1.999ns (58.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.999     3.440    btn_vga_rst/btnC_IBUF
    SLICE_X8Y35          FDRE                                         r  btn_vga_rst/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.445     4.786    btn_vga_rst/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  btn_vga_rst/tmp1_reg[0]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            sw_array/tmp1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.904ns  (logic 1.469ns (50.572%)  route 1.435ns (49.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.435     2.904    sw_array/D[12]
    SLICE_X65Y53         FDRE                                         r  sw_array/tmp1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.509     4.850    sw_array/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  sw_array/tmp1_reg[12]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_array/tmp1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.791ns  (logic 1.456ns (52.171%)  route 1.335ns (47.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           1.335     2.791    sw_array/D[15]
    SLICE_X64Y65         FDRE                                         r  sw_array/tmp1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.503     4.844    sw_array/clk_IBUF_BUFG
    SLICE_X64Y65         FDRE                                         r  sw_array/tmp1_reg[15]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_array/tmp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.749ns  (logic 1.461ns (53.157%)  route 1.288ns (46.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.288     2.749    sw_array/D[1]
    SLICE_X0Y22          FDRE                                         r  sw_array/tmp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.505     4.846    sw_array/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  sw_array/tmp1_reg[1]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            sw_array/tmp1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.733ns  (logic 1.453ns (53.153%)  route 1.281ns (46.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           1.281     2.733    sw_array/D[13]
    SLICE_X65Y57         FDRE                                         r  sw_array/tmp1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.508     4.849    sw_array/clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  sw_array/tmp1_reg[13]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            sw_array/tmp1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.631ns  (logic 1.464ns (55.632%)  route 1.167ns (44.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.167     2.631    sw_array/D[11]
    SLICE_X64Y37         FDRE                                         r  sw_array/tmp1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.515     4.856    sw_array/clk_IBUF_BUFG
    SLICE_X64Y37         FDRE                                         r  sw_array/tmp1_reg[11]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_array/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.551ns  (logic 1.453ns (56.953%)  route 1.098ns (43.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.098     2.551    sw_array/D[0]
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.518     4.859    sw_array/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[0]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_array/tmp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.516ns  (logic 1.459ns (57.986%)  route 1.057ns (42.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           1.057     2.516    sw_array/D[7]
    SLICE_X1Y7           FDRE                                         r  sw_array/tmp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.518     4.859    sw_array/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  sw_array/tmp1_reg[7]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_array/tmp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.480ns  (logic 1.451ns (58.502%)  route 1.029ns (41.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.029     2.480    sw_array/D[4]
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.518     4.859    sw_array/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_array/tmp1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.226ns (43.313%)  route 0.296ns (56.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.296     0.522    sw_array/D[10]
    SLICE_X64Y47         FDRE                                         r  sw_array/tmp1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.867     1.994    sw_array/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sw_array/tmp1_reg[10]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_array/tmp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.234ns (44.346%)  route 0.294ns (55.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.294     0.528    sw_array/D[5]
    SLICE_X1Y8           FDRE                                         r  sw_array/tmp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  sw_array/tmp1_reg[5]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_array/tmp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.220ns (38.658%)  route 0.350ns (61.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.350     0.570    sw_array/D[9]
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[9]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_array/tmp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.217ns (37.842%)  route 0.356ns (62.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.356     0.573    sw_array/D[3]
    SLICE_X0Y10          FDRE                                         r  sw_array/tmp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.864     1.991    sw_array/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  sw_array/tmp1_reg[3]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_array/tmp1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.223ns (37.479%)  route 0.372ns (62.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.372     0.596    sw_array/D[14]
    SLICE_X65Y49         FDRE                                         r  sw_array/tmp1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.867     1.994    sw_array/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  sw_array/tmp1_reg[14]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_array/tmp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.232ns (38.597%)  route 0.369ns (61.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.369     0.601    sw_array/D[2]
    SLICE_X1Y13          FDRE                                         r  sw_array/tmp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.861     1.988    sw_array/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  sw_array/tmp1_reg[2]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_array/tmp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.218ns (36.212%)  route 0.384ns (63.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.384     0.602    sw_array/D[6]
    SLICE_X1Y1           FDRE                                         r  sw_array/tmp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.867     1.994    sw_array/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  sw_array/tmp1_reg[6]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_array/tmp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.219ns (35.420%)  route 0.399ns (64.580%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.399     0.618    sw_array/D[4]
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[4]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_array/tmp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.227ns (35.022%)  route 0.421ns (64.978%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.421     0.648    sw_array/D[7]
    SLICE_X1Y7           FDRE                                         r  sw_array/tmp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  sw_array/tmp1_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_array/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.221ns (33.424%)  route 0.440ns (66.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.661    sw_array/D[0]
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[0]/C





