{"metadata":{"symbolKind":"case","roleHeading":"Case","role":"symbol","title":"TransitionCondition.boolean(expression:)","modules":[{"name":"VHDLMachines"}],"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"boolean"},{"text":"(","kind":"text"},{"text":"expression","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing17BooleanExpressionO","text":"BooleanExpression","kind":"typeIdentifier"},{"text":")","kind":"text"}],"externalID":"s:12VHDLMachines19TransitionConditionO7booleanyAC11VHDLParsing17BooleanExpressionO_tcACmF"},"abstract":[{"type":"text","text":"A "},{"code":"VHDL","type":"codeVoice"},{"text":" ","type":"text"},{"type":"codeVoice","code":"BooleanExpression"},{"text":".","type":"text"}],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition"]]},"schemaVersion":{"major":0,"patch":0,"minor":3},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"boolean"},{"kind":"text","text":"("},{"kind":"externalParam","text":"expression"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"BooleanExpression","preciseIdentifier":"s:11VHDLParsing17BooleanExpressionO"},{"kind":"text","text":")"}],"platforms":["Linux"],"languages":["swift"]}]}],"variants":[{"paths":["\/documentation\/vhdlmachines\/transitioncondition\/boolean(expression:)"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/boolean(expression:)"},"kind":"symbol","sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition/boolean(expression:)":{"url":"\/documentation\/vhdlmachines\/transitioncondition\/boolean(expression:)","kind":"symbol","role":"symbol","type":"topic","abstract":[{"type":"text","text":"A "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" "},{"type":"codeVoice","code":"BooleanExpression"},{"type":"text","text":"."}],"fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"boolean"},{"kind":"text","text":"("},{"kind":"externalParam","text":"expression"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing17BooleanExpressionO","text":"BooleanExpression"},{"kind":"text","text":")"}],"title":"TransitionCondition.boolean(expression:)","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition\/boolean(expression:)"},"doc://VHDLMachines/documentation/VHDLMachines/TransitionCondition":{"title":"TransitionCondition","url":"\/documentation\/vhdlmachines\/transitioncondition","abstract":[{"type":"text","text":"A condition that labels a transition between states in an LLFSM."}],"role":"symbol","fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"TransitionCondition"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/TransitionCondition","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"TransitionCondition"}]},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]}}}