
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.280157                       # Number of seconds simulated
sim_ticks                                280157239500                       # Number of ticks simulated
final_tick                               280157239500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 283634                       # Simulator instruction rate (inst/s)
host_op_rate                                   295118                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              197297684                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676592                       # Number of bytes of host memory used
host_seconds                                  1419.97                       # Real time elapsed on the host
sim_insts                                   402752336                       # Number of instructions simulated
sim_ops                                     419059282                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           67392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           42560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        97984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             207936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        67392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67392                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1053                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3249                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             240551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             151915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        349746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                742212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        240551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           240551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            240551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            151915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       349746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               742212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 207936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  207936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  280157164500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          583                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.042882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.625007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.982993                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          211     36.19%     36.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          115     19.73%     55.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           81     13.89%     69.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      4.29%     74.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      1.54%     75.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      2.23%     77.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.72%     79.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      0.86%     80.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          114     19.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          583                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    159504878                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               220423628                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16245000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     49093.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67843.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.72                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2656                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   86228736.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2270520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1184040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                12759180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         230490000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59022360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             15334080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       450230460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       349636320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      66806767620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            67927694580                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            242.462749                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         279987840284                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     32005000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      98208000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 278090012250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    910509986                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      39142966                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    987361298                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1963500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1028445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10438680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         177630960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             46224720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             11367360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       392834880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       247689600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      66891683400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            67780861545                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.938640                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         280025618547                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     23250500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      75650000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 278519761500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    645023493                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      32084703                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    861469304                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               107184187                       # Number of BP lookups
system.cpu.branchPred.condPredicted          55157653                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          26825262                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             69447992                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                63523012                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.468465                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 5426270                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             432137                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          271103                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             210421                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            60682                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          506                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        560314480                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           26771768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      865185550                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   107184187                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           69159703                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     506554247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                53719592                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  721                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           336                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1428                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 287129307                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1468                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          560188296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.921926                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.107149                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 55081293      9.83%      9.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                201665051     36.00%     45.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 35350615      6.31%     52.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                268091337     47.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            560188296                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.191293                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.544107                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 54187009                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              26200116                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 452129745                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                887939                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               26783487                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             40994796                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 76966                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              929056752                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts             109058868                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               26783487                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                134826910                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                23390050                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2355038                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 372377014                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                455797                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              820630701                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts              72462152                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  8216                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  67121                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1038                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  17350                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           835715447                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            4071134760                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1262085246                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576946508                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                258768939                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             198647                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          74880                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1088264                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             47758402                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           220581619                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            266925                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            61833                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  748672655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               75463                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 595183690                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued         124899547                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       329688835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined   1156137152                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          43355                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     560188296                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.062471                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.153614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           275547474     49.19%     49.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            54313889      9.70%     58.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           150699051     26.90%     85.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            79039840     14.11%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              588031      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  11      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       560188296                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               109307112     53.61%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                7714877      3.78%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              86854307     42.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             449742928     75.56%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1715549      0.29%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.03%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             43202788      7.26%     83.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           100367728     16.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              595183690                       # Type of FU issued
system.cpu.iq.rate                           1.062231                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   203876331                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.342544                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2079331508                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1078440611                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    501123650                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              799059991                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           354201                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     10569743                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2157                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         3680                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores    182879484                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       100858                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           613                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               26783487                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                23309769                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   638                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           748748142                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              47758402                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            220581619                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              74879                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    355                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   248                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           3680                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        2639390                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     24357329                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             26996719                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             502755285                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              39825778                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          92428405                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            24                       # number of nop insts executed
system.cpu.iew.exec_refs                     98274321                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 71269936                       # Number of branches executed
system.cpu.iew.exec_stores                   58448543                       # Number of stores executed
system.cpu.iew.exec_rate                     0.897273                       # Inst execution rate
system.cpu.iew.wb_sent                      501266756                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     501123666                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 339128426                       # num instructions producing a value
system.cpu.iew.wb_consumers                 733781309                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.894361                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.462166                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       274586466                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          26748953                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    510096249                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.821530                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.484614                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    320587654     62.85%     62.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     88940233     17.44%     80.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     58994593     11.57%     91.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7672020      1.50%     93.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3422130      0.67%     94.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      9086259      1.78%     95.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     20401728      4.00%     99.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       349436      0.07%     99.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       642196      0.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    510096249                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752336                       # Number of instructions committed
system.cpu.commit.committedOps              419059282                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890794                       # Number of memory references committed
system.cpu.commit.loads                      37188659                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961034                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724595                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239996                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342416918     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188659      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702119      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059282                       # Class of committed instruction
system.cpu.commit.bw_lim_events                642196                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1203068681                       # The number of ROB reads
system.cpu.rob.rob_writes                  1437354023                       # The number of ROB writes
system.cpu.timesIdled                             846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          126184                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752336                       # Number of Instructions Simulated
system.cpu.committedOps                     419059282                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.391213                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.391213                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.718797                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.718797                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                778624827                       # number of integer regfile reads
system.cpu.int_regfile_writes               352942066                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1625943274                       # number of cc regfile reads
system.cpu.cc_regfile_writes                295381606                       # number of cc regfile writes
system.cpu.misc_regfile_reads                96989040                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  32092                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6172                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.619414                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            60225736                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7196                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8369.335186                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1477854000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.619414                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998652                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          578                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          309                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         120513756                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        120513756                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     38545866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        38545866                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21678704                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21678704                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          583                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          583                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      60224570                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         60224570                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     60224570                       # number of overall hits
system.cpu.dcache.overall_hits::total        60224570                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4884                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4884                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22658                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22658                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        27542                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          27542                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        27542                       # number of overall misses
system.cpu.dcache.overall_misses::total         27542                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    181873500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    181873500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    204077000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    204077000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        77000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        77000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    385950500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    385950500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    385950500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    385950500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     38550750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     38550750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701362                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     60252112                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     60252112                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     60252112                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     60252112                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000127                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000127                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001044                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.003419                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003419                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000457                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37238.636364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37238.636364                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9006.840851                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9006.840851                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        38500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        38500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14013.161717                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14013.161717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14013.161717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14013.161717                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        16919                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1219                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    13.879409                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6172                       # number of writebacks
system.cpu.dcache.writebacks::total              6172                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1470                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1470                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        18876                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18876                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        20346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        20346                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20346                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3414                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3414                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3782                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3782                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7196                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7196                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    138625500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    138625500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     44305000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44305000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    182930500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    182930500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    182930500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    182930500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000119                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000119                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000119                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000119                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40605.008787                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40605.008787                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11714.701216                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11714.701216                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25421.136743                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25421.136743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25421.136743                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25421.136743                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              2061                       # number of replacements
system.cpu.icache.tags.tagsinuse           446.552846                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           287126242                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2549                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          112642.699882                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   446.552846                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.872174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.872174                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         574261147                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        574261147                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    287126242                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       287126242                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     287126242                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        287126242                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    287126242                       # number of overall hits
system.cpu.icache.overall_hits::total       287126242                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         3057                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3057                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         3057                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3057                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         3057                       # number of overall misses
system.cpu.icache.overall_misses::total          3057                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    164288478                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164288478                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    164288478                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164288478                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    164288478                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164288478                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    287129299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    287129299                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    287129299                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    287129299                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    287129299                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    287129299                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53741.733072                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53741.733072                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53741.733072                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53741.733072                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53741.733072                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53741.733072                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        41963                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         2293                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               396                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   105.967172                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   254.777778                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         2061                       # number of writebacks
system.cpu.icache.writebacks::total              2061                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          507                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          507                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          507                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          507                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          507                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          507                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2550                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2550                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2550                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2550                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2550                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2550                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    131960983                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131960983                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    131960983                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131960983                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    131960983                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131960983                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51749.405098                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51749.405098                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51749.405098                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51749.405098                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51749.405098                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51749.405098                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18259                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18259                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2189                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   591.301277                       # Cycle average of tags in use
system.l2.tags.total_refs                        3907                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1309                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.984721                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      572.310695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.990582                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.017466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.018045                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1282                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000824                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.039124                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    149654                       # Number of tag accesses
system.l2.tags.data_accesses                   149654                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5078                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5078                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         2717                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2717                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3672                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3672                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1495                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1495                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2822                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2822                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1495                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6494                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7989                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1495                       # number of overall hits
system.l2.overall_hits::cpu.data                 6494                       # number of overall hits
system.l2.overall_hits::total                    7989                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 125                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1055                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1055                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             577                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1055                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 702                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1757                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1055                       # number of overall misses
system.l2.overall_misses::cpu.data                702                       # number of overall misses
system.l2.overall_misses::total                  1757                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     14408500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14408500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    119615500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    119615500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    114974500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    114974500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     119615500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     129383000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        248998500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    119615500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    129383000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       248998500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5078                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5078                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         2717                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2717                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         2550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3399                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              2550                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7196                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9746                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             2550                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7196                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9746                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.032921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.032921                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.413725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.413725                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.169756                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.169756                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.413725                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.097554                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180279                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.413725                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.097554                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180279                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data       115268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       115268                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 113379.620853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113379.620853                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 199262.564991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 199262.564991                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 113379.620853                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 184306.267806                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 141717.985202                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 113379.620853                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 184306.267806                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 141717.985202                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            28                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               28                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  38                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 38                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3188                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3188                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           97                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             97                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1054                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1054                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          568                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          568                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1719                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3188                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4907                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     95300900                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     95300900                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12696000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12696000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    113232000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    113232000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    111002500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    111002500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    113232000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    123698500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    236930500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    113232000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    123698500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     95300900                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    332231400                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.025546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.413333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.413333                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.167108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.167108                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.413333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.092412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.176380                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.413333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.092412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.503489                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 29893.632371                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 29893.632371                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 130886.597938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 130886.597938                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 107430.740038                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107430.740038                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 195426.936620                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 195426.936620                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 107430.740038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 186012.781955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 137830.424666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 107430.740038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 186012.781955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 29893.632371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67705.604239                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3152                       # Transaction distribution
system.membus.trans_dist::ReadExReq                97                       # Transaction distribution
system.membus.trans_dist::ReadExResp               97                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3152                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       207936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  207936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3249                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3249    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3249                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4624669                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17073016                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        17979                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         8248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1657                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1657                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 280157239500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5948                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5078                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3155                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3797                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3797                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2550                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3399                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         7160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 27724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       295040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       855552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1150592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3421                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            13167                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.160249                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.366851                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11057     83.98%     83.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2110     16.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              13167                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           17222500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3824498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10798491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
