# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
clk2(R)->clk1(R)	-0.032   -0.189/*        1.032/*         listener_str_1xsync_unitxmeta_reg_reg/R    1
clk2(R)->clk1(R)	-0.032   -0.189/*        1.032/*         listener_str_1xfsm_unitxack_buf_reg_reg/R    1
clk2(R)->clk1(R)	-0.032   -0.189/*        1.032/*         listener_str_1xsync_unitxsync_reg_reg/R    1
clk2(R)->clk2(R)	0.311    0.115/*         0.689/*         talker_str_1xsync_unitxmeta_reg_reg/R    1
clk2(R)->clk2(R)	0.311    0.115/*         0.689/*         talker_str_1xfsm_unitxstate_reg_regx1x/R    1
clk2(R)->clk2(R)	0.311    0.116/*         0.689/*         talker_str_1xfsm_unitxstate_reg_regx0x/R    1
clk2(R)->clk2(R)	0.311    0.116/*         0.689/*         talker_str_1xfsm_unitxreq_buf_reg_reg/R    1
clk2(R)->clk2(R)	0.311    0.116/*         0.689/*         talker_str_1xsync_unitxsync_reg_reg/R    1
clk2(R)->clk2(R)	0.878    0.442/*         0.122/*         talker_str_1xfsm_unitxstate_reg_regx0x/D    1
clk2(R)->clk2(R)	0.878    0.442/*         0.122/*         talker_str_1xfsm_unitxreq_buf_reg_reg/D    1
clk1(R)->clk1(R)	0.858    */0.540         */0.142         listener_str_1xsync_unitxsync_reg_reg/D    1
clk2(R)->clk1(R)	0.859    */0.541         */0.141         listener_str_1xsync_unitxmeta_reg_reg/D    1
clk1(R)->clk1(R)	0.858    */0.541         */0.142         listener_str_1xfsm_unitxack_buf_reg_reg/D    1
clk2(R)->clk2(R)	0.858    */0.542         */0.142         talker_str_1xsync_unitxsync_reg_reg/D    1
clk1(R)->clk2(R)	0.858    */0.542         */0.142         talker_str_1xsync_unitxmeta_reg_reg/D    1
clk2(R)->clk2(R)	0.854    */0.583         */0.146         talker_str_1xfsm_unitxstate_reg_regx1x/D    1
