synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Sat Jan 14 01:13:27 2023


Command Line:  synthesis -f romEBR00_romEBR0_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = ramEBR00.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00/romEBR0 (searchpath added)
-p C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00/div00.vhdl
VHDL design file = C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00/oscint00.vhdl
VHDL design file = C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00/packageosc00.vhdl
VHDL design file = C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00/osc00.vhdl
VHDL design file = C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00/contRead00.vhdl
VHDL design file = C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00/packageromEBR00.vhdl
VHDL design file = C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00/romEBR00.vhdl
VHDL design file = C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00/rom_EBR_00.vhd
NGD file = romEBR00_romEBR0.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/sando_m929gqi/Desktop/ESCOM/7moSemestre/ArquitecturaDeComputadoras/03-TercerParcial/Practicas/04-romEBR00/romEBR0". VHDL-1504
Analyzing VHDL file c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/div00.vhdl. VHDL-1481
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/div00.vhdl(8): analyzing entity div00. VHDL-1012
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/div00.vhdl(15): analyzing architecture div0. VHDL-1010
unit ramEBR00 is not yet analyzed. VHDL-1485
unit ramEBR00 is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/oscint00.vhdl. VHDL-1481
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/oscint00.vhdl(6): analyzing entity oscint00. VHDL-1012
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/oscint00.vhdl(10): analyzing architecture oscint0. VHDL-1010
unit ramEBR00 is not yet analyzed. VHDL-1485
unit ramEBR00 is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/packageosc00.vhdl. VHDL-1481
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/packageosc00.vhdl(6): analyzing package packageosc00. VHDL-1014
unit ramEBR00 is not yet analyzed. VHDL-1485
unit ramEBR00 is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/osc00.vhdl. VHDL-1481
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/osc00.vhdl(7): analyzing entity osc00. VHDL-1012
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/osc00.vhdl(14): analyzing architecture osc0. VHDL-1010
unit ramEBR00 is not yet analyzed. VHDL-1485
unit ramEBR00 is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/contread00.vhdl. VHDL-1481
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/contread00.vhdl(8): analyzing entity contread00. VHDL-1012
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/contread00.vhdl(15): analyzing architecture contread0. VHDL-1010
unit ramEBR00 is not yet analyzed. VHDL-1485
unit ramEBR00 is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/packageromebr00.vhdl. VHDL-1481
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/packageromebr00.vhdl(8): analyzing package packageramebr00. VHDL-1014
unit ramEBR00 is not yet analyzed. VHDL-1485
unit ramEBR00 is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/romebr00.vhdl. VHDL-1481
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/romebr00.vhdl(9): analyzing entity ramebr00. VHDL-1012
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/romebr00.vhdl(20): analyzing architecture ramebr0. VHDL-1010
unit ramEBR00 is not yet analyzed. VHDL-1485
unit ramEBR00 is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/rom_ebr_00.vhd. VHDL-1481
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/rom_ebr_00.vhd(14): analyzing entity rom_ebr_00. VHDL-1012
INFO - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/rom_ebr_00.vhd(23): analyzing architecture structure. VHDL-1010
unit ramEBR00 is not yet analyzed. VHDL-1485
unit ramEBR00 is not yet analyzed. VHDL-1485
unit ramEBR00 is not yet analyzed. VHDL-1485
c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/romebr00.vhdl(9): executing ramEBR00(ramEBR0)

WARNING - synthesis: c:/users/sando_m929gqi/desktop/escom/7mosemestre/arquitecturadecomputadoras/03-tercerparcial/practicas/04-romebr00/romebr00.vhdl(18): replacing existing netlist ramEBR00(ramEBR0). VHDL-1205
Top module name (VHDL): ramEBR00
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = ramEBR00.
######## Converting I/O port clk0 to output.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in ramEBR00_drc.log.
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file romEBR00_romEBR0.ngd.

################### Begin Area Report (ramEBR00)######################
Number of register bits => 29 of 7209 (0 % )
CCU2D => 16
DP8KC => 2
FD1P3AX => 1
FD1P3IX => 28
GSR => 1
IB => 8
L6MUX21 => 1
LUT4 => 42
OB => 33
PFUMX => 6
################### End Area Report ##################

################### Begin BlackBox Report ######################
OSCH => 1
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : RAEBR00/OS00/sclk, loads : 23
  Net : RAEBR00/OS01/clk0_c, loads : 15
Clock Enable Nets
Number of Clock Enables: 3
Top 3 highest fanout Clock Enables:
  Net : RAEBR00/OS01/sclk_enable_23, loads : 23
  Net : en0_c, loads : 2
  Net : RAEBR00/OS01/sclk_enable_2, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : RAEBR00/OS01/sclk_enable_23, loads : 23
  Net : RAEBR00/OS01/n755, loads : 22
  Net : en0_c, loads : 15
  Net : cdiv0_c_2, loads : 10
  Net : cdiv0_c_1, loads : 10
  Net : cdiv0_c_0, loads : 10
  Net : RAEBR00/OS01/sdiv_21, loads : 9
  Net : cdiv0_c_5, loads : 8
  Net : cdiv0_c_3, loads : 8
  Net : RAEBR00/OS01/sdiv_19, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets \RAEBR00/sclk]           |  200.000 MHz|   90.074 MHz|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk0_c]                  |  200.000 MHz|  148.876 MHz|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 79.203  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.625  secs
--------------------------------------------------------------
