{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661185788613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661185788613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 23 00:29:48 2022 " "Processing started: Tue Aug 23 00:29:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661185788613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661185788613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Digital_Clock -c Digital_Clock_qsim --generate_functional_sim_netlist " "Command: quartus_map Digital_Clock -c Digital_Clock_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661185788613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1661185788844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/top.v 1 1 " "Found 1 design units, including 1 entities, in source file code/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661185788881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661185788881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/display_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file code/display_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_ctrl " "Found entity 1: display_ctrl" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661185788883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661185788883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/time_control.v 1 1 " "Found 1 design units, including 1 entities, in source file code/time_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_control " "Found entity 1: time_control" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661185788885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661185788885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1661185788904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_control time_control:time_control_inst " "Elaborating entity \"time_control\" for hierarchy \"time_control:time_control_inst\"" {  } { { "Code/TOP.v" "time_control_inst" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185788910 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_1s time_control.v(48) " "Verilog HDL or VHDL warning at time_control.v(48): object \"flag_1s\" assigned a value but never read" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1661185788911 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_hour_shi time_control.v(186) " "Verilog HDL or VHDL warning at time_control.v(186): object \"flag_hour_shi\" assigned a value but never read" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1661185788911 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 time_control.v(42) " "Verilog HDL assignment warning at time_control.v(42): truncated value with size 32 to match size of target (16)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661185788912 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 time_control.v(60) " "Verilog HDL assignment warning at time_control.v(60): truncated value with size 32 to match size of target (12)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661185788912 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(93) " "Verilog HDL assignment warning at time_control.v(93): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661185788912 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 time_control.v(108) " "Verilog HDL assignment warning at time_control.v(108): truncated value with size 4 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661185788912 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_control.v(117) " "Verilog HDL assignment warning at time_control.v(117): truncated value with size 32 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661185788913 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(148) " "Verilog HDL assignment warning at time_control.v(148): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661185788913 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 time_control.v(163) " "Verilog HDL assignment warning at time_control.v(163): truncated value with size 4 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661185788913 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_control.v(172) " "Verilog HDL assignment warning at time_control.v(172): truncated value with size 32 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661185788914 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(207) " "Verilog HDL assignment warning at time_control.v(207): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661185788914 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 time_control.v(222) " "Verilog HDL assignment warning at time_control.v(222): truncated value with size 4 to match size of target (2)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661185788914 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 time_control.v(231) " "Verilog HDL assignment warning at time_control.v(231): truncated value with size 32 to match size of target (2)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661185788914 "|TOP|time_control:time_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_ctrl display_ctrl:display_ctrl_inst " "Elaborating entity \"display_ctrl\" for hierarchy \"display_ctrl:display_ctrl_inst\"" {  } { { "Code/TOP.v" "display_ctrl_inst" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185788921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 display_ctrl.v(26) " "Verilog HDL assignment warning at display_ctrl.v(26): truncated value with size 32 to match size of target (11)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661185788921 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data display_ctrl.v(85) " "Verilog HDL Always Construct warning at display_ctrl.v(85): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1661185788921 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data display_ctrl.v(73) " "Verilog HDL Always Construct warning at display_ctrl.v(73): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661185788944 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] display_ctrl.v(73) " "Inferred latch for \"data\[0\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661185788944 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] display_ctrl.v(73) " "Inferred latch for \"data\[1\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661185788944 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] display_ctrl.v(73) " "Inferred latch for \"data\[2\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661185788944 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] display_ctrl.v(73) " "Inferred latch for \"data\[3\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661185788945 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] display_ctrl.v(73) " "Inferred latch for \"data\[4\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661185788945 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] display_ctrl.v(73) " "Inferred latch for \"data\[5\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661185788945 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] display_ctrl.v(73) " "Inferred latch for \"data\[6\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661185788945 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] display_ctrl.v(73) " "Inferred latch for \"data\[7\]\" at display_ctrl.v(73)" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661185788945 "|TOP|display_ctrl:display_ctrl_inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "display_ctrl:display_ctrl_inst\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display_ctrl:display_ctrl_inst\|Mux0\"" {  } { { "Code/display_ctrl.v" "Mux0" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789005 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "display_ctrl:display_ctrl_inst\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display_ctrl:display_ctrl_inst\|Mux1\"" {  } { { "Code/display_ctrl.v" "Mux1" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 32 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789005 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "display_ctrl:display_ctrl_inst\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display_ctrl:display_ctrl_inst\|Mux2\"" {  } { { "Code/display_ctrl.v" "Mux2" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 32 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789005 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "display_ctrl:display_ctrl_inst\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display_ctrl:display_ctrl_inst\|Mux3\"" {  } { { "Code/display_ctrl.v" "Mux3" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 32 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789005 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "display_ctrl:display_ctrl_inst\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display_ctrl:display_ctrl_inst\|Mux4\"" {  } { { "Code/display_ctrl.v" "Mux4" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 32 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789005 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "display_ctrl:display_ctrl_inst\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display_ctrl:display_ctrl_inst\|Mux5\"" {  } { { "Code/display_ctrl.v" "Mux5" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789005 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "display_ctrl:display_ctrl_inst\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display_ctrl:display_ctrl_inst\|Mux6\"" {  } { { "Code/display_ctrl.v" "Mux6" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789005 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "display_ctrl:display_ctrl_inst\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display_ctrl:display_ctrl_inst\|Mux7\"" {  } { { "Code/display_ctrl.v" "Mux7" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789005 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "display_ctrl:display_ctrl_inst\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display_ctrl:display_ctrl_inst\|Mux8\"" {  } { { "Code/display_ctrl.v" "Mux8" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789005 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "display_ctrl:display_ctrl_inst\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display_ctrl:display_ctrl_inst\|Mux9\"" {  } { { "Code/display_ctrl.v" "Mux9" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789005 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "display_ctrl:display_ctrl_inst\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display_ctrl:display_ctrl_inst\|Mux10\"" {  } { { "Code/display_ctrl.v" "Mux10" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789005 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "display_ctrl:display_ctrl_inst\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"display_ctrl:display_ctrl_inst\|Mux11\"" {  } { { "Code/display_ctrl.v" "Mux11" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789005 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1661185789005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux0\"" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux0 " "Instantiated megafunction \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789344 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661185789344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_src.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_src.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "db/mux_src.tdf" "" { Text "E:/FPGA/Digital_Clock/db/mux_src.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661185789499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661185789499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux1 " "Elaborated megafunction instantiation \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux1\"" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789548 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux1 " "Instantiated megafunction \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789548 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789548 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661185789548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cqc " "Found entity 1: mux_cqc" {  } { { "db/mux_cqc.tdf" "" { Text "E:/FPGA/Digital_Clock/db/mux_cqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661185789583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661185789583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux2\"" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux2 " "Instantiated megafunction \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789590 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661185789590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux3 " "Elaborated megafunction instantiation \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux3\"" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux3 " "Instantiated megafunction \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789596 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661185789596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux5 " "Elaborated megafunction instantiation \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux5\"" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux5 " "Instantiated megafunction \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789604 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661185789604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux6 " "Elaborated megafunction instantiation \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux6\"" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux6 " "Instantiated megafunction \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789610 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661185789610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux7 " "Elaborated megafunction instantiation \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux7\"" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux7 " "Instantiated megafunction \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789615 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661185789615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux8 " "Elaborated megafunction instantiation \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux8\"" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux8 " "Instantiated megafunction \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789620 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661185789620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux9 " "Elaborated megafunction instantiation \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux9\"" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux9 " "Instantiated megafunction \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789641 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661185789641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux10 " "Elaborated megafunction instantiation \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux10\"" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux10 " "Instantiated megafunction \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789647 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661185789647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux11 " "Elaborated megafunction instantiation \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux11\"" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661185789652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_ctrl:display_ctrl_inst\|lpm_mux:Mux11 " "Instantiated megafunction \"display_ctrl:display_ctrl_inst\|lpm_mux:Mux11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661185789652 ""}  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661185789652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661185789709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 23 00:29:49 2022 " "Processing ended: Tue Aug 23 00:29:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661185789709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661185789709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661185789709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661185789709 ""}
