// Seed: 2361993596
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output wor id_2,
    input wire id_3
);
  assign id_1 = -1'd0;
  assign id_1 = -1;
  assign id_1 = 1;
  assign id_1 = !-1'b0;
  wire  id_5;
  logic id_6 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd16,
    parameter id_15 = 32'd52,
    parameter id_19 = 32'd78,
    parameter id_3  = 32'd29,
    parameter id_4  = 32'd46
) (
    output tri0 id_0,
    input wand id_1,
    input tri id_2[-1 : 1],
    input supply1 _id_3,
    input wor _id_4,
    input tri id_5,
    input supply1 id_6,
    output wire id_7,
    output wor id_8,
    input supply1 id_9,
    input wand _id_10,
    input wire id_11
    , id_21,
    output wand id_12,
    input tri id_13,
    input tri0 id_14,
    input tri1 _id_15,
    input wor id_16,
    input tri id_17,
    output tri0 id_18,
    input tri _id_19
);
  logic id_22 = "";
  wire [-  id_19 : id_3] id_23[id_15  (  id_10  &&  id_19  ,  id_4  |  -1  ) : id_4  -  id_3],
      id_24;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_5
  );
  assign modCall_1.id_1 = 0;
endmodule : SymbolIdentifier
