<stg><name>RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln32"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %bypassPreds_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bypassPreds_load

]]></Node>
<StgValue><ssdm name="bypassPreds_load_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i7 0, i7 %phi_ln32

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0 %phi_ln32_load = load i7 %phi_ln32

]]></Node>
<StgValue><ssdm name="phi_ln32_load"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="7">
<![CDATA[
:1 %trunc_ln32_2_cast = zext i7 %phi_ln32_load

]]></Node>
<StgValue><ssdm name="trunc_ln32_2_cast"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln32 = icmp_ult  i7 %phi_ln32_load, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 100, i64 50

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %add_ln32 = add i7 %phi_ln32_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln32 = br i1 %icmp_ln32, void %.loopexit1.i.i.exitStub, void %.split12

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split12:1 %placement_dynamic_dict_Opt2Tile_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2Tile_keys, i64 0, i64 %trunc_ln32_2_cast

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="7">
<![CDATA[
.split12:2 %placement_dynamic_dict_Opt2Tile_keys_load = load i7 %placement_dynamic_dict_Opt2Tile_keys_addr

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:0 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="7">
<![CDATA[
.split12:2 %placement_dynamic_dict_Opt2Tile_keys_load = load i7 %placement_dynamic_dict_Opt2Tile_keys_addr

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys_load"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split12:3 %icmp_ln33 = icmp_eq  i8 %placement_dynamic_dict_Opt2Tile_keys_load, i8 %bypassPreds_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split12:4 %br_ln33 = br i1 %icmp_ln33, void, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln32 = store i7 %add_ln32, i7 %phi_ln32

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
<literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
.exitStub:0 %write_ln32 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %phi_ln32_out, i7 %phi_ln32_load

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
.exitStub:1 %write_ln32 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %trunc_ln32_2_cast_out, i7 %phi_ln32_load

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %.loopexit1.i.i.exitStub, i1 0, void %.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="30" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
.loopexit1.i.i.exitStub:0 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %phi_ln32_out, i7 100

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="7">
<![CDATA[
.loopexit1.i.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %trunc_ln32_2_cast_out, i7 100

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1.i.i.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="bypassPreds_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="bypassPreds_load"/></StgValue>
</port>
<port id="46" name="phi_ln32_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="phi_ln32_out"/></StgValue>
</port>
<port id="47" name="trunc_ln32_2_cast_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln32_2_cast_out"/></StgValue>
</port>
<port id="48" name="placement_dynamic_dict_Opt2Tile_keys" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="phi_ln32" fromId="49" toId="6">
</dataflow>
<dataflow id="52" from="_ssdm_op_Read.ap_auto.i8" to="bypassPreds_load_read" fromId="51" toId="7">
</dataflow>
<dataflow id="53" from="bypassPreds_load" to="bypassPreds_load_read" fromId="45" toId="7">
</dataflow>
<dataflow id="55" from="StgValue_54" to="store_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="56" from="phi_ln32" to="store_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="57" from="phi_ln32" to="phi_ln32_load" fromId="6" toId="10">
</dataflow>
<dataflow id="58" from="phi_ln32_load" to="trunc_ln32_2_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="59" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specpipeline_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_49" to="specpipeline_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="66" from="StgValue_63" to="specpipeline_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="68" from="p_str" to="specpipeline_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="69" from="phi_ln32_load" to="icmp_ln32" fromId="10" toId="13">
</dataflow>
<dataflow id="71" from="StgValue_70" to="icmp_ln32" fromId="70" toId="13">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="72" toId="14">
</dataflow>
<dataflow id="75" from="StgValue_74" to="empty" fromId="74" toId="14">
</dataflow>
<dataflow id="77" from="StgValue_76" to="empty" fromId="76" toId="14">
</dataflow>
<dataflow id="79" from="StgValue_78" to="empty" fromId="78" toId="14">
</dataflow>
<dataflow id="80" from="phi_ln32_load" to="add_ln32" fromId="10" toId="15">
</dataflow>
<dataflow id="82" from="StgValue_81" to="add_ln32" fromId="81" toId="15">
</dataflow>
<dataflow id="83" from="icmp_ln32" to="br_ln32" fromId="13" toId="16">
</dataflow>
<dataflow id="84" from="placement_dynamic_dict_Opt2Tile_keys" to="placement_dynamic_dict_Opt2Tile_keys_addr" fromId="48" toId="17">
</dataflow>
<dataflow id="86" from="StgValue_85" to="placement_dynamic_dict_Opt2Tile_keys_addr" fromId="85" toId="17">
</dataflow>
<dataflow id="87" from="trunc_ln32_2_cast" to="placement_dynamic_dict_Opt2Tile_keys_addr" fromId="11" toId="17">
</dataflow>
<dataflow id="88" from="placement_dynamic_dict_Opt2Tile_keys_addr" to="placement_dynamic_dict_Opt2Tile_keys_load" fromId="17" toId="18">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopName" to="specloopname_ln33" fromId="89" toId="19">
</dataflow>
<dataflow id="92" from="empty_8" to="specloopname_ln33" fromId="91" toId="19">
</dataflow>
<dataflow id="93" from="placement_dynamic_dict_Opt2Tile_keys_addr" to="placement_dynamic_dict_Opt2Tile_keys_load" fromId="17" toId="20">
</dataflow>
<dataflow id="94" from="placement_dynamic_dict_Opt2Tile_keys_load" to="icmp_ln33" fromId="20" toId="21">
</dataflow>
<dataflow id="95" from="bypassPreds_load_read" to="icmp_ln33" fromId="7" toId="21">
</dataflow>
<dataflow id="96" from="icmp_ln33" to="br_ln33" fromId="21" toId="22">
</dataflow>
<dataflow id="97" from="add_ln32" to="store_ln32" fromId="15" toId="23">
</dataflow>
<dataflow id="98" from="phi_ln32" to="store_ln32" fromId="6" toId="23">
</dataflow>
<dataflow id="100" from="_ssdm_op_Write.ap_auto.i7P0A" to="write_ln32" fromId="99" toId="25">
</dataflow>
<dataflow id="101" from="phi_ln32_out" to="write_ln32" fromId="46" toId="25">
</dataflow>
<dataflow id="102" from="phi_ln32_load" to="write_ln32" fromId="10" toId="25">
</dataflow>
<dataflow id="103" from="_ssdm_op_Write.ap_auto.i7P0A" to="write_ln32" fromId="99" toId="26">
</dataflow>
<dataflow id="104" from="trunc_ln32_2_cast_out" to="write_ln32" fromId="47" toId="26">
</dataflow>
<dataflow id="105" from="phi_ln32_load" to="write_ln32" fromId="10" toId="26">
</dataflow>
<dataflow id="107" from="StgValue_106" to="UnifiedRetVal" fromId="106" toId="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="br_ln0" to="UnifiedRetVal" fromId="32" toId="28">
</dataflow>
<dataflow id="110" from="StgValue_109" to="UnifiedRetVal" fromId="109" toId="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="111" from="br_ln0" to="UnifiedRetVal" fromId="27" toId="28">
</dataflow>
<dataflow id="112" from="UnifiedRetVal" to="ret_ln0" fromId="28" toId="29">
</dataflow>
<dataflow id="113" from="_ssdm_op_Write.ap_auto.i7P0A" to="write_ln0" fromId="99" toId="30">
</dataflow>
<dataflow id="114" from="phi_ln32_out" to="write_ln0" fromId="46" toId="30">
</dataflow>
<dataflow id="115" from="StgValue_70" to="write_ln0" fromId="70" toId="30">
</dataflow>
<dataflow id="116" from="_ssdm_op_Write.ap_auto.i7P0A" to="write_ln0" fromId="99" toId="31">
</dataflow>
<dataflow id="117" from="trunc_ln32_2_cast_out" to="write_ln0" fromId="47" toId="31">
</dataflow>
<dataflow id="118" from="StgValue_70" to="write_ln0" fromId="70" toId="31">
</dataflow>
<dataflow id="119" from="icmp_ln32" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="120" from="icmp_ln32" to="StgValue_3" fromId="13" toId="3">
</dataflow>
<dataflow id="121" from="icmp_ln33" to="StgValue_3" fromId="21" toId="3">
</dataflow>
<dataflow id="122" from="icmp_ln32" to="StgValue_4" fromId="13" toId="4">
</dataflow>
</dataflows>


</stg>
