INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/phasemeter_V4_sims/phasemeter_V4_sism.srcs/sim_1/new/CIC_R16_N2_DEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIC_R16_N2_DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/phasemeter_V4_sims/phasemeter_V4_sism.srcs/sources_1/new/CIC_V5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIC_V5
INFO: [VRFC 10-2458] undeclared symbol outputReg, assumed default net type wire [Z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/phasemeter_V4_sims/phasemeter_V4_sism.srcs/sources_1/new/CIC_V5.v:115]
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/phasemeter_V4_sims/phasemeter_V4_sism.srcs/sources_1/new/NCO_V4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_V4
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Uni/ICRAR_Internship/Phasemeter/axis_Phasemeter_V4/phasemeter_V4_sims/phasemeter_V4_sism.srcs/sim_1/new/CIC_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIC_TB
