
*** Running vivado
    with args -log fpga_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_top.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1319.426 ; gain = 0.023 ; free physical = 18432 ; free virtual = 21587
Command: read_checkpoint -auto_incremental -incremental /home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/utils_1/imports/synth_1/led_blinky.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/utils_1/imports/synth_1/led_blinky.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_top -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2020.1) has a different revision in the IP Catalog. * This IP has board specific outputs. Current project board 'digilentinc.com:cmod_a7-35t:part0:1.2' and the board 'digilentinc.com:cmod_a7-35t:part0:1.1' used to customize the IP 'clk_wiz_0' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8175
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2041.148 ; gain = 405.684 ; free physical = 17451 ; free virtual = 20607
---------------------------------------------------------------------------------
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/fpga_top.v:26]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'count' is not allowed [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/qdec/qdec.v:12]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'clk_wiz_0_clk_wiz' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0_clk_wiz.v:204]
INFO: [Synth 8-9937] previous definition of design element 'clk_wiz_0_clk_wiz' is here [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0_clk_wiz.v:204]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'clk_wiz_0' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0.v:92]
INFO: [Synth 8-9937] previous definition of design element 'clk_wiz_0' is here [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0.v:92]
INFO: [Synth 8-6157] synthesizing module 'fpga_top' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/fpga_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/naichenzhao/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/naichenzhao/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:73631]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/naichenzhao/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 62.500000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 83.333000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 6.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/naichenzhao/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:82174]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/naichenzhao/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/naichenzhao/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0.v:68]
WARNING: [Synth 8-7071] port 'locked' of module 'clk_wiz_0' is unconnected for instance 'clk_pll' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/fpga_top.v:26]
WARNING: [Synth 8-7023] instance 'clk_pll' of module 'clk_wiz_0' has 4 connections declared, but only 3 given [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/fpga_top.v:26]
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/io_circuits/synchronizer.v:1]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'REGISTER' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:30]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:30]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/io_circuits/synchronizer.v:1]
INFO: [Synth 8-6157] synthesizing module 'synchronizer__parameterized0' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/io_circuits/synchronizer.v:1]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'REGISTER__parameterized0' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:30]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER__parameterized0' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:30]
INFO: [Synth 8-6155] done synthesizing module 'synchronizer__parameterized0' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/io_circuits/synchronizer.v:1]
INFO: [Synth 8-6157] synthesizing module 'qdec' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/qdec/qdec.v:1]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:52]
	Parameter N bound to: 1 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:52]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R__parameterized0' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:52]
	Parameter N bound to: 64 - type: integer 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R__parameterized0' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:52]
INFO: [Synth 8-6155] done synthesizing module 'qdec' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/qdec/qdec.v:1]
INFO: [Synth 8-6157] synthesizing module 'REGISTER__parameterized1' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:30]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER__parameterized1' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:30]
INFO: [Synth 8-6157] synthesizing module 'REGISTER__parameterized2' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:30]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER__parameterized2' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:30]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/mixedWidthQueue/Queue.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ram_64x64' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/mixedWidthQueue/Queue.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'ram_64x64' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/mixedWidthQueue/Queue.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/mixedWidthQueue/Queue.sv:1]
INFO: [Synth 8-6157] synthesizing module 'VectorToSingle' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/mixedWidthQueue/VectorToSingle.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'VectorToSingle' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/mixedWidthQueue/VectorToSingle.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/uart/uart.v:1]
	Parameter CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 921600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/uart/uart_transmitter.v:1]
	Parameter CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 921600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R__parameterized1' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:52]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R__parameterized1' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:52]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R__parameterized2' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:52]
	Parameter N bound to: 10 - type: integer 
	Parameter INIT bound to: 10'b1111111111 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R__parameterized2' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:52]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R__parameterized3' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:52]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R__parameterized3' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/uart/uart_transmitter.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/uart/uart_receiver.v:1]
	Parameter CLOCK_FREQ bound to: 125000000 - type: integer 
	Parameter BAUD_RATE bound to: 921600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'REGISTER_CE' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:41]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_CE' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:41]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:66]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:66]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE__parameterized0' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:66]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE__parameterized0' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:66]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_R_CE__parameterized1' [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:66]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_R_CE__parameterized1' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:66]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/uart/uart_receiver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/uart/uart.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top' (0#1) [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/fpga_top.v:3]
WARNING: [Synth 8-3848] Net mw_count in module/entity fpga_top does not have driver. [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/fpga_top.v:184]
WARNING: [Synth 8-3917] design fpga_top has port RGB[1] driven by constant 1
WARNING: [Synth 8-7129] Port R0_en in module ram_64x64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port R0_clk in module ram_64x64 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2119.117 ; gain = 483.652 ; free physical = 17351 ; free virtual = 20508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2130.992 ; gain = 495.527 ; free physical = 17350 ; free virtual = 20506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2130.992 ; gain = 495.527 ; free physical = 17350 ; free virtual = 20506
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2133.961 ; gain = 0.000 ; free physical = 17346 ; free virtual = 20503
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_pll/inst'
Finished Parsing XDC File [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_pll/inst'
Parsing XDC File [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_pll/inst'
Finished Parsing XDC File [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_pll/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/constrs_1/imports/digilent-xdc/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/constrs_1/imports/digilent-xdc/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/constrs_1/imports/digilent-xdc/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.766 ; gain = 0.000 ; free physical = 17340 ; free virtual = 20497
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2267.801 ; gain = 0.000 ; free physical = 17340 ; free virtual = 20496
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17339 ; free virtual = 20495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17339 ; free virtual = 20495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for clk_pll/inst. (constraint file  /home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for clk_pll. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17339 ; free virtual = 20495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17337 ; free virtual = 20494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 15    
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
+---Registers : 
	               64 Bit    Registers := 17    
	               15 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 41    
+---Muxes : 
	   9 Input   64 Bit        Muxes := 15    
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'input_synchronizer_BTN/second_R/q_reg' and it is trimmed from '2' to '1' bits. [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'input_synchronizer_BTN/first_R/q_reg' and it is trimmed from '2' to '1' bits. [/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.srcs/sources_1/new/EECS151.v:37]
WARNING: [Synth 8-3917] design fpga_top has port RGB[1] driven by constant 1
WARNING: [Synth 8-7129] Port BTN[1] in module fpga_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17306 ; free virtual = 20468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------+-----------+----------------------+--------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------+-----------+----------------------+--------------+
|UART_FIFO   | ram_ext/Memory_reg | Implied   | 64 x 64              | RAM64M x 22  | 
+------------+--------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17305 ; free virtual = 20466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17305 ; free virtual = 20466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+--------------------+-----------+----------------------+--------------+
|Module Name | RTL Object         | Inference | Size (Depth x Width) | Primitives   | 
+------------+--------------------+-----------+----------------------+--------------+
|UART_FIFO   | ram_ext/Memory_reg | Implied   | 64 x 64              | RAM64M x 22  | 
+------------+--------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17305 ; free virtual = 20466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17304 ; free virtual = 20466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17304 ; free virtual = 20466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17304 ; free virtual = 20466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17304 ; free virtual = 20466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17304 ; free virtual = 20466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17304 ; free virtual = 20466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   208|
|3     |LUT1       |     9|
|4     |LUT2       |    12|
|5     |LUT3       |    14|
|6     |LUT4       |    87|
|7     |LUT5       |   915|
|8     |LUT6       |   243|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |     8|
|11    |RAM64M     |    21|
|12    |RAM64X1D   |     1|
|13    |FDRE       |  1128|
|14    |IBUF       |    29|
|15    |OBUF       |     7|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17304 ; free virtual = 20466
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2267.801 ; gain = 495.527 ; free physical = 17304 ; free virtual = 20466
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2267.801 ; gain = 632.336 ; free physical = 17304 ; free virtual = 20466
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2267.801 ; gain = 0.000 ; free physical = 17588 ; free virtual = 20749
INFO: [Netlist 29-17] Analyzing 239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.801 ; gain = 0.000 ; free physical = 17590 ; free virtual = 20752
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 21 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 1 instance 

Synth Design complete | Checksum: b45e16b4
INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 15 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 2267.801 ; gain = 948.375 ; free physical = 17590 ; free virtual = 20752
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1873.703; main = 1540.396; forked = 384.180
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3240.039; main = 2267.770; forked = 988.277
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.777 ; gain = 0.000 ; free physical = 17590 ; free virtual = 20752
INFO: [Common 17-1381] The checkpoint '/home/naichenzhao/Desktop/EECS106B_Proj/FPGA/EECS106B_QDEC/EECS106B_QDEC.runs/synth_1/fpga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_utilization_synth.rpt -pb fpga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 14:24:48 2024...
