[1] Y. Hoskote et al., “A 5-GHz mesh interconnect for a teraflops
processor,’ IEEE Micro, vol. 27, no. 5, pp. 51-61, Sept. 2007.

[2] D. Wentzlaff et al., “On-chip interconnection architecture of
the tile processor,’ IEEE Micro, vol. 27, no. 5, Sep. 2007.

[3] W. J. Dally and B. Towles, “Route packets, not wires: On-chip
inteconnection networks,” in DAC, 2001.

[4] K. Aisopos et al., “ARIADNE: agnostic reconfiguration in a
disconnected network environment,” in PACT, 2011.

[5] R. Parikh and V. Bertacco, “udirec: Unified diagnosis and
reconfiguration for frugal bypass of noc faults,” in MICRO,
2013.

[6] V. Puente e¢ al., “Immunet: A cheap and robust fault-tolerant
packet routing mechanism,” in JSCA, 2004.

[7] D. Fick et al., “A highly resilient routing algorithm for faulttolerant nocs,” in DATE, 2009.

[8] D. Lee et al., “Brisk and limited-impact noc routing reconfiguration,” in DATE, 2014.

[9] L. Chen and T. M. Pinkston, “Nord: Node-router decoupling
for effective power-gating of on-chip routers,” in MICRO,
2012.

[10] A. Samih ef al., “Energy-efficient interconnect via router
parking,” in HPCA, 2013.

[11] L. C. et al, “Power punch: Towards non-blocking powergating of noc routers,” in HPCA, 2015.

[12] R. Parikh et al., “Power-aware nocs through routing and
topology reconfiguration,” in DAC, 2014.

[13] S. Murali and G. De Micheli, “Sunmap: a tool for automatic
topology selection and generation for nocs,” in DAC, 2004.

[14] M. Fattah et al, “A  low-overhead, fully-distributed,
guaranteed-delivery routing algorithm for faulty network-onchips,” in NOCS, 2015.

[15] M. Kinsy et al., “Application-aware deadlock-free oblivious
routing,” in ISCA, 2009.

[16] C. Bienia et al., “The PARSEC benchmark suite: Characterization and architectural implications,” in PACT, 2008.

[17] S. Che et al., “Rodinia: A benchmark suite for heterogeneous
computing,” in SWC, 2009.

[18] K. V. Anjan and T. M. Pinkston, “An efficient, fully adaptive
deadlock recovery scheme: DISHA,” in ISCA, 1995.

[19] Y. Ho Song and T. M. Pinkston, “A progressive approach to
handling message-dependent deadlock in parallel computer
systems,” IEEE TPDS, vol. 14, no. 3, Mar. 2003.

[20] A. Lankes et al., “Comparison of deadlock recovery and
avoidance mechanisms to approach message dependent deadlocks in on-chip networks,” in NOCS, 2010.

[21] L. M. Ni and P. K. McKinley, “A survey of wormhole routing
techniques in direct networks,” IEEE Computer, Feb. 1993.

[22] C. J. Glass and L. M. Ni, “The tum model for adaptive
routing,” J. ACM, vol. 41, no. 5, Sep. 1994.

[23] A. Mejia et al., “Segment-based routing: An efficient faulttolerant routing algorithm for meshes and tori,’ in IPDPS,
2006.

[24] M. D. Schroeder ef al., “Autonet: A high-speed, selfconfiguring local area network using point-to-point links,” JSAC, vol. 9, no. 8, 1991.

[25] V. Puente et al., “The adaptive bubble router,” J. Parallel
Distrib. Comput., vol. 61, no. 9, Sep. 2001.

[26] M. Balboni, J. Flich, and D. Bertozzi, “Synergistic use of
multiple on-chip networks for ultra-low latency and scalable
distributed routing reconfiguration,” in DATE ’15, 2015.

[27] E. Wachter et al., “Topology-agnostic fault-tolerant noc routing method,” in DATE, 2013.

[28] C. Fallin et al, “Minbd: Minimally-buffered deflection routing for energy-efficient interconnect,’ in NoCS, 2012.

[29] R. Das et al., “Catnap: Energy proportional multiple networkon-chip,” in JSCA, 2013.

[30] Y. H. Song and T. M. Pinkston, “A new mechanism for
congestion and deadlock resolution,” in ICPP, 2002.

[31] J. Duato, “A necessary and sufficient condition for deadlockfree adaptive routing in wormhole networks,” IEEE Trans.
Parallel Distrib. Syst., vol. 6, no. 10, Oct. 1995.

[32] C. Sun et al., “Dsent - a tool connecting emerging photonics
with electronics for opto-electronic networks-on-chip modeling,” in NOCS, 2012.

[33] S. Park et al., “Approaching the theoretical limits of a mesh
noc with a 16-node chip prototype in 45nm SOI,” in DAC,
2012.

[34] N. Binkert et al., “The gem5 simulator,’ SIGARCH Comput.
Archit. News, vol. 39, no. 2, Aug. 2011.

[35] N. Agarwal et al., “GARNET: A detailed on-chip network
model inside a full-system simulator,” in ISPASS, 2009.

[36] A. Ahmed et al., “AMD Opteron shared memory MP systems,” in 14th Hot Chips Symposium, August 2002.