{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528195442177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528195442192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 13:44:01 2018 " "Processing started: Tue Jun 05 13:44:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528195442192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195442192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall " "Command: quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195442192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528195443175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528195443175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TCounter-TCounter_arch " "Found design unit 1: TCounter-TCounter_arch" {  } { { "TCounter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/TCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452761 ""} { "Info" "ISGN_ENTITY_NAME" "1 TCounter " "Found entity 1: TCounter" {  } { { "TCounter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/TCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdintf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kbdintf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBDINTF " "Found entity 1: KBDINTF" {  } { { "KBDINTF.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_our.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_our.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_our-SYN " "Found design unit 1: lpm_our-SYN" {  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452776 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_our " "Found entity 1: lpm_our" {  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_lock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NUM_LOCK-behavior " "Found design unit 1: NUM_LOCK-behavior" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452792 ""} { "Info" "ISGN_ENTITY_NAME" "1 NUM_LOCK " "Found entity 1: NUM_LOCK" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_bitrec_partial.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debug_bitrec_partial.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debug_Bitrec_partial " "Found entity 1: Debug_Bitrec_partial" {  } { { "Debug_Bitrec_partial.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider-Clk_Divider_architecture " "Found design unit 1: Clk_Divider-Clk_Divider_architecture" {  } { { "Clk_Divider.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452808 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider " "Found entity 1: Clk_Divider" {  } { { "Clk_Divider.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byterec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file byterec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byterec-arc_byterec " "Found design unit 1: byterec-arc_byterec" {  } { { "byterec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452808 ""} { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Found entity 1: byterec" {  } { { "byterec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf-arc_lpf " "Found design unit 1: lpf-arc_lpf" {  } { { "lpf.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452808 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Found entity 1: lpf" {  } { { "lpf.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitrec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitrec-arc_bitrec " "Found design unit 1: bitrec-arc_bitrec" {  } { { "bitrec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452823 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Found entity 1: bitrec" {  } { { "bitrec.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behav " "Found design unit 1: VGA_Controller-behav" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452823 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file objects_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 objects_mux-behav " "Found design unit 1: objects_mux-behav" {  } { { "objects_mux.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452839 ""} { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Found entity 1: objects_mux" {  } { { "objects_mux.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back_ground_draw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file back_ground_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 back_ground_draw-behav " "Found design unit 1: back_ground_draw-behav" {  } { { "back_ground_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452839 ""} { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Found entity 1: back_ground_draw" {  } { { "back_ground_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexss-arc_hexss " "Found design unit 1: hexss-arc_hexss" {  } { { "hexss.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452854 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Found entity 1: hexss" {  } { { "hexss.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hp_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hp_down_counter-hp_down_counter_arch " "Found design unit 1: hp_down_counter-hp_down_counter_arch" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452854 ""} { "Info" "ISGN_ENTITY_NAME" "1 hp_down_counter " "Found entity 1: hp_down_counter" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_up_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_up_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_up_counter-score_up_counter_arch " "Found design unit 1: score_up_counter-score_up_counter_arch" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452870 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_up_counter " "Found entity 1: score_up_counter" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hp_score_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hp_score_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HP_Score_Module " "Found entity 1: HP_Score_Module" {  } { { "HP_Score_Module.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/HP_Score_Module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_move.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_move-arc_ball_move " "Found design unit 1: ball_move-arc_ball_move" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452901 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_move " "Found entity 1: ball_move" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_object.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_object.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_object-behav " "Found design unit 1: ball_object-behav" {  } { { "ball_object.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452901 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_object " "Found entity 1: ball_object" {  } { { "ball_object.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pin_ball_gameplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pin_ball_gameplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIN_BALL_GAMEPLAY " "Found entity 1: PIN_BALL_GAMEPLAY" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "objects_draw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file objects_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 objects_draw-behav " "Found design unit 1: objects_draw-behav" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452932 ""} { "Info" "ISGN_ENTITY_NAME" "1 objects_draw " "Found entity 1: objects_draw" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bounce-behav " "Found design unit 1: bounce-behav" {  } { { "bounce.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bounce.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452932 ""} { "Info" "ISGN_ENTITY_NAME" "1 bounce " "Found entity 1: bounce" {  } { { "bounce.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195452932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195452932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIN_BALL_GAMEPLAY " "Elaborating entity \"PIN_BALL_GAMEPLAY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528195453900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:inst21 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:inst21\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst21" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 176 1744 1968 416 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195453963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux objects_mux:inst4 " "Elaborating entity \"objects_mux\" for hierarchy \"objects_mux:inst4\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst4" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 288 1400 1680 464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195454041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_object ball_object:inst3 " "Elaborating entity \"ball_object\" for hierarchy \"ball_object:inst3\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst3" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 208 1056 1312 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195454134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_move ball_move:inst5 " "Elaborating entity \"ball_move\" for hierarchy \"ball_move:inst5\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst5" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 272 624 896 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195454244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bounce bounce:inst6 " "Elaborating entity \"bounce\" for hierarchy \"bounce:inst6\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst6" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 544 528 800 752 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195454353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_draw objects_draw:inst10 " "Elaborating entity \"objects_draw\" for hierarchy \"objects_draw:inst10\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst10" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 608 992 1240 720 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195454415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_middle_slope_end_x objects_draw.vhd(516) " "Verilog HDL or VHDL warning at objects_draw.vhd(516): object \"right_middle_slope_end_x\" assigned a value but never read" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 516 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528195454446 "|PIN_BALL_GAMEPLAY|objects_draw:inst10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_middle_slope_end_y objects_draw.vhd(517) " "Verilog HDL or VHDL warning at objects_draw.vhd(517): object \"right_middle_slope_end_y\" assigned a value but never read" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 517 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528195454446 "|PIN_BALL_GAMEPLAY|objects_draw:inst10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "right_middle_slope_drawing_X objects_draw.vhd(518) " "VHDL Signal Declaration warning at objects_draw.vhd(518): used explicit default value for signal \"right_middle_slope_drawing_X\" because signal was never assigned a value" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 518 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528195454446 "|PIN_BALL_GAMEPLAY|objects_draw:inst10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "right_middle_slope_drawing_Y objects_draw.vhd(519) " "VHDL Signal Declaration warning at objects_draw.vhd(519): used explicit default value for signal \"right_middle_slope_drawing_Y\" because signal was never assigned a value" {  } { { "objects_draw.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_draw.vhd" 519 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528195454446 "|PIN_BALL_GAMEPLAY|objects_draw:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw back_ground_draw:inst2 " "Elaborating entity \"back_ground_draw\" for hierarchy \"back_ground_draw:inst2\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst2" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 392 1032 1256 520 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195454602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hp_down_counter hp_down_counter:inst8 " "Elaborating entity \"hp_down_counter\" for hierarchy \"hp_down_counter:inst8\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst8" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1088 1752 2032 1232 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195454680 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_lives_sig hp_down_counter.vhd(23) " "VHDL Process Statement warning at hp_down_counter.vhd(23): signal \"current_lives_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528195454680 "|PIN_BALL_GAMEPLAY|hp_down_counter:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives_num_start hp_down_counter.vhd(25) " "VHDL Process Statement warning at hp_down_counter.vhd(25): signal \"lives_num_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528195454680 "|PIN_BALL_GAMEPLAY|hp_down_counter:inst8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_lives_sig hp_down_counter.vhd(37) " "VHDL Process Statement warning at hp_down_counter.vhd(37): signal \"current_lives_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528195454680 "|PIN_BALL_GAMEPLAY|hp_down_counter:inst8"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "game_over hp_down_counter.vhd(21) " "VHDL Process Statement warning at hp_down_counter.vhd(21): inferring latch(es) for signal or variable \"game_over\", which holds its previous value in one or more paths through the process" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528195454680 "|PIN_BALL_GAMEPLAY|hp_down_counter:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "game_over hp_down_counter.vhd(21) " "Inferred latch for \"game_over\" at hp_down_counter.vhd(21)" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195454696 "|PIN_BALL_GAMEPLAY|hp_down_counter:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TCounter TCounter:inst22 " "Elaborating entity \"TCounter\" for hierarchy \"TCounter:inst22\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst22" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 152 160 336 264 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195454774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1120 1352 1464 1168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195454914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1120 1352 1464 1168 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195454977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst " "Instantiated megafunction \"LPM_CONSTANT:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 1001 " "Parameter \"LPM_CVALUE\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195454977 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195454977 ""}  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1120 1352 1464 1168 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528195454977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss hexss:inst13 " "Elaborating entity \"hexss\" for hierarchy \"hexss:inst13\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst13" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1576 2264 2392 1672 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195454992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_up_counter score_up_counter:inst18 " "Elaborating entity \"score_up_counter\" for hierarchy \"score_up_counter:inst18\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst18" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1264 1744 1968 1408 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455133 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_keeper_3 score_up_counter.vhd(34) " "VHDL Process Statement warning at score_up_counter.vhd(34): signal \"score_keeper_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528195455133 "|PIN_BALL_GAMEPLAY|score_up_counter:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_keeper_2 score_up_counter.vhd(35) " "VHDL Process Statement warning at score_up_counter.vhd(35): signal \"score_keeper_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528195455133 "|PIN_BALL_GAMEPLAY|score_up_counter:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_keeper_1 score_up_counter.vhd(36) " "VHDL Process Statement warning at score_up_counter.vhd(36): signal \"score_keeper_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528195455133 "|PIN_BALL_GAMEPLAY|score_up_counter:inst18"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_keeper_0 score_up_counter.vhd(37) " "VHDL Process Statement warning at score_up_counter.vhd(37): signal \"score_keeper_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "score_up_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528195455133 "|PIN_BALL_GAMEPLAY|score_up_counter:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst20 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst20\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst20" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1304 1368 1480 1352 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst20 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst20\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1304 1368 1480 1352 "inst20" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst20 " "Instantiated megafunction \"LPM_CONSTANT:inst20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0011 " "Parameter \"LPM_CVALUE\" = \"0011\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195455304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195455304 ""}  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 1304 1368 1480 1352 "inst20" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528195455304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBDINTF KBDINTF:inst9 " "Elaborating entity \"KBDINTF\" for hierarchy \"KBDINTF:inst9\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "inst9" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 296 312 472 424 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUM_LOCK KBDINTF:inst9\|NUM_LOCK:CCC " "Elaborating entity \"NUM_LOCK\" for hierarchy \"KBDINTF:inst9\|NUM_LOCK:CCC\"" {  } { { "KBDINTF.bdf" "CCC" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { { 336 800 952 480 "CCC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455382 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_led NUM_LOCK.vhd(49) " "VHDL Process Statement warning at NUM_LOCK.vhd(49): signal \"out_led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NUM_LOCK.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528195455382 "|PIN_BALL_GAMEPLAY|KBDINTF:inst9|NUM_LOCK:CCC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debug_Bitrec_partial KBDINTF:inst9\|Debug_Bitrec_partial:DBP " "Elaborating entity \"Debug_Bitrec_partial\" for hierarchy \"KBDINTF:inst9\|Debug_Bitrec_partial:DBP\"" {  } { { "KBDINTF.bdf" "DBP" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { { 336 376 544 464 "DBP" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec KBDINTF:inst9\|Debug_Bitrec_partial:DBP\|byterec:byterec " "Elaborating entity \"byterec\" for hierarchy \"KBDINTF:inst9\|Debug_Bitrec_partial:DBP\|byterec:byterec\"" {  } { { "Debug_Bitrec_partial.bdf" "byterec" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { { 80 880 1048 192 "byterec" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec KBDINTF:inst9\|Debug_Bitrec_partial:DBP\|bitrec:inst " "Elaborating entity \"bitrec\" for hierarchy \"KBDINTF:inst9\|Debug_Bitrec_partial:DBP\|bitrec:inst\"" {  } { { "Debug_Bitrec_partial.bdf" "inst" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { { 112 608 776 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf KBDINTF:inst9\|Debug_Bitrec_partial:DBP\|lpf:cleaner " "Elaborating entity \"lpf\" for hierarchy \"KBDINTF:inst9\|Debug_Bitrec_partial:DBP\|lpf:cleaner\"" {  } { { "Debug_Bitrec_partial.bdf" "cleaner" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf" { { 176 240 336 272 "cleaner" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_our KBDINTF:inst9\|lpm_our:inst3 " "Elaborating entity \"lpm_our\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\"" {  } { { "KBDINTF.bdf" "inst3" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf" { { 584 384 496 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\"" {  } { { "lpm_our.vhd" "LPM_CONSTANT_component" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\"" {  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component " "Instantiated megafunction \"KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 41 " "Parameter \"lpm_cvalue\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195455913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=5 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195455913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195455913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195455913 ""}  } { { "lpm_our.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528195455913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_458.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_458.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_458 " "Found entity 1: lpm_constant_458" {  } { { "db/lpm_constant_458.tdf" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195455975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195455975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_458 KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag " "Elaborating entity \"lpm_constant_458\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195455975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_458.tdf" "mgl_prim1" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195456196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_458.tdf" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf" 31 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195456243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00101001 " "Parameter \"CVALUE\" = \"00101001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195456243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195456243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195456243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 889192448 " "Parameter \"NODE_NAME\" = \"889192448\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195456243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195456243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195456243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195456243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1528195456243 ""}  } { { "db/lpm_constant_458.tdf" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf" 31 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1528195456243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195456415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195456836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"KBDINTF:inst9\|lpm_our:inst3\|LPM_CONSTANT:LPM_CONSTANT_component\|lpm_constant_458:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195457179 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1528195457962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.06.05.13:44:21 Progress: Loading sldcc85be97/alt_sld_fab_wrapper_hw.tcl " "2018.06.05.13:44:21 Progress: Loading sldcc85be97/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195461866 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195464070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195464242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195465570 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195465710 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195465835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195465975 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195465991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195465991 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1528195466802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc85be97/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcc85be97/alt_sld_fab.v" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195467099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195467099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195467192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195467192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195467208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195467208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195467266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195467266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195467391 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195467391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195467391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528195467469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195467469 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hp_down_counter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1528195473012 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1528195473012 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 312 2022 2198 328 "VGA_SYNC_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 264 2032 2208 280 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 264 2032 2208 280 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 264 2032 2208 280 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 264 2032 2208 280 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 264 2032 2208 280 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 264 2032 2208 280 "VGA_B\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 248 2032 2208 264 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 248 2032 2208 264 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 248 2032 2208 264 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 248 2032 2208 264 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 248 2032 2208 264 "VGA_G\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 232 2024 2200 248 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 232 2024 2200 248 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 232 2024 2200 248 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 232 2024 2200 248 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 232 2024 2200 248 "VGA_R\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1528195474146 "|PIN_BALL_GAMEPLAY|VGA_R[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1528195474146 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195474288 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|V_Cont\[31\] Low " "Register VGA_Controller:inst21\|V_Cont\[31\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 152 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|H_Cont\[31\] Low " "Register VGA_Controller:inst21\|H_Cont\[31\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 127 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|H_Cont\[0\] Low " "Register VGA_Controller:inst21\|H_Cont\[0\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 127 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TCounter:inst22\|counter\[31\] Low " "Register TCounter:inst22\|counter\[31\] will power up to Low" {  } { { "TCounter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/TCounter.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|oCoord_Y\[31\] Low " "Register VGA_Controller:inst21\|oCoord_Y\[31\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|oCoord_X\[31\] Low " "Register VGA_Controller:inst21\|oCoord_X\[31\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|oCoord_X\[0\] Low " "Register VGA_Controller:inst21\|oCoord_X\[0\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|oCoord_Y\[0\] Low " "Register VGA_Controller:inst21\|oCoord_Y\[0\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 84 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Controller:inst21\|V_Cont\[0\] Low " "Register VGA_Controller:inst21\|V_Cont\[0\] will power up to Low" {  } { { "VGA_Controller.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd" 152 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst5\|sigCurrLocationX\[8\] High " "Register ball_move:inst5\|sigCurrLocationX\[8\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst5\|sigCurrLocationX\[7\] High " "Register ball_move:inst5\|sigCurrLocationX\[7\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst5\|sigCurrLocationX\[6\] High " "Register ball_move:inst5\|sigCurrLocationX\[6\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst5\|sigCurrLocationX\[5\] High " "Register ball_move:inst5\|sigCurrLocationX\[5\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst5\|sigCurrLocationX\[4\] High " "Register ball_move:inst5\|sigCurrLocationX\[4\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst5\|sigCurrLocationX\[2\] High " "Register ball_move:inst5\|sigCurrLocationX\[2\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst5\|sigCurrLocationY\[8\] High " "Register ball_move:inst5\|sigCurrLocationY\[8\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst5\|sigCurrLocationY\[6\] High " "Register ball_move:inst5\|sigCurrLocationY\[6\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst5\|sigCurrLocationY\[4\] High " "Register ball_move:inst5\|sigCurrLocationY\[4\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst5\|sigCurrLocationY\[3\] High " "Register ball_move:inst5\|sigCurrLocationY\[3\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst5\|sigCurrLocationY\[2\] High " "Register ball_move:inst5\|sigCurrLocationY\[2\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ball_move:inst5\|sigCurrLocationY\[1\] High " "Register ball_move:inst5\|sigCurrLocationY\[1\] will power up to High" {  } { { "ball_move.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd" 66 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "TCounter:inst22\|counter\[0\] Low " "Register TCounter:inst22\|counter\[0\] will power up to Low" {  } { { "TCounter.vhd" "" { Text "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/TCounter.vhd" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1528195474522 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1528195474522 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528195476323 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528195477824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528195477824 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flip_data\[2\] " "No output dependent on input pin \"flip_data\[2\]\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 728 48 216 744 "flip_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195478511 "|PIN_BALL_GAMEPLAY|flip_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flip_data\[1\] " "No output dependent on input pin \"flip_data\[1\]\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 728 48 216 744 "flip_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195478511 "|PIN_BALL_GAMEPLAY|flip_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "flip_data\[0\] " "No output dependent on input pin \"flip_data\[0\]\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 728 48 216 744 "flip_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195478511 "|PIN_BALL_GAMEPLAY|flip_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "kbd_data " "No output dependent on input pin \"kbd_data\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 368 88 256 384 "kbd_data" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195478511 "|PIN_BALL_GAMEPLAY|kbd_data"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "kbd_clk " "No output dependent on input pin \"kbd_clk\"" {  } { { "PIN_BALL_GAMEPLAY.bdf" "" { Schematic "Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf" { { 336 40 208 352 "kbd_clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1528195478511 "|PIN_BALL_GAMEPLAY|kbd_clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1528195478511 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1739 " "Implemented 1739 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528195478527 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528195478527 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1656 " "Implemented 1656 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528195478527 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528195478527 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528195478667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 13:44:38 2018 " "Processing ended: Tue Jun 05 13:44:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528195478667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528195478667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528195478667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528195478667 ""}
