Running: C:\s\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/ASUS/Desktop/vhdl/mona/tb_MIPS_VHDL_isim_beh.exe -prj C:/Users/ASUS/Desktop/vhdl/mona/tb_MIPS_VHDL_beh.prj work.tb_MIPS_VHDL 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ASUS/Desktop/vhdl/mona/../new code mips/CO Assignment ENT308 Sources 2019-20/sources_1/imports/RF.vhd" into library work
Parsing VHDL file "C:/Users/ASUS/Desktop/vhdl/mona/../new code mips/CO Assignment ENT308 Sources 2019-20/sources_1/imports/IM_vhdl.vhd" into library work
Parsing VHDL file "C:/Users/ASUS/Desktop/vhdl/mona/../new code mips/CO Assignment ENT308 Sources 2019-20/sources_1/imports/dm_vhdl.vhd" into library work
Parsing VHDL file "C:/Users/ASUS/Desktop/vhdl/mona/../new code mips/CO Assignment ENT308 Sources 2019-20/sources_1/imports/cntl_MIPS.vhd" into library work
Parsing VHDL file "C:/Users/ASUS/Desktop/vhdl/mona/../new code mips/CO Assignment ENT308 Sources 2019-20/sources_1/imports/alu_cntl.vhd" into library work
Parsing VHDL file "C:/Users/ASUS/Desktop/vhdl/mona/../new code mips/CO Assignment ENT308 Sources 2019-20/sources_1/imports/alu.vhd" into library work
Parsing VHDL file "C:/Users/ASUS/Desktop/vhdl/mona/../new code mips/CO Assignment ENT308 Sources 2019-20/sources_1/imports/MIPS.vhd" into library work
Parsing VHDL file "C:/Users/ASUS/Desktop/vhdl/mona/../new code mips/CO Assignment ENT308 Sources 2019-20/sim_1/imports/mips16_fpga4student/mips_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package numeric_std
Compiling architecture behavioral of entity Instruction_Memory_VHDL [instruction_memory_vhdl_default]
Compiling architecture behavioral of entity control_unit_VHDL [control_unit_vhdl_default]
Compiling architecture behavioral of entity register_file_VHDL [register_file_vhdl_default]
Compiling architecture behavioral of entity ALU_Control_VHDL [alu_control_vhdl_default]
Compiling architecture behavioral of entity ALU_VHDL [alu_vhdl_default]
Compiling architecture behavioral of entity Data_Memory_VHDL [data_memory_vhdl_default]
Compiling architecture behavioral of entity MIPS_VHDL [mips_vhdl_default]
Compiling architecture behavior of entity tb_mips_vhdl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable C:/Users/ASUS/Desktop/vhdl/mona/tb_MIPS_VHDL_isim_beh.exe
Fuse Memory Usage: 37376 KB
Fuse CPU Usage: 593 ms
