[INF:CM0023] Creating log file ../../../../build/tests/YosysBigSimLm32/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:CM0024] Executing with 1 threads.

Running: cd ../../../../build/tests/YosysBigSimLm32/slpp_unit/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch pp_batch.txt
Surelog preproc status: 0
Running: cd ../../../../build/tests/YosysBigSimLm32/slpp_unit/;${SURELOG_DIR}/build/bin/surelog -nostdout -batch parser_batch.txt
Surelog parsing status: 0
[WRN:PA0205] rtl/lm32_include.v:363: No timescale set for "lm32_top".

[WRN:PA0205] rtl/lm32_include.v:371: No timescale set for "lm32_mc_arithmetic".

[WRN:PA0205] rtl/lm32_include.v:387: No timescale set for "lm32_dcache".

[WRN:PA0205] rtl/lm32_include.v:363: No timescale set for "lm32_multiplier".

[WRN:PA0205] rtl/lm32_include.v:344: No timescale set for "lm32_dp_ram".

[WRN:PA0205] rtl/lm32_include.v:363: No timescale set for "lm32_shifter".

[WRN:PA0205] rtl/lm32_include.v:362: No timescale set for "lm32_itlb".

[WRN:PA0205] rtl/lm32_include.v:363: No timescale set for "lm32_adder".

[WRN:PA0205] rtl/lm32_include.v:384: No timescale set for "lm32_instruction_unit".

[WRN:PA0205] rtl/lm32_include.v:376: No timescale set for "lm32_debug".

[WRN:PA0205] rtl/lm32_include.v:363: No timescale set for "lm32_interrupt".

[WRN:PA0205] rtl/lm32_include.v:376: No timescale set for "lm32_load_store_unit".

[WRN:PA0205] rtl/lm32_include.v:362: No timescale set for "lm32_addsub".

[WRN:PA0205] rtl/lm32_include.v:420: No timescale set for "lm32_decoder".

[WRN:PA0205] rtl/lm32_include.v:406: No timescale set for "lm32_cpu".

[WRN:PA0205] rtl/lm32_include.v:393: No timescale set for "lm32_icache".

[WRN:PA0205] rtl/lm32_include.v:363: No timescale set for "lm32_logic_op".

[WRN:PA0205] rtl/lm32_include.v:360: No timescale set for "lm32_dtlb".

[WRN:PA0205] rtl/lm32_include.v:368: No timescale set for "lm32_ram".

[WRN:PA0205] rtl/lm32_include.v:341: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] rtl/lm32_include.v:363: Compile module "work@lm32_adder".

[INF:CP0303] rtl/lm32_include.v:362: Compile module "work@lm32_addsub".

[INF:CP0303] rtl/lm32_include.v:406: Compile module "work@lm32_cpu".

[INF:CP0303] rtl/lm32_include.v:387: Compile module "work@lm32_dcache".

[INF:CP0303] rtl/lm32_include.v:376: Compile module "work@lm32_debug".

[INF:CP0303] rtl/lm32_include.v:420: Compile module "work@lm32_decoder".

[INF:CP0303] rtl/lm32_include.v:344: Compile module "work@lm32_dp_ram".

[INF:CP0303] rtl/lm32_include.v:360: Compile module "work@lm32_dtlb".

[INF:CP0303] rtl/lm32_include.v:393: Compile module "work@lm32_icache".

[INF:CP0303] rtl/lm32_include.v:384: Compile module "work@lm32_instruction_unit".

[INF:CP0303] rtl/lm32_include.v:363: Compile module "work@lm32_interrupt".

[INF:CP0303] rtl/lm32_include.v:362: Compile module "work@lm32_itlb".

[INF:CP0303] rtl/lm32_include.v:376: Compile module "work@lm32_load_store_unit".

[INF:CP0303] rtl/lm32_include.v:363: Compile module "work@lm32_logic_op".

[INF:CP0303] rtl/lm32_include.v:371: Compile module "work@lm32_mc_arithmetic".

[INF:CP0303] rtl/lm32_include.v:363: Compile module "work@lm32_multiplier".

[INF:CP0303] rtl/lm32_include.v:368: Compile module "work@lm32_ram".

[INF:CP0303] rtl/lm32_include.v:363: Compile module "work@lm32_shifter".

[INF:CP0303] rtl/lm32_include.v:363: Compile module "work@lm32_top".

[INF:CP0303] rtl/lm32_include.v:341: Compile module "work@testbench".

[INF:EL0526] Design Elaboration...

[INF:CP0335] rtl/lm32_include.v:537: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.memories[0]".

[INF:CP0335] rtl/lm32_include.v:595: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.match[0]".

[INF:CP0335] rtl/lm32_include.v:608: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.inst_1".

[INF:CP0335] rtl/lm32_include.v:620: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.genblk1".

[INF:CP0335] rtl/lm32_include.v:636: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.genblk2".

[INF:CP0335] rtl/lm32_include.v:647: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.we_1".

[INF:CP0335] rtl/lm32_include.v:790: Compile generate block "work@testbench.lm32.cpu.instruction_unit.icache.genblk3".

[INF:CP0335] rtl/lm32_include.v:526: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0]".

[INF:CP0335] rtl/lm32_include.v:529: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0].data_memories".

[INF:CP0335] rtl/lm32_include.v:555: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0].data_memories.byte_memories[0]".

[INF:CP0335] rtl/lm32_include.v:555: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0].data_memories.byte_memories[1]".

[INF:CP0335] rtl/lm32_include.v:555: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0].data_memories.byte_memories[2]".

[INF:CP0335] rtl/lm32_include.v:555: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.memories[0].data_memories.byte_memories[3]".

[INF:CP0335] rtl/lm32_include.v:613: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.match[0]".

[INF:CP0335] rtl/lm32_include.v:621: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.data_1".

[INF:CP0335] rtl/lm32_include.v:632: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk1".

[INF:CP0335] rtl/lm32_include.v:663: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk2".

[INF:CP0335] rtl/lm32_include.v:681: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk3".

[INF:CP0335] rtl/lm32_include.v:696: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.we_1".

[INF:CP0335] rtl/lm32_include.v:813: Compile generate block "work@testbench.lm32.cpu.load_store_unit.dcache.genblk4".

[INF:CP0335] rtl/lm32_include.v:485: Compile generate block "work@testbench.lm32.cpu.interrupt_unit.genblk1".

[INF:CP0335] rtl/lm32_include.v:536: Compile generate block "work@testbench.lm32.cpu.interrupt_unit.genblk2".

[INF:CP0335] rtl/lm32_include.v:499: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[0]".

[INF:CP0335] rtl/lm32_include.v:499: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[1]".

[INF:CP0335] rtl/lm32_include.v:499: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[2]".

[INF:CP0335] rtl/lm32_include.v:499: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_comb[3]".

[INF:CP0335] rtl/lm32_include.v:506: Compile generate block "work@testbench.lm32.cpu.hw_debug.genblk1".

[INF:CP0335] rtl/lm32_include.v:520: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[0]".

[INF:CP0335] rtl/lm32_include.v:520: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[1]".

[INF:CP0335] rtl/lm32_include.v:520: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[2]".

[INF:CP0335] rtl/lm32_include.v:520: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_comb[3]".

[INF:CP0335] rtl/lm32_include.v:526: Compile generate block "work@testbench.lm32.cpu.hw_debug.genblk2".

[INF:CP0335] rtl/lm32_include.v:549: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[0]".

[INF:CP0335] rtl/lm32_include.v:549: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[1]".

[INF:CP0335] rtl/lm32_include.v:549: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[2]".

[INF:CP0335] rtl/lm32_include.v:549: Compile generate block "work@testbench.lm32.cpu.hw_debug.bp_seq[3]".

[INF:CP0335] rtl/lm32_include.v:572: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[0]".

[INF:CP0335] rtl/lm32_include.v:572: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[1]".

[INF:CP0335] rtl/lm32_include.v:572: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[2]".

[INF:CP0335] rtl/lm32_include.v:572: Compile generate block "work@testbench.lm32.cpu.hw_debug.wp_seq[3]".

[NTE:EL0503] rtl/lm32_include.v:344: Top level module "work@lm32_dp_ram".

[NTE:EL0503] rtl/lm32_include.v:341: Top level module "work@testbench".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 9.

[NTE:EL0510] Nb instances: 31.

[NTE:EL0511] Nb leaf instances: 14.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../../../build/tests/YosysBigSimLm32/slpp_unit//surelog.uhdm...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 20
[   NOTE] : 7

