{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555140106002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555140106011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 13 15:21:44 2019 " "Processing started: Sat Apr 13 15:21:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555140106011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140106011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decode_3_8 -c decode_3_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off decode_3_8 -c decode_3_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140106012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555140106545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555140106545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decode_3_8_tb.v(2) " "Verilog HDL Declaration information at decode_3_8_tb.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decode_3_8_tb.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8_tb.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1555140123391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_3_8_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_3_8_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3_8_tb " "Found entity 1: decode_3_8_tb" {  } { { "decode_3_8_tb.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555140123393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140123393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3_8 " "Found entity 1: decode_3_8" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555140123396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140123396 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "decode_3_8_tb.v(8) " "Verilog HDL Instantiation warning at decode_3_8_tb.v(8): instance has no name" {  } { { "decode_3_8_tb.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8_tb.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1555140123397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decode_3_8 " "Elaborating entity \"decode_3_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555140123441 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "i decode_3_8.v(5) " "Verilog HDL warning at decode_3_8.v(5): object i used but never assigned" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 5 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1555140123442 "|decode_3_8_tb|decode_3_8:comb_6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y decode_3_8.v(7) " "Verilog HDL Always Construct warning at decode_3_8.v(7): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1555140123442 "|decode_3_8_tb|decode_3_8:comb_6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i 0 decode_3_8.v(5) " "Net \"i\" at decode_3_8.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555140123443 "|decode_3_8_tb|decode_3_8:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] decode_3_8.v(7) " "Inferred latch for \"y\[0\]\" at decode_3_8.v(7)" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140123443 "|decode_3_8_tb|decode_3_8:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] decode_3_8.v(7) " "Inferred latch for \"y\[1\]\" at decode_3_8.v(7)" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140123443 "|decode_3_8_tb|decode_3_8:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] decode_3_8.v(7) " "Inferred latch for \"y\[2\]\" at decode_3_8.v(7)" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140123443 "|decode_3_8_tb|decode_3_8:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] decode_3_8.v(7) " "Inferred latch for \"y\[3\]\" at decode_3_8.v(7)" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140123443 "|decode_3_8_tb|decode_3_8:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] decode_3_8.v(7) " "Inferred latch for \"y\[4\]\" at decode_3_8.v(7)" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140123443 "|decode_3_8_tb|decode_3_8:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] decode_3_8.v(7) " "Inferred latch for \"y\[5\]\" at decode_3_8.v(7)" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140123443 "|decode_3_8_tb|decode_3_8:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] decode_3_8.v(7) " "Inferred latch for \"y\[6\]\" at decode_3_8.v(7)" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140123443 "|decode_3_8_tb|decode_3_8:comb_6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] decode_3_8.v(7) " "Inferred latch for \"y\[7\]\" at decode_3_8.v(7)" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140123443 "|decode_3_8_tb|decode_3_8:comb_6"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "y\[0\]\$latch " "LATCH primitive \"y\[0\]\$latch\" is permanently enabled" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1555140124033 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y\[1\] GND " "Pin \"y\[1\]\" is stuck at GND" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555140124348 "|decode_3_8|y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[2\] GND " "Pin \"y\[2\]\" is stuck at GND" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555140124348 "|decode_3_8|y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[3\] GND " "Pin \"y\[3\]\" is stuck at GND" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555140124348 "|decode_3_8|y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[4\] GND " "Pin \"y\[4\]\" is stuck at GND" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555140124348 "|decode_3_8|y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[5\] GND " "Pin \"y\[5\]\" is stuck at GND" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555140124348 "|decode_3_8|y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[6\] GND " "Pin \"y\[6\]\" is stuck at GND" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555140124348 "|decode_3_8|y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[7\] GND " "Pin \"y\[7\]\" is stuck at GND" {  } { { "decode_3_8.v" "" { Text "D:/EDAdemo/decode_3_8/decode_3_8.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555140124348 "|decode_3_8|y[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555140124348 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555140124510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EDAdemo/decode_3_8/output_files/decode_3_8.map.smsg " "Generated suppressed messages file D:/EDAdemo/decode_3_8/output_files/decode_3_8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140125251 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555140125750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555140125750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555140126615 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555140126615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555140126615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555140126615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555140126635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 13 15:22:06 2019 " "Processing ended: Sat Apr 13 15:22:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555140126635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555140126635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555140126635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555140126635 ""}
