[{"Start":"HtmlBlock"},{"Html":"<pre><code class=\"hljs hide-boring\"><span style='color:var(--cyan,#0aa)'>xor ❯</span> <b>cargo build -q</b>\n<span style='color:var(--cyan,#0aa)'>xor ❯</span> <b>cargo test --test test_tb_ntl</b>\n\nrunning 1 test\ntest test_testbench_ntl ... ok\n\ntest result: ok. 1 passed; 0 failed; 0 ignored; 0 measured; 0 filtered out; finished in 0.01s\n\n<b><span style='color:var(--green,#0a0)'>   Compiling</span></b> xor v0.1.0 (/private/tmp/rhdl/xor)\n<b><span style='color:var(--green,#0a0)'>    Finished</span></b> `test` profile [unoptimized + debuginfo] target(s) in 0.49s\n<b><span style='color:var(--green,#0a0)'>     Running</span></b> tests/test_tb_ntl.rs (target/debug/deps/test_tb_ntl-4a359a010d9bffc7)\n<span style='color:var(--cyan,#0aa)'>xor ❯</span> <b>cat xor_tb_ntl.v</b>\nmodule testbench();\n   reg [1:0] i;\n   wire [0:0] o;\n   reg [0:0] rust_out;\n   dut t(.arg_0(i), .out(o));\n   initial begin\n      #0;\n      i = 2'b00;\n      rust_out = 1'b0;\n      #1;\n      if (o !== rust_out) begin\n         $display(\"TESTBENCH FAILED: Expected %b, got %b -- Test 1 at time 100\", rust_out, o);\n         $finish;\n      end\n      #99;\n      i = 2'b10;\n      rust_out = 1'b1;\n      #1;\n      if (o !== rust_out) begin\n         $display(\"TESTBENCH FAILED: Expected %b, got %b -- Test 2 at time 200\", rust_out, o);\n         $finish;\n      end\n      #99;\n      i = 2'b01;\n      rust_out = 1'b1;\n      #1;\n      if (o !== rust_out) begin\n         $display(\"TESTBENCH FAILED: Expected %b, got %b -- Test 3 at time 300\", rust_out, o);\n         $finish;\n      end\n      #99;\n      i = 2'b11;\n      rust_out = 1'b0;\n      #1;\n      if (o !== rust_out) begin\n         $display(\"TESTBENCH FAILED: Expected %b, got %b -- Test 4 at time 400\", rust_out, o);\n         $finish;\n      end\n      #99;\n      i = 2'b00;\n      rust_out = 1'b0;\n      $display(\"TESTBENCH OK\");\n      $finish;\n   end\nendmodule\nmodule dut(input wire [1:0] arg_0, output reg [0:0] out);\n   reg  r4;\n   reg  r5;\n   reg  r7;\n   always @(*) begin\n      r4 = arg_0[0];\n      r5 = arg_0[1];\n      r7 = r4 ^ r5;\n      out = {r7};\n   end\nendmodule\n</code></pre>"},{"End":"HtmlBlock"}]