// Seed: 3544152633
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    input tri0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output wand id_7,
    output tri0 id_8,
    output wor id_9,
    output supply0 id_10,
    output tri0 id_11,
    input tri0 id_12
    , id_22,
    input wand id_13,
    input uwire id_14,
    input supply1 id_15,
    input tri id_16,
    input wire id_17
    , id_23,
    input wire id_18,
    output tri0 id_19,
    input tri1 id_20
);
  assign id_10 = id_16;
  assign id_22 = id_12 + !"";
  wire id_24;
  wire id_25, id_26, id_27;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri id_6,
    input supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input tri0 id_10,
    output wire id_11,
    output supply0 id_12,
    input tri1 id_13,
    output wand id_14,
    output supply1 id_15,
    input tri1 id_16
    , id_23,
    output wor id_17,
    output wor id_18,
    input tri id_19,
    input uwire id_20,
    input tri0 id_21
);
  module_0(
      id_0,
      id_10,
      id_19,
      id_10,
      id_11,
      id_19,
      id_13,
      id_17,
      id_6,
      id_2,
      id_14,
      id_15,
      id_7,
      id_16,
      id_7,
      id_16,
      id_10,
      id_1,
      id_4,
      id_17,
      id_7
  );
endmodule
