% =============================================================================

\encodingsel{
    \note{The load/store byte/halfword instructions encode which bytes
    of the destination / source register they are accessing using the
    {\tt ca}, {\tt cc} and {\tt cd} bits.
    For the load instructions, {\tt cd} specifies the byte, and {\tt cc}
    specifies the halfword. For the store instructions {\tt ca}
    specifies the byte, and {\tt cc} also specifies the halfword.
}
}{ fig:encodings-else }

\encodingspx{
Packed register type instruction encodings. 
}{
fig:encodings-rtype
}

\encodingsmp{
Multi-precision integer instruction encodings. All instructions in
this class are identified first by the {\tt f3} field, then by the {\tt c}
field. The {\tt c} field splits comparison operations from compute operations.
The {\tt mo} and {\tt op} fields then further identify the instructions.
Note that the {\tt rd} field for the comparison instructions is a RISC-V
$\GPR$ register address.
}{
fig:encodings-mp
}

% =============================================================================
