<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p101" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_101{left:753px;bottom:1140px;letter-spacing:-0.14px;word-spacing:3.03px;}
#t2_101{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_101{left:830px;bottom:81px;letter-spacing:-0.13px;}
#t4_101{left:138px;bottom:1083px;}
#t5_101{left:165px;bottom:1083px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t6_101{left:201px;bottom:1084px;letter-spacing:-0.21px;}
#t7_101{left:231px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t8_101{left:289px;bottom:1084px;letter-spacing:-0.25px;}
#t9_101{left:331px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.03px;}
#ta_101{left:451px;bottom:1084px;letter-spacing:-0.18px;}
#tb_101{left:484px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.02px;}
#tc_101{left:165px;bottom:1065px;letter-spacing:0.1px;word-spacing:-0.25px;}
#td_101{left:269px;bottom:1065px;letter-spacing:-0.18px;}
#te_101{left:292px;bottom:1065px;letter-spacing:0.1px;word-spacing:-0.29px;}
#tf_101{left:468px;bottom:1065px;letter-spacing:-0.15px;}
#tg_101{left:511px;bottom:1065px;letter-spacing:0.09px;word-spacing:-0.25px;}
#th_101{left:589px;bottom:1065px;letter-spacing:0.12px;word-spacing:-0.21px;}
#ti_101{left:732px;bottom:1065px;letter-spacing:0.1px;word-spacing:-0.25px;}
#tj_101{left:165px;bottom:1046px;letter-spacing:0.09px;word-spacing:0.02px;}
#tk_101{left:215px;bottom:1047px;letter-spacing:-0.18px;}
#tl_101{left:247px;bottom:1046px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tm_101{left:165px;bottom:1028px;letter-spacing:0.11px;}
#tn_101{left:611px;bottom:1028px;letter-spacing:0.13px;word-spacing:-0.09px;}
#to_101{left:680px;bottom:1028px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tp_101{left:165px;bottom:1010px;letter-spacing:0.11px;word-spacing:-0.52px;}
#tq_101{left:406px;bottom:1010px;letter-spacing:-0.22px;}
#tr_101{left:434px;bottom:1010px;letter-spacing:0.1px;word-spacing:-0.49px;}
#ts_101{left:779px;bottom:1010px;letter-spacing:-0.25px;}
#tt_101{left:817px;bottom:1008px;letter-spacing:0.02px;}
#tu_101{left:841px;bottom:1010px;}
#tv_101{left:165px;bottom:989px;letter-spacing:0.1px;word-spacing:-0.17px;}
#tw_101{left:203px;bottom:990px;letter-spacing:-0.19px;}
#tx_101{left:234px;bottom:989px;letter-spacing:0.09px;word-spacing:-0.06px;}
#ty_101{left:304px;bottom:990px;letter-spacing:-0.14px;}
#tz_101{left:353px;bottom:989px;letter-spacing:0.08px;word-spacing:-0.05px;}
#t10_101{left:499px;bottom:990px;letter-spacing:-0.17px;}
#t11_101{left:530px;bottom:989px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t12_101{left:165px;bottom:971px;letter-spacing:0.1px;word-spacing:0.03px;}
#t13_101{left:165px;bottom:934px;letter-spacing:0.1px;word-spacing:-0.08px;}
#t14_101{left:201px;bottom:935px;letter-spacing:-0.21px;}
#t15_101{left:231px;bottom:934px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t16_101{left:289px;bottom:935px;letter-spacing:-0.25px;}
#t17_101{left:331px;bottom:934px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t18_101{left:442px;bottom:935px;letter-spacing:-0.18px;}
#t19_101{left:474px;bottom:934px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t1a_101{left:654px;bottom:935px;letter-spacing:-0.18px;}
#t1b_101{left:677px;bottom:934px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1c_101{left:165px;bottom:917px;letter-spacing:-0.17px;}
#t1d_101{left:208px;bottom:916px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1e_101{left:616px;bottom:917px;letter-spacing:-0.14px;}
#t1f_101{left:665px;bottom:916px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1g_101{left:137px;bottom:879px;}
#t1h_101{left:137px;bottom:607px;}
#t1i_101{left:165px;bottom:607px;letter-spacing:0.12px;}
#t1j_101{left:193px;bottom:608px;letter-spacing:-0.21px;}
#t1k_101{left:212px;bottom:607px;letter-spacing:0.06px;word-spacing:0.06px;}
#t1l_101{left:245px;bottom:608px;letter-spacing:-0.17px;}
#t1m_101{left:305px;bottom:607px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1n_101{left:381px;bottom:608px;letter-spacing:-0.17px;}
#t1o_101{left:425px;bottom:607px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1p_101{left:165px;bottom:590px;letter-spacing:-0.21px;}
#t1q_101{left:188px;bottom:589px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1r_101{left:138px;bottom:552px;}
#t1s_101{left:165px;bottom:552px;letter-spacing:0.12px;}
#t1t_101{left:193px;bottom:553px;letter-spacing:-0.2px;}
#t1u_101{left:222px;bottom:552px;letter-spacing:0.1px;}
#t1v_101{left:315px;bottom:553px;letter-spacing:-0.25px;}
#t1w_101{left:357px;bottom:552px;letter-spacing:-0.01px;}
#t1x_101{left:137px;bottom:516px;}
#t1y_101{left:165px;bottom:516px;letter-spacing:0.09px;}
#t1z_101{left:137px;bottom:479px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t20_101{left:274px;bottom:480px;letter-spacing:-0.22px;}
#t21_101{left:306px;bottom:479px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t22_101{left:138px;bottom:461px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t23_101{left:546px;bottom:461px;letter-spacing:-0.18px;}
#t24_101{left:569px;bottom:461px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t25_101{left:627px;bottom:461px;letter-spacing:-0.17px;}
#t26_101{left:670px;bottom:461px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t27_101{left:138px;bottom:442px;letter-spacing:0.1px;word-spacing:0.03px;}
#t28_101{left:138px;bottom:406px;letter-spacing:0.11px;word-spacing:-0.21px;}
#t29_101{left:138px;bottom:387px;letter-spacing:0.07px;word-spacing:0.04px;}
#t2a_101{left:138px;bottom:354px;letter-spacing:0.13px;}
#t2b_101{left:165px;bottom:329px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t2c_101{left:264px;bottom:327px;}
#t2d_101{left:292px;bottom:329px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t2e_101{left:165px;bottom:313px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2f_101{left:396px;bottom:310px;}
#t2g_101{left:417px;bottom:313px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2h_101{left:165px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.09px;}
#t2i_101{left:239px;bottom:294px;letter-spacing:-0.04px;}
#t2j_101{left:267px;bottom:296px;letter-spacing:-0.17px;word-spacing:0.02px;}
#t2k_101{left:192px;bottom:279px;letter-spacing:-0.16px;}
#t2l_101{left:300px;bottom:279px;}
#t2m_101{left:321px;bottom:279px;letter-spacing:-0.17px;}
#t2n_101{left:165px;bottom:262px;letter-spacing:-0.18px;}
#t2o_101{left:192px;bottom:245px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t2p_101{left:220px;bottom:229px;letter-spacing:-0.11px;}
#t2q_101{left:253px;bottom:229px;}
#t2r_101{left:275px;bottom:229px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t2s_101{left:220px;bottom:212px;letter-spacing:-0.17px;}
#t2t_101{left:261px;bottom:210px;}
#t2u_101{left:283px;bottom:212px;}
#t2v_101{left:304px;bottom:212px;}
#t2w_101{left:193px;bottom:195px;letter-spacing:-0.18px;}
#t2x_101{left:220px;bottom:178px;letter-spacing:-0.11px;}
#t2y_101{left:253px;bottom:178px;}
#t2z_101{left:275px;bottom:178px;letter-spacing:-0.16px;}
#t30_101{left:468px;bottom:178px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t31_101{left:220px;bottom:161px;letter-spacing:-0.17px;}
#t32_101{left:261px;bottom:159px;}
#t33_101{left:283px;bottom:161px;}
#t34_101{left:304px;bottom:161px;}
#t35_101{left:193px;bottom:145px;letter-spacing:-0.17px;}
#t36_101{left:217px;bottom:846px;letter-spacing:0.07px;word-spacing:0.07px;}
#t37_101{left:212px;bottom:817px;letter-spacing:-0.14px;}
#t38_101{left:190px;bottom:800px;letter-spacing:-0.15px;}
#t39_101{left:317px;bottom:817px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t3a_101{left:331px;bottom:800px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#t3b_101{left:481px;bottom:800px;letter-spacing:-0.17px;word-spacing:0.08px;}
#t3c_101{left:228px;bottom:773px;letter-spacing:-0.16px;}
#t3d_101{left:360px;bottom:773px;letter-spacing:-0.16px;}
#t3e_101{left:439px;bottom:773px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3f_101{left:228px;bottom:748px;letter-spacing:-0.16px;}
#t3g_101{left:359px;bottom:748px;letter-spacing:-0.81px;}
#t3h_101{left:439px;bottom:748px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3i_101{left:227px;bottom:724px;letter-spacing:-0.81px;}
#t3j_101{left:360px;bottom:724px;letter-spacing:-0.09px;}
#t3k_101{left:439px;bottom:724px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t3l_101{left:439px;bottom:707px;letter-spacing:-0.11px;word-spacing:0.07px;}
#t3m_101{left:487px;bottom:707px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t3n_101{left:545px;bottom:707px;letter-spacing:-0.12px;}
#t3o_101{left:227px;bottom:682px;letter-spacing:-0.8px;}
#t3p_101{left:359px;bottom:682px;letter-spacing:-0.82px;}
#t3q_101{left:439px;bottom:682px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t3r_101{left:439px;bottom:666px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t3s_101{left:439px;bottom:649px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t3t_101{left:545px;bottom:649px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t3u_101{left:603px;bottom:649px;letter-spacing:-0.09px;}

.s1_101{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_101{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_101{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_101{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s5_101{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.s6_101{font-size:11px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
.s7_101{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s8_101{font-size:14px;font-family:Courier_pe;color:#000;}
.s9_101{font-size:11px;font-family:Courier_pe;color:#000;}
.sa_101{font-size:14px;font-family:SymbolMT_pg;color:#000;}
.sb_101{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.sc_101{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.sd_101{font-size:14px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts101" type="text/css" >

@font-face {
	font-family: Courier_pe;
	src: url("fonts/Courier_pe.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_pg;
	src: url("fonts/SymbolMT_pg.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg101Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg101" style="-webkit-user-select: none;"><object width="935" height="1210" data="101/101.svg" type="image/svg+xml" id="pdf101" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_101" class="t s1_101">6.2 Exceptions </span>
<span id="t2_101" class="t s2_101">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span><span id="t3_101" class="t s2_101">101 </span>
<span id="t4_101" class="t s3_101">• </span><span id="t5_101" class="t s3_101">If the </span><span id="t6_101" class="t s4_101">EXL </span><span id="t7_101" class="t s3_101">bit in the </span><span id="t8_101" class="t s4_101">Status </span><span id="t9_101" class="t s3_101">register is zero, the </span><span id="ta_101" class="t s4_101">EPC </span><span id="tb_101" class="t s3_101">register is loaded with the PC at which execution will be </span>
<span id="tc_101" class="t s3_101">restarted and the </span><span id="td_101" class="t s4_101">BD </span><span id="te_101" class="t s3_101">bit is set appropriately in the </span><span id="tf_101" class="t s4_101">Cause </span><span id="tg_101" class="t s3_101">register (see </span><span id="th_101" class="t s5_101">Table 9.55 on page 235</span><span id="ti_101" class="t s3_101">). The value loaded </span>
<span id="tj_101" class="t s3_101">into the </span><span id="tk_101" class="t s4_101">EPC </span><span id="tl_101" class="t s3_101">register is dependent on whether the processor implements the MIPS16 ASE, and whether the </span>
<span id="tm_101" class="t s3_101">instruction is in the delay slot of a branch or jump which has delay slots. </span><span id="tn_101" class="t s5_101">Table 6.11 </span><span id="to_101" class="t s3_101">shows the value stored in </span>
<span id="tp_101" class="t s3_101">each of the CP0 PC registers, including </span><span id="tq_101" class="t s4_101">EPC</span><span id="tr_101" class="t s3_101">. For implementations of Release 2 of the Architecture if </span><span id="ts_101" class="t s4_101">Status </span>
<span id="tt_101" class="t s6_101">BEV </span>
<span id="tu_101" class="t s3_101">= </span>
<span id="tv_101" class="t s3_101">0, the </span><span id="tw_101" class="t s4_101">CSS </span><span id="tx_101" class="t s3_101">field in the </span><span id="ty_101" class="t s4_101">SRSCtl </span><span id="tz_101" class="t s3_101">register is copied to the </span><span id="t10_101" class="t s4_101">PSS </span><span id="t11_101" class="t s3_101">field, and the CSS value is loaded from the appropri- </span>
<span id="t12_101" class="t s3_101">ate source. </span>
<span id="t13_101" class="t s3_101">If the </span><span id="t14_101" class="t s4_101">EXL </span><span id="t15_101" class="t s3_101">bit in the </span><span id="t16_101" class="t s4_101">Status </span><span id="t17_101" class="t s3_101">register is set, the </span><span id="t18_101" class="t s4_101">EPC </span><span id="t19_101" class="t s3_101">register is not loaded and the </span><span id="t1a_101" class="t s4_101">BD </span><span id="t1b_101" class="t s3_101">bit is not changed in the </span>
<span id="t1c_101" class="t s4_101">Cause </span><span id="t1d_101" class="t s3_101">register. For implementations of Release 2 of the Architecture, the </span><span id="t1e_101" class="t s4_101">SRSCtl </span><span id="t1f_101" class="t s3_101">register is not changed. </span>
<span id="t1g_101" class="t s3_101">. </span>
<span id="t1h_101" class="t s3_101">• </span><span id="t1i_101" class="t s3_101">The </span><span id="t1j_101" class="t s4_101">CE</span><span id="t1k_101" class="t s3_101">, and </span><span id="t1l_101" class="t s4_101">ExcCode </span><span id="t1m_101" class="t s3_101">fields of the </span><span id="t1n_101" class="t s4_101">Cause </span><span id="t1o_101" class="t s3_101">registers are loaded with the values appropriate to the exception. The </span>
<span id="t1p_101" class="t s4_101">CE </span><span id="t1q_101" class="t s3_101">field is loaded, but not defined, for any exception type other than a coprocessor unusable exception. </span>
<span id="t1r_101" class="t s3_101">• </span><span id="t1s_101" class="t s3_101">The </span><span id="t1t_101" class="t s4_101">EXL </span><span id="t1u_101" class="t s3_101">bit is set in the </span><span id="t1v_101" class="t s4_101">Status </span><span id="t1w_101" class="t s3_101">register. </span>
<span id="t1x_101" class="t s3_101">• </span><span id="t1y_101" class="t s3_101">The processor is started at the exception vector. </span>
<span id="t1z_101" class="t s3_101">The value loaded into </span><span id="t20_101" class="t s4_101">EPC </span><span id="t21_101" class="t s3_101">represents the restart address for the exception and need not be modified by exception </span>
<span id="t22_101" class="t s3_101">handler software in the normal case. Software need not look at the </span><span id="t23_101" class="t s4_101">BD </span><span id="t24_101" class="t s3_101">bit in the </span><span id="t25_101" class="t s4_101">Cause </span><span id="t26_101" class="t s3_101">register unless it wishes to </span>
<span id="t27_101" class="t s3_101">identify the address of the instruction that actually caused the exception. </span>
<span id="t28_101" class="t s3_101">Note that individual exception types may load additional information into other registers. This is noted in the descrip- </span>
<span id="t29_101" class="t s3_101">tion of each exception type below. </span>
<span id="t2a_101" class="t s7_101">Operation: </span>
<span id="t2b_101" class="t s8_101">/* If Status </span>
<span id="t2c_101" class="t s9_101">EXL </span>
<span id="t2d_101" class="t s8_101">is 1, all exceptions go through the general exception vector */ </span>
<span id="t2e_101" class="t s8_101">/* and neither EPC nor Cause </span>
<span id="t2f_101" class="t s9_101">BD </span>
<span id="t2g_101" class="t s8_101">nor SRSCtl are modified */ </span>
<span id="t2h_101" class="t s8_101">if Status </span>
<span id="t2i_101" class="t s9_101">EXL </span>
<span id="t2j_101" class="t s8_101">= 1 then </span>
<span id="t2k_101" class="t s8_101">vectorOffset </span><span id="t2l_101" class="t sa_101"> </span><span id="t2m_101" class="t s8_101">0x180 </span>
<span id="t2n_101" class="t s8_101">else </span>
<span id="t2o_101" class="t s8_101">if InstructionInBranchDelaySlot then </span>
<span id="t2p_101" class="t s8_101">EPC </span><span id="t2q_101" class="t sa_101"> </span><span id="t2r_101" class="t s8_101">restartPC/* PC of branch/jump */ </span>
<span id="t2s_101" class="t s8_101">Cause </span>
<span id="t2t_101" class="t s9_101">BD </span>
<span id="t2u_101" class="t sa_101"> </span><span id="t2v_101" class="t s8_101">1 </span>
<span id="t2w_101" class="t s8_101">else </span>
<span id="t2x_101" class="t s8_101">EPC </span><span id="t2y_101" class="t sa_101"> </span><span id="t2z_101" class="t s8_101">restartPC </span><span id="t30_101" class="t s8_101">/* PC of instruction */ </span>
<span id="t31_101" class="t s8_101">Cause </span>
<span id="t32_101" class="t s9_101">BD </span>
<span id="t33_101" class="t sa_101"> </span><span id="t34_101" class="t s8_101">0 </span>
<span id="t35_101" class="t s8_101">endif </span>
<span id="t36_101" class="t sb_101">Table 6.11 Value Stored in EPC, ErrorEPC, or DEPC on an Exception </span>
<span id="t37_101" class="t s1_101">MIPS16 </span>
<span id="t38_101" class="t s1_101">Implemented? </span>
<span id="t39_101" class="t s1_101">In Branch/Jump </span>
<span id="t3a_101" class="t s1_101">Delay Slot? </span><span id="t3b_101" class="t s1_101">Value stored in EPC/ErrorEPC/DEPC </span>
<span id="t3c_101" class="t sc_101">No </span><span id="t3d_101" class="t sc_101">No </span><span id="t3e_101" class="t sc_101">Address of the instruction </span>
<span id="t3f_101" class="t sc_101">No </span><span id="t3g_101" class="t sc_101">Yes </span><span id="t3h_101" class="t sc_101">Address of the branch or jump instruction (PC-4) </span>
<span id="t3i_101" class="t sc_101">Yes </span><span id="t3j_101" class="t sc_101">No </span><span id="t3k_101" class="t sc_101">Upper 63 bits of the address of the instruction, combined </span>
<span id="t3l_101" class="t sc_101">with the </span><span id="t3m_101" class="t sd_101">ISA Mode </span><span id="t3n_101" class="t sc_101">bit </span>
<span id="t3o_101" class="t sc_101">Yes </span><span id="t3p_101" class="t sc_101">Yes </span><span id="t3q_101" class="t sc_101">Upper 63 bits of the branch or jump instruction (PC-2 in </span>
<span id="t3r_101" class="t sc_101">the MIPS16 ISA Mode and PC-4 in the 32-bit ISA Mode), </span>
<span id="t3s_101" class="t sc_101">combined with the </span><span id="t3t_101" class="t sd_101">ISA Mode </span><span id="t3u_101" class="t sc_101">bit </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
