<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>P5-verilog五层流水线CPU（简化指令） | wrongization</title><meta name="author" content="wrongization"><meta name="copyright" content="wrongization"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="verilog五层流水线CPU（简化指令） 模块设计 整体视图：  1. GRF(寄存器堆)    端口名 输入\输出 位宽 功能     clk Input 1 时钟信号   reset Input 1 复位信号   WE Input 1 使能信号   PC Input 31:0 pc   A1 Input 4:0 输入寄存器地址端口1   A2 Input 4:0 输入寄存器地址端口2   A">
<meta property="og:type" content="article">
<meta property="og:title" content="P5-verilog五层流水线CPU（简化指令）">
<meta property="og:url" content="https://wrongization.site/2024/11/11/p5cpu.html">
<meta property="og:site_name" content="wrongization">
<meta property="og:description" content="verilog五层流水线CPU（简化指令） 模块设计 整体视图：  1. GRF(寄存器堆)    端口名 输入\输出 位宽 功能     clk Input 1 时钟信号   reset Input 1 复位信号   WE Input 1 使能信号   PC Input 31:0 pc   A1 Input 4:0 输入寄存器地址端口1   A2 Input 4:0 输入寄存器地址端口2   A">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://wrongization.site/img/cover/p5cpu/p5cpu.webp">
<meta property="article:published_time" content="2024-11-11T07:05:40.000Z">
<meta property="article:modified_time" content="2025-03-17T13:10:19.552Z">
<meta property="article:author" content="wrongization">
<meta property="article:tag" content="co">
<meta property="article:tag" content="cpu">
<meta property="article:tag" content="verilog">
<meta property="article:tag" content="P5">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://wrongization.site/img/cover/p5cpu/p5cpu.webp"><link rel="shortcut icon" href="/img/logo.webp"><link rel="canonical" href="https://wrongization.site/2024/11/11/p5cpu.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//fonts.googleapis.com" crossorigin=""/><link rel="stylesheet" href="/css/index.css?v=4.13.0"><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css"><link rel="stylesheet" href="https://lf3-cdn-tos.bytecdntp.com/cdn/expire-1-M/node-snackbar/0.1.16/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://fonts.googleapis.com/css?family= broadway|华文中宋|Titillium Web|PingFang SC|Hiragino Sans GB|Microsoft JhengHei|Microsoft YaHeisans-serif" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":0},
  copy: {
    success: '成功复制~',
    error: '复制内容到了星之彼方',
    noSupport: '不支持的浏览器！'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '月前'
  },
  copyright: {"copy":true,"copyrightEbable":true,"limitCount":100,"languages":{"author":"作者: wrongization","link":"原文连接: ","source":"来源: wrongization","info":"复制和转载请标明出处。"}},
  lightbox: 'null',
  Snackbar: {"chs_to_cht":"你切换到了简体中文","cht_to_chs":"你切换到了繁体中文","day_to_night":"永远是深夜有多好。","night_to_day":"地球就是完美的观测特等席。","bgLight":"#7D26CD","bgDark":"#551A8B","position":"bottom-right"},
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '💡加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: true,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'P5-verilog五层流水线CPU（简化指令）',
  isPost: true,
  isHome: false,
  isHighlightShrink: true,
  isToc: true,
  postUpdate: '2025-03-17 21:10:19'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><link rel="stylesheet" href="/css/transpancy.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/HCLonely/images@master/others/heartbeat.min.css"><meta name="generator" content="Hexo 7.3.0"></head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">🍵载入中...</div></div></div><script>(()=>{
  const $loadingBox = document.getElementById('loading-box')
  const $body = document.body
  const preloader = {
    endLoading: () => {
      $body.style.overflow = ''
      $loadingBox.classList.add('loaded')
    },
    initLoading: () => {
      $body.style.overflow = 'hidden'
      $loadingBox.classList.remove('loaded')
    }
  }

  preloader.initLoading()
  window.addEventListener('load',() => { preloader.endLoading() })

  if (false) {
    document.addEventListener('pjax:send', () => { preloader.initLoading() })
    document.addEventListener('pjax:complete', () => { preloader.endLoading() })
  }
})()</script><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/logo.webp" onerror="onerror=null;src='/img/gif404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">22</div></a><a href="/categories/"><div class="headline">类别</div><div class="length-num">19</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 档案</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 类别</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-images"></i><span> 图库</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/gallery/"><i class="fa-fw fas fa-paint-brush"></i><span> 画廊</span></a></li><li><a class="site-page child" href="/photo/"><i class="fa-fw fas fa-camera"></i><span> 摄影</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 推荐</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 链接</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/cover/p5cpu/p5cpu.webp')"><nav id="nav"><span id="blog-info"><a href="/" title="wrongization"><img class="site-icon" src="/img/logo.webp"/><span class="site-name">wrongization</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 档案</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 类别</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-images"></i><span> 图库</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/gallery/"><i class="fa-fw fas fa-paint-brush"></i><span> 画廊</span></a></li><li><a class="site-page child" href="/photo/"><i class="fa-fw fas fa-camera"></i><span> 摄影</span></a></li></ul></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> 推荐</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/music/"><i class="fa-fw fas fa-music"></i><span> 音乐</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 链接</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">P5-verilog五层流水线CPU（简化指令）</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">创建</span><time class="post-meta-date-created" datetime="2024-11-11T07:05:40.000Z" title="创建 2024-11-11 15:05:40">2024-11-11</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新</span><time class="post-meta-date-updated" datetime="2025-03-17T13:10:19.552Z" title="更新 2025-03-17 21:10:19">2025-03-17</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/buaa-co/">buaa-co</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/buaa-co/verilog/">verilog</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/buaa-co/verilog/%E6%B5%81%E6%B0%B4%E7%BA%BFcpu/">流水线cpu</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数统计:</span><span class="word-count">6.2k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时间:</span><span>34分钟</span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><div class="post-series"><h3>co-系列：</h3><li><a class="title" href="/2024/12/16/p7cpu.html" title="P7-verilog五层流水线CPU（全指令）">P7-verilog五层流水线CPU（全指令）</a></li><li><a class="title" href="/2024/12/02/p6cpu.html" title="P6-verilog五层流水线CPU（全指令）">P6-verilog五层流水线CPU（全指令）</a></li><li><a class="title" href="/2024/11/11/p5cpu.html" title="P5-verilog五层流水线CPU（简化指令）">P5-verilog五层流水线CPU（简化指令）</a></li><li><a class="title" href="/2024/11/05/p4cpu.html" title="P4-verilog单周期CPU（简化指令）">P4-verilog单周期CPU（简化指令）</a></li><li><a class="title" href="/2024/10/23/p3cpu.html" title="P3-logisim单周期CPU（简化指令）">P3-logisim单周期CPU（简化指令）</a></li></div><article class="post-content" id="article-container"><h1>verilog五层流水线CPU（简化指令）</h1>
<h1>模块设计</h1>
<p><strong>整体视图：</strong></p>

<h3 id="1-GRF-寄存器堆">1. GRF(寄存器堆)</h3>
<table>
<thead>
<tr>
<th>端口名</th>
<th>输入\输出</th>
<th>位宽</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>Input</td>
<td>1</td>
<td>时钟信号</td>
</tr>
<tr>
<td>reset</td>
<td>Input</td>
<td>1</td>
<td>复位信号</td>
</tr>
<tr>
<td>WE</td>
<td>Input</td>
<td>1</td>
<td>使能信号</td>
</tr>
<tr>
<td>PC</td>
<td>Input</td>
<td>31:0</td>
<td>pc</td>
</tr>
<tr>
<td>A1</td>
<td>Input</td>
<td>4:0</td>
<td>输入寄存器地址端口1</td>
</tr>
<tr>
<td>A2</td>
<td>Input</td>
<td>4:0</td>
<td>输入寄存器地址端口2</td>
</tr>
<tr>
<td>A3</td>
<td>Input</td>
<td>4:0</td>
<td>输入寄存器地址端口3，写寄存器地址</td>
</tr>
<tr>
<td>EXTRA</td>
<td>Input</td>
<td>4:0</td>
<td>输入寄存器地址端口EX，读寄存器地址</td>
</tr>
<tr>
<td>WD</td>
<td>Input</td>
<td>31:0</td>
<td>数据输入端口，输入一个32位数据，存入编码为A3的寄存器中</td>
</tr>
<tr>
<td>RD1</td>
<td>Output</td>
<td>31:0</td>
<td>输出编码为A1中输入的寄存器中的值</td>
</tr>
<tr>
<td>RD2</td>
<td>Output</td>
<td>31:0</td>
<td>输出编码为A2中输入的寄存器中的值</td>
</tr>
<tr>
<td>RDEXTRA</td>
<td>Output</td>
<td>31:0</td>
<td>输出编码为EXTRA中输入的寄存器中的值</td>
</tr>
</tbody>
</table>
<p><strong>初始化!!</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> GRF (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> WE,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] A1,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] A2,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] A3,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] EXTRA,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] WD,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] RD1,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] RD2,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] RDEXTRA</span><br><span class="line"></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] registers[<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">assign</span> RD1 = (A1 === <span class="number">5&#x27;b0</span>) ? <span class="number">32&#x27;b0</span> : ((A1 === A3) &amp;&amp; WE) ? WD : registers[A1];</span><br><span class="line">    <span class="keyword">assign</span> RD2 = (A2 === <span class="number">5&#x27;b0</span>) ? <span class="number">32&#x27;b0</span> : ((A2 === A3) &amp;&amp; WE) ? WD : registers[A2];</span><br><span class="line">    <span class="keyword">assign</span> RDEXTRA = (EXTRA === <span class="number">5&#x27;b0</span>) ? <span class="number">32&#x27;b0</span> : ((EXTRA === A3) &amp;&amp; WE) ? WD : registers[EXTRA];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            registers[i] = <span class="number">32&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                registers[i] &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (WE) <span class="keyword">begin</span></span><br><span class="line">                <span class="built_in">$display</span>(<span class="string">&quot;%d@%h: $%d &lt;= %h&quot;</span>, <span class="built_in">$time</span>, PC, A3, WD);</span><br><span class="line">                registers[A3] &lt;= WD;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="2-DM">2. DM</h3>
<table>
<thead>
<tr>
<th>端口名</th>
<th>输入\输出</th>
<th>位宽</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>Input</td>
<td>1</td>
<td>时钟信号</td>
</tr>
<tr>
<td>reset</td>
<td>Input</td>
<td>1</td>
<td>复位信号</td>
</tr>
<tr>
<td>PC</td>
<td>Input</td>
<td>31:0</td>
<td>pc</td>
</tr>
<tr>
<td>memwrite</td>
<td>Input</td>
<td>1</td>
<td>内存写使能</td>
</tr>
<tr>
<td>memaddr</td>
<td>Input</td>
<td>31:0</td>
<td>内存地址</td>
</tr>
<tr>
<td>memdata</td>
<td>Input</td>
<td>31:0</td>
<td>写入的内存数据</td>
</tr>
<tr>
<td>outdata</td>
<td>Output</td>
<td>31:0</td>
<td>输出的内存数据</td>
</tr>
</tbody>
</table>
<p>使用寄存器数组实现。<strong>初始化!!</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DM (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC,</span><br><span class="line">    <span class="keyword">input</span> memwrite,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] memaddr,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] memdata,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] outdata</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mem[<span class="number">0</span>:<span class="number">4095</span>];</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> outdata = mem[memaddr[<span class="number">13</span>:<span class="number">2</span>]];</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">4096</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            mem[i] = <span class="number">32&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">for</span> (i = <span class="number">0</span>; i &lt; <span class="number">4096</span>; i = i + <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">                mem[i] &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (memwrite) <span class="keyword">begin</span></span><br><span class="line">                mem[memaddr[<span class="number">13</span>:<span class="number">2</span>]] &lt;= memdata;</span><br><span class="line">					<span class="built_in">$display</span>(<span class="string">&quot;%d@%h: *%h &lt;= %h&quot;</span>, <span class="built_in">$time</span>, PC, &#123;<span class="number">18&#x27;b0</span>,memaddr[<span class="number">13</span>:<span class="number">0</span>]&#125;, memdata);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p><strong>DM中一个字是一个地址</strong>，按字节为14位（16K），按字为12位地址（32bit*4096），端口应该连接ALU输出端的2~13位。</p>
<h3 id="3-NPC">3. NPC</h3>
<table>
<thead>
<tr>
<th>端口名</th>
<th>输入\输出</th>
<th>位宽</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk</td>
<td>Input</td>
<td>1</td>
<td>时钟信号</td>
</tr>
<tr>
<td>reset</td>
<td>Input</td>
<td>1</td>
<td>复位信号</td>
</tr>
<tr>
<td>beq_judge</td>
<td>Input</td>
<td>1</td>
<td>beq指令pc选择</td>
</tr>
<tr>
<td>j_if</td>
<td>Input</td>
<td>1</td>
<td>j指令pc选择</td>
</tr>
<tr>
<td>jr_if</td>
<td>Input</td>
<td>1</td>
<td>jr指令pc选择</td>
</tr>
<tr>
<td>jal_if</td>
<td>Input</td>
<td>1</td>
<td>jal指令pc选择</td>
</tr>
<tr>
<td>imm</td>
<td>Input</td>
<td>31:0</td>
<td>位扩展后的立即数</td>
</tr>
<tr>
<td>j_addr</td>
<td>Input</td>
<td>25:0</td>
<td>j指令跳转地址</td>
</tr>
<tr>
<td>jr_addr</td>
<td>Input</td>
<td>31:0</td>
<td>jr指令跳转地址</td>
</tr>
<tr>
<td>NPC</td>
<td>Output</td>
<td>31:0</td>
<td>输出的真实pc值</td>
</tr>
<tr>
<td>NPC_4</td>
<td>Output</td>
<td>31:0</td>
<td>pc+4(用于jal指令写入$ra)</td>
</tr>
</tbody>
</table>
<p>外部引入两个对应位置的寄存器通过ALU的减法结果zero，通过与beq_if（判断指令是否为beq）连接,实现beq（<em>if$[rs]==$[rt]</em>）:  PC=PC+offest+4。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> NPC (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> beq_judge,</span><br><span class="line">    <span class="keyword">input</span> block,</span><br><span class="line">    <span class="keyword">input</span> j_if,</span><br><span class="line">    <span class="keyword">input</span> jr_if,</span><br><span class="line">    <span class="keyword">input</span> jal_if,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] imm,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC_D,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">25</span>:<span class="number">0</span>] j_addr,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] jr_addr,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] NPC,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] NPC_4  <span class="comment">//pc+4</span></span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> NPC_4 = (NPC + <span class="number">4</span>);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        NPC = <span class="number">32&#x27;h0000_3000</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset) <span class="keyword">begin</span></span><br><span class="line">            NPC &lt;= <span class="number">32&#x27;h00003000</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (block) <span class="keyword">begin</span></span><br><span class="line">            NPC &lt;= NPC;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (j_if == <span class="number">1&#x27;b1</span>||jal_if == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            NPC &lt;= &#123;PC_D[<span class="number">31</span> : <span class="number">28</span>], j_addr, <span class="number">2&#x27;b00</span>&#125;;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (jr_if == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">            NPC &lt;= jr_addr;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (beq_judge) <span class="keyword">begin</span></span><br><span class="line">            NPC &lt;= ((imm &lt;&lt; <span class="number">2</span>) + PC_D);</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            NPC &lt;= (NPC + <span class="number">4</span>);</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h3 id="4-IM"><a target="_blank" rel="noopener" href="http://4.IM">4.IM</a></h3>
<p>通过ROM元件存储和读入指令代码，PC在内部为0x00000000起始，而外部为<strong>0x00003000</strong>,需要减去一个偏移量</p>
<p><strong>ROM中一个字是一个地址</strong>，按字为12位地址端口应该连接ALU输出端的<strong>2~13</strong>位。</p>
<table>
<thead>
<tr>
<th>端口名</th>
<th>输入\输出</th>
<th>位宽</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>pc</td>
<td>Input</td>
<td>31:0</td>
<td>pc</td>
</tr>
<tr>
<td>inster</td>
<td>Output</td>
<td>31:0</td>
<td>指令机器码</td>
</tr>
</tbody>
</table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> IM(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] pc,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] instr</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] mem[<span class="number">0</span>:<span class="number">4095</span>];</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] fakepc; </span><br><span class="line">    <span class="keyword">assign</span> fakepc = pc-<span class="number">32&#x27;h0000_3000</span>;</span><br><span class="line">    <span class="keyword">assign</span> instr = mem[fakepc[<span class="number">13</span>:<span class="number">2</span>]];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$readmemh</span>(<span class="string">&quot;code.txt&quot;</span>, mem);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>使用$readmemh(“code.txt”, mem)指令读取文件，初始化im。</p>
<h3 id="5-ALU">5.ALU</h3>
<table>
<thead>
<tr>
<th>端口名</th>
<th>输入\输出</th>
<th>位宽</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALUOp</td>
<td>Input</td>
<td>3：0</td>
<td>ALU功能选择</td>
</tr>
<tr>
<td>A</td>
<td>Input</td>
<td>31：0</td>
<td>待处理数字1</td>
</tr>
<tr>
<td>B</td>
<td>Input</td>
<td>31：0</td>
<td>待处理数字2</td>
</tr>
<tr>
<td>result</td>
<td>Output</td>
<td>31：0</td>
<td>计算结果</td>
</tr>
<tr>
<td>overflow</td>
<td>Output</td>
<td>1</td>
<td>溢出判断</td>
</tr>
</tbody>
</table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> ADD 4&#x27;b0000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SUB 4&#x27;b0001</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> MUL 4&#x27;b0010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> DIV 4&#x27;b0011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> AND 4&#x27;b0100</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> OR 4&#x27;b0101</span></span><br><span class="line"><span class="keyword">module</span> ALU (</span><br><span class="line">    <span class="keyword">input</span> [ <span class="number">3</span>:<span class="number">0</span>] aluop,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] A,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] B,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] result,</span><br><span class="line">    <span class="keyword">output</span> overflow</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">32</span>:<span class="number">0</span>] bit_33;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> overflow = (bit_33[<span class="number">32</span>]!=bit_33[<span class="number">31</span>]);</span><br><span class="line">    <span class="keyword">assign</span> result   = bit_33[<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (aluop)</span><br><span class="line">            `ADD: bit_33 = A + B;</span><br><span class="line">            `SUB: bit_33 = A - B;</span><br><span class="line">            `MUL: bit_33 = A * B;</span><br><span class="line">            `DIV: bit_33 = A / B;</span><br><span class="line">            `AND: bit_33 = A &amp; B;</span><br><span class="line">            `OR:  bit_33 = A | B;</span><br><span class="line">            <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                bit_33 = <span class="number">33&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p><em>ALUOp:</em>（留一位给剩下的）</p>
<table>
<thead>
<tr>
<th>0000</th>
<th>0001</th>
<th>0010</th>
<th>0011</th>
<th>0100</th>
<th>0101</th>
<th>0110</th>
<th>0111</th>
</tr>
</thead>
<tbody>
<tr>
<td>add</td>
<td>sub</td>
<td>mul</td>
<td>div</td>
<td>and</td>
<td>or</td>
<td>sll</td>
<td>srl</td>
</tr>
</tbody>
</table>
<h3 id="6-EXT">6.EXT</h3>
<table>
<thead>
<tr>
<th>端口名</th>
<th>输入\输出</th>
<th>位宽</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>imm</td>
<td>Input</td>
<td>15:0</td>
<td>16位立即数</td>
</tr>
<tr>
<td>extp</td>
<td>Input</td>
<td>1</td>
<td>位扩展选择功能</td>
</tr>
<tr>
<td>extresult</td>
<td>Output</td>
<td>31:0</td>
<td>位扩展计算结果</td>
</tr>
</tbody>
</table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> EXT (</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">1</span>:<span class="number">0</span>] extop,</span><br><span class="line">    <span class="keyword">input</span>  [<span class="number">15</span>:<span class="number">0</span>] imm,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] extresult</span><br><span class="line">);</span><br><span class="line">    <span class="keyword">assign</span> extresult = (extop == <span class="number">2&#x27;b00</span>) ? &#123;<span class="number">16&#x27;h0000</span>, imm&#125; :</span><br><span class="line">                    (extop == <span class="number">2&#x27;b01</span>) ? &#123;&#123;<span class="number">16</span>&#123;imm[<span class="number">15</span>]&#125;&#125;, imm&#125; :</span><br><span class="line">                    (extop == <span class="number">2&#x27;b10</span>) ? &#123;imm, <span class="number">16&#x27;h0000</span>&#125; : &#123;<span class="number">16&#x27;h0000</span>, imm&#125;;<span class="comment">//²âÊÔ</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<table>
<thead>
<tr>
<th><em>EXTOp:</em></th>
<th>00</th>
<th>01</th>
<th>10</th>
<th>11</th>
</tr>
</thead>
<tbody>
<tr>
<td>功能</td>
<td>0扩展</td>
<td>符号扩展</td>
<td>高位加载</td>
<td>空余</td>
</tr>
</tbody>
</table>
<h3 id="7-CTRL">7.CTRL</h3>
<table>
<thead>
<tr>
<th>端口名</th>
<th>输入\输出</th>
<th>位宽</th>
<th>功能</th>
</tr>
</thead>
<tbody>
<tr>
<td>opcode</td>
<td>Input</td>
<td>5:0</td>
<td>高六位opcode</td>
</tr>
<tr>
<td>func</td>
<td>Input</td>
<td>5:0</td>
<td>低六位opcode</td>
</tr>
<tr>
<td>instr</td>
<td>Input</td>
<td>31:0</td>
<td>指令码</td>
</tr>
<tr>
<td>regwrite</td>
<td>Output</td>
<td>1</td>
<td>reg写使能</td>
</tr>
<tr>
<td>regwritedst</td>
<td>Output</td>
<td>1:0</td>
<td>寄存器写选择</td>
</tr>
<tr>
<td>alusrc</td>
<td>Output</td>
<td>1</td>
<td>alu选择imm入B口</td>
</tr>
<tr>
<td>memwrite</td>
<td>Output</td>
<td>1</td>
<td>mem写使能</td>
</tr>
<tr>
<td>memtoreg</td>
<td>Output</td>
<td>1</td>
<td>mem写入reg选择</td>
</tr>
<tr>
<td>jr_if</td>
<td>Output</td>
<td>1</td>
<td>jr判断</td>
</tr>
<tr>
<td>j_if</td>
<td>Output</td>
<td>1</td>
<td>j判断</td>
</tr>
<tr>
<td>jal_if</td>
<td>Output</td>
<td>1</td>
<td>jal判断</td>
</tr>
<tr>
<td>beq_if</td>
<td>Output</td>
<td>1</td>
<td>beq判断</td>
</tr>
<tr>
<td>extop</td>
<td>Output</td>
<td>1:0</td>
<td>ext功能选择</td>
</tr>
<tr>
<td>aluop</td>
<td>Output</td>
<td>3:0</td>
<td>alu功能选择</td>
</tr>
</tbody>
</table>
<p>通过输入的指令码各部分，进行操作状态输出。</p>
<table>
<thead>
<tr>
<th>执行指令</th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>信号名</td>
<td>add</td>
<td>sub</td>
<td>andi</td>
<td>lui</td>
<td>ori</td>
<td>j</td>
<td>jal</td>
<td>jr</td>
<td>beq</td>
<td>sw</td>
<td>lw</td>
<td>nop</td>
</tr>
<tr>
<td>opcode</td>
<td>000000</td>
<td>000000</td>
<td>001100</td>
<td>001111</td>
<td>001101</td>
<td>000010</td>
<td>000011</td>
<td>000000</td>
<td>000100</td>
<td>101011</td>
<td>100011</td>
<td>000000</td>
</tr>
<tr>
<td>func</td>
<td>100000</td>
<td>100010</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>001000</td>
<td></td>
<td></td>
<td></td>
<td>000000</td>
</tr>
<tr>
<td>regwrite</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>regwritedst（2）</td>
<td>01(rd)</td>
<td>01</td>
<td>00</td>
<td>00</td>
<td>00(rt)</td>
<td>00</td>
<td>10($ra)</td>
<td>00</td>
<td>00</td>
<td>00</td>
<td>00</td>
<td>01</td>
</tr>
<tr>
<td>alusrc(imm)</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>memwrite</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>memtoreg</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>extop（2）</td>
<td>00</td>
<td>00</td>
<td>00</td>
<td>10</td>
<td>00</td>
<td>00</td>
<td>00</td>
<td>00</td>
<td>01</td>
<td>01</td>
<td>01</td>
<td>00</td>
</tr>
<tr>
<td>beq_if</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>j_if</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>jal_if</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>jr_if</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>ALU_ctr3</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0(add$0)</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>ALU_ctr2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>ALU_ctr1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1(sub验证)</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> OPCODE0 6&#x27;b000000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> ADD     6&#x27;b100000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SUB     6&#x27;b100010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> ANDI    6&#x27;b001100</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> ORI     6&#x27;b001101</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LUI     6&#x27;b001111</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> J       6&#x27;b000010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> JAL     6&#x27;b000011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> JR      6&#x27;b001000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SW      6&#x27;b101011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LW      6&#x27;b100011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BEQ     6&#x27;b000100</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SLT     6&#x27;b101010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SLTU    6&#x27;b101011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> FUNC0   6&#x27;b000000</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> NOP 6&#x27;b000000</span></span><br><span class="line"><span class="keyword">module</span> CTRL (</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] opcode,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] func,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] instr,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> regwrite,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] regwritedst,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> alusrc,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> memwrite,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> memtoreg,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] extop,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] aluop,</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> beq_if,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> j_if,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> jr_if,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> jal_if</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (instr == <span class="number">32&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">            &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">2&#x27;b00</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">            &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">            &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">            extop = <span class="number">2&#x27;b00</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">            alusrc = <span class="number">1&#x27;b0</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">            aluop = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span> (opcode)</span><br><span class="line">                `OPCODE0:</span><br><span class="line">                <span class="keyword">case</span> (func)</span><br><span class="line">                    `ADD: <span class="keyword">begin</span></span><br><span class="line">                        &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b1</span>,<span class="number">2&#x27;b01</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                        &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                        &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                        extop = <span class="number">2&#x27;b00</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                        alusrc = <span class="number">1&#x27;b0</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                        aluop = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    `SUB: <span class="keyword">begin</span></span><br><span class="line">                        &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b1</span>,<span class="number">2&#x27;b01</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                        &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                        &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                        extop = <span class="number">2&#x27;b00</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                        alusrc = <span class="number">1&#x27;b0</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                        aluop = <span class="number">4&#x27;b0001</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    `JR: <span class="keyword">begin</span></span><br><span class="line">                        &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">2&#x27;b00</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                        &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                        &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b1</span>&#125;;</span><br><span class="line">                        extop = <span class="number">2&#x27;b00</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                        alusrc = <span class="number">1&#x27;b0</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                        aluop = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    </span><br><span class="line">                    <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                        &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">2&#x27;b00</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                        &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                        &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                        extop = <span class="number">2&#x27;b00</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                        alusrc = <span class="number">1&#x27;b0</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                        aluop = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">                `ANDI: <span class="keyword">begin</span></span><br><span class="line">                    &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b1</span>,<span class="number">2&#x27;b00</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                    &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    extop = <span class="number">2&#x27;b00</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                    alusrc = <span class="number">1&#x27;b1</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                    aluop = <span class="number">4&#x27;b0100</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                `LUI: <span class="keyword">begin</span></span><br><span class="line">                    &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b1</span>,<span class="number">2&#x27;b00</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                    &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    extop = <span class="number">2&#x27;b10</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                    alusrc = <span class="number">1&#x27;b1</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                    aluop = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                `ORI: <span class="keyword">begin</span></span><br><span class="line">                    &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b1</span>,<span class="number">2&#x27;b00</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                    &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    extop = <span class="number">2&#x27;b00</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                    alusrc = <span class="number">1&#x27;b1</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                    aluop = <span class="number">4&#x27;b0101</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                `J: <span class="keyword">begin</span></span><br><span class="line">                    &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">2&#x27;b00</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                    &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b1</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    extop = <span class="number">2&#x27;b00</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                    alusrc = <span class="number">1&#x27;b0</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                    aluop = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                `JAL: <span class="keyword">begin</span></span><br><span class="line">                    &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b1</span>,<span class="number">2&#x27;b10</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                    &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b1</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    extop = <span class="number">2&#x27;b00</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                    alusrc = <span class="number">1&#x27;b0</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                    aluop = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                `BEQ: <span class="keyword">begin</span></span><br><span class="line">                    &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">2&#x27;b00</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                    &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b1</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    extop = <span class="number">2&#x27;b01</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                    alusrc = <span class="number">1&#x27;b0</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                    aluop = <span class="number">4&#x27;b0001</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                `SW: <span class="keyword">begin</span></span><br><span class="line">                    &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">2&#x27;b00</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                    &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b1</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    extop = <span class="number">2&#x27;b01</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                    alusrc = <span class="number">1&#x27;b1</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                    aluop = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                `LW: <span class="keyword">begin</span></span><br><span class="line">                    &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b1</span>,<span class="number">2&#x27;b00</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                    &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b1</span>&#125;;</span><br><span class="line">                    &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    extop = <span class="number">2&#x27;b01</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                    alusrc = <span class="number">1&#x27;b1</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                    aluop = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">default</span>: <span class="keyword">begin</span></span><br><span class="line">                    &#123;regwrite , regwritedst&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">2&#x27;b00</span>&#125;;<span class="comment">//rt,rd,31</span></span><br><span class="line">                    &#123;memwrite , memtoreg&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    &#123;beq_if , j_if , jal_if , jr_if&#125; = &#123;<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>,<span class="number">1&#x27;b0</span>&#125;;</span><br><span class="line">                    extop = <span class="number">2&#x27;b00</span>;                          <span class="comment">//unsigned,signed,lui</span></span><br><span class="line">                    alusrc = <span class="number">1&#x27;b0</span>;                          <span class="comment">//grf,imm</span></span><br><span class="line">                    aluop = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>各信号注意点：</p>
<ul>
<li>add、sub、jr指令需要先判断opcode再判断func。</li>
</ul>
<h2 id="8-HCTRL">8.HCTRL</h2>
<table>
<thead>
<tr>
<th>端口名</th>
<th>输入\输出</th>
<th>位宽</th>
<th>批注</th>
</tr>
</thead>
<tbody>
<tr>
<td>IR_F</td>
<td>Input</td>
<td>31:0</td>
<td>/</td>
</tr>
<tr>
<td>IR_D</td>
<td>Input</td>
<td>31:0</td>
<td>/</td>
</tr>
<tr>
<td>RS_D</td>
<td>Input</td>
<td>4:0</td>
<td>/</td>
</tr>
<tr>
<td>RT_D</td>
<td>Input</td>
<td>4:0</td>
<td>/</td>
</tr>
<tr>
<td>RS_E</td>
<td>Input</td>
<td>4:0</td>
<td>/</td>
</tr>
<tr>
<td>RT_E</td>
<td>Input</td>
<td>4:0</td>
<td>/</td>
</tr>
<tr>
<td>WA_E</td>
<td>Input</td>
<td>4:0</td>
<td>/</td>
</tr>
<tr>
<td>WA_M</td>
<td>Input</td>
<td>4:0</td>
<td>/</td>
</tr>
<tr>
<td>WA_W</td>
<td>Input</td>
<td>4:0</td>
<td>/</td>
</tr>
<tr>
<td>memtoreg_E</td>
<td>Input</td>
<td>1</td>
<td>/</td>
</tr>
<tr>
<td>memtoreg_M</td>
<td>Input</td>
<td>1</td>
<td>/</td>
</tr>
<tr>
<td>regwrite_E</td>
<td>Input</td>
<td>1</td>
<td>/</td>
</tr>
<tr>
<td>regwrite_M</td>
<td>Input</td>
<td>1</td>
<td>/</td>
</tr>
<tr>
<td>regwrite_W</td>
<td>Input</td>
<td>1</td>
<td>/</td>
</tr>
<tr>
<td>memwrite_M</td>
<td>Input</td>
<td>1</td>
<td>/</td>
</tr>
<tr>
<td>D_CLEAR</td>
<td>Output</td>
<td>1</td>
<td>D流水寄存器清空</td>
</tr>
<tr>
<td>F_BLOCK</td>
<td>Output</td>
<td>1</td>
<td>F流水寄存器保持</td>
</tr>
<tr>
<td>PC_BLOCK</td>
<td>Output</td>
<td>1</td>
<td>PC保持</td>
</tr>
<tr>
<td>rd1_sel</td>
<td>Output</td>
<td>1:0</td>
<td>R1_D_IN选择</td>
</tr>
<tr>
<td>rd2_sel</td>
<td>Output</td>
<td>1:0</td>
<td>R2_D_IN选择</td>
</tr>
<tr>
<td>frd1_sel</td>
<td>Output</td>
<td>1:0</td>
<td>aluA选择</td>
</tr>
<tr>
<td>frd1_sel</td>
<td>Output</td>
<td>1:0</td>
<td>aluB选择</td>
</tr>
<tr>
<td>memdata_sel</td>
<td>Output</td>
<td>1:0</td>
<td>mem写入WD选择</td>
</tr>
</tbody>
</table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> OPCODE0     6&#x27;b000000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> ADD         6&#x27;b100000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SUB         6&#x27;b100010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> ANDI        6&#x27;b001100</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> ORI         6&#x27;b001101</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LUI         6&#x27;b001111</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> J           6&#x27;b000010</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> JAL         6&#x27;b000011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> JR          6&#x27;b001000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> SW          6&#x27;b101011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> LW          6&#x27;b100011</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> BEQ         6&#x27;b000100</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> FUNC0       6&#x27;b000000</span></span><br><span class="line"><span class="meta">`<span class="keyword">define</span> NOP         6&#x27;b000000</span></span><br><span class="line"><span class="keyword">module</span> HCTRL (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] IR_F,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] IR_D,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] RS_D,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] RT_D,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] RS_E,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] RT_E,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] WA_M,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] WA_W,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] WA_E,</span><br><span class="line">    <span class="keyword">input</span> memtoreg_E,</span><br><span class="line">    <span class="keyword">input</span> memtoreg_M,</span><br><span class="line">    <span class="keyword">input</span> regwrite_E,</span><br><span class="line">    <span class="keyword">input</span> regwrite_M,</span><br><span class="line">    <span class="keyword">input</span> regwrite_W,</span><br><span class="line">    <span class="keyword">input</span> memwrite_M,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> D_CLEAR,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> F_BLOCK,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> PC_BLOCK,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] rd1_sel,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] rd2_sel,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] frd1_sel,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] frd2_sel,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] memdata_sel</span><br><span class="line"></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] E_T_new;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] M_T_new;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] W_T_new;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] T_use;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">5</span>:<span class="number">0</span>] opcode_F;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">5</span>:<span class="number">0</span>] func_F;</span><br><span class="line">    <span class="keyword">wire</span> use_less_E_new;</span><br><span class="line">    <span class="keyword">wire</span> use_less_M_new;</span><br><span class="line">    <span class="keyword">wire</span> use_less_W_new;</span><br><span class="line">    <span class="keyword">assign</span> use_less_E_new=(((WA_E==RS_D&amp;&amp;RS_D!=<span class="number">0</span>)||(WA_E==RT_D&amp;&amp;RT_D!=<span class="number">0</span>))&amp;&amp;(regwrite_E)&amp;&amp;(T_use &lt; E_T_new)===<span class="number">1</span>);</span><br><span class="line">    <span class="keyword">assign</span> use_less_M_new=(((WA_M==RS_D&amp;&amp;RS_D!=<span class="number">0</span>)||(WA_M==RT_D&amp;&amp;RT_D!=<span class="number">0</span>))&amp;&amp;(regwrite_M)&amp;&amp;(T_use &lt; M_T_new)===<span class="number">1</span>);</span><br><span class="line">    <span class="keyword">assign</span> use_less_W_new=(((WA_W==RS_D&amp;&amp;RS_D!=<span class="number">0</span>)||(WA_W==RT_D&amp;&amp;RT_D!=<span class="number">0</span>))&amp;&amp;(regwrite_W)&amp;&amp;(T_use &lt; W_T_new)===<span class="number">1</span>);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> opcode_F = IR_F[<span class="number">31</span>:<span class="number">26</span>];</span><br><span class="line">    <span class="keyword">assign</span> func_F = IR_F[<span class="number">5</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (memtoreg_E &amp;&amp; regwrite_E) <span class="keyword">begin</span></span><br><span class="line">            E_T_new = <span class="number">2</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> ((!memtoreg_E) &amp;&amp; regwrite_E) <span class="keyword">begin</span></span><br><span class="line">            E_T_new = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            E_T_new = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">        <span class="keyword">if</span> (memtoreg_M) <span class="keyword">begin</span></span><br><span class="line">            M_T_new = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            M_T_new = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        W_T_new = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">if</span>(((opcode_F==`OPCODE0)&amp;&amp;(func_F==`ADD||func_F==`SUB))||(opcode_F==`ORI)||(opcode_F==`LW)||(opcode_F==`SW)) <span class="keyword">begin</span></span><br><span class="line">            T_use = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span>  <span class="keyword">else</span> <span class="keyword">if</span> (opcode_F == `LUI || opcode_F == `J || opcode_F == `JAL || IR_F == <span class="number">32&#x27;b0</span>) <span class="keyword">begin</span></span><br><span class="line">            T_use = <span class="number">9</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            T_use = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">if</span> (use_less_E_new || use_less_M_new || use_less_W_new) <span class="keyword">begin</span></span><br><span class="line">            PC_BLOCK = <span class="number">1</span>;</span><br><span class="line">            D_CLEAR  = <span class="number">1</span>;</span><br><span class="line">            F_BLOCK  = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line"></span><br><span class="line">            PC_BLOCK = <span class="number">0</span>;</span><br><span class="line">            D_CLEAR  = <span class="number">0</span>;</span><br><span class="line">            F_BLOCK  = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">        <span class="keyword">if</span> ((M_T_new == <span class="number">0</span>) &amp;&amp; (WA_M == RS_E) &amp;&amp; (regwrite_M)) <span class="keyword">begin</span></span><br><span class="line">            frd1_sel = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> ((W_T_new == <span class="number">0</span>) &amp;&amp; (WA_W == RS_E) &amp;&amp; (regwrite_W)) <span class="keyword">begin</span></span><br><span class="line">            frd1_sel = <span class="number">2</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            frd1_sel = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">        <span class="keyword">if</span> ((M_T_new == <span class="number">0</span>) &amp;&amp; (WA_M == RT_E) &amp;&amp; (regwrite_M)) <span class="keyword">begin</span></span><br><span class="line">            frd2_sel = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> ((W_T_new == <span class="number">0</span>) &amp;&amp; (WA_W == RT_E) &amp;&amp; (regwrite_W)) <span class="keyword">begin</span></span><br><span class="line">            frd2_sel = <span class="number">2</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            frd2_sel = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">        <span class="keyword">if</span> (M_T_new == <span class="number">0</span> &amp;&amp; WA_M == RS_D &amp;&amp; regwrite_M) <span class="keyword">begin</span></span><br><span class="line">            rd1_sel = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            rd1_sel = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">if</span> (M_T_new == <span class="number">0</span> &amp;&amp; WA_M == RT_D &amp;&amp; regwrite_M) <span class="keyword">begin</span></span><br><span class="line">            rd2_sel = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            rd2_sel = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">        <span class="keyword">if</span> (memwrite_M) <span class="keyword">begin</span></span><br><span class="line">            memdata_sel = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            memdata_sel = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="9-流水线REG">9.流水线REG</h2>
<p>F:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> F_REG (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> BLOCK,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC_F_IN,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] IR_F_IN,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_F_OUT,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] IR_F_OUT</span><br><span class="line"></span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PC_F;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] IR_F;</span><br><span class="line">    <span class="keyword">assign</span> PC_F_OUT = PC_F;</span><br><span class="line">    <span class="keyword">assign</span> IR_F_OUT = IR_F;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset) <span class="keyword">begin</span></span><br><span class="line">            PC_F &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">            IR_F &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (BLOCK) <span class="keyword">begin</span></span><br><span class="line">                PC_F &lt;= PC_F;</span><br><span class="line">                IR_F &lt;= IR_F;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                PC_F &lt;= PC_F_IN;</span><br><span class="line">                IR_F &lt;= IR_F_IN;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>D:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> D_REG (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> D_CLEAR,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC_D_IN,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] IR_D_IN,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] R1_D_IN,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] R2_D_IN,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_D_OUT,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] R1_D_OUT,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] R2_D_OUT,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] IR_D_OUT,</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span> regwrite,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] regwritedst,</span><br><span class="line">    <span class="keyword">input</span> alusrc,</span><br><span class="line">    <span class="keyword">input</span> memwrite,</span><br><span class="line">    <span class="keyword">input</span> memtoreg,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] aluop,</span><br><span class="line">    <span class="keyword">input</span> jal_if,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] IMM_D_IN,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> memtoreg_E,</span><br><span class="line">    <span class="keyword">output</span> regwrite_E,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">1</span>:<span class="number">0</span>] regwritedst_E,</span><br><span class="line">    <span class="keyword">output</span> memwrite_E,</span><br><span class="line">    <span class="keyword">output</span> alusrc_E,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">3</span>:<span class="number">0</span>] aluop_E,</span><br><span class="line">    <span class="keyword">output</span> jal_if_E,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] IMM_D_OUT</span><br><span class="line"></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PC_D;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] R1_D;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] R2_D;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] IR_D;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] IMM_D;</span><br><span class="line">    <span class="keyword">reg</span> regwritereg;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] regwritedstreg;</span><br><span class="line">    <span class="keyword">reg</span> alusrcreg;</span><br><span class="line">    <span class="keyword">reg</span> memwritereg;</span><br><span class="line">    <span class="keyword">reg</span> memtoregreg;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] aluopreg;</span><br><span class="line">    <span class="keyword">reg</span> jal_ifreg;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> PC_D_OUT = PC_D;</span><br><span class="line">    <span class="keyword">assign</span> R1_D_OUT = R1_D;</span><br><span class="line">    <span class="keyword">assign</span> R2_D_OUT = R2_D;</span><br><span class="line">    <span class="keyword">assign</span> IR_D_OUT = IR_D;</span><br><span class="line">    <span class="keyword">assign</span> IMM_D_OUT = IMM_D;</span><br><span class="line">    <span class="keyword">assign</span> regwrite_E = regwritereg;</span><br><span class="line">    <span class="keyword">assign</span> regwritedst_E = regwritedstreg;</span><br><span class="line">    <span class="keyword">assign</span> memtoreg_E = memtoregreg;</span><br><span class="line">    <span class="keyword">assign</span> memwrite_E = memwritereg;</span><br><span class="line">    <span class="keyword">assign</span> alusrc_E = alusrcreg;</span><br><span class="line">    <span class="keyword">assign</span> aluop_E = aluopreg;</span><br><span class="line">    <span class="keyword">assign</span> jal_if_E = jal_ifreg;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset) <span class="keyword">begin</span></span><br><span class="line">            PC_D &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">            R1_D &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">            R2_D &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">            IR_D &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">            IMM_D &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">            jal_ifreg &lt;= <span class="number">0</span>;</span><br><span class="line">            regwritereg &lt;= <span class="number">0</span>;</span><br><span class="line">            regwritedstreg &lt;= <span class="number">2&#x27;b0</span>;</span><br><span class="line">            alusrcreg &lt;= <span class="number">0</span>;</span><br><span class="line">            memwritereg &lt;= <span class="number">0</span>;</span><br><span class="line">            memtoregreg &lt;= <span class="number">0</span>;</span><br><span class="line">            aluopreg &lt;= <span class="number">4&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (D_CLEAR) <span class="keyword">begin</span></span><br><span class="line">                PC_D &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">                R1_D &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">                R2_D &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">                IR_D &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">                IMM_D &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">                jal_ifreg &lt;= <span class="number">0</span>;</span><br><span class="line">                regwritereg &lt;= <span class="number">0</span>;</span><br><span class="line">                regwritedstreg &lt;= <span class="number">2&#x27;b0</span>;</span><br><span class="line">                alusrcreg &lt;= <span class="number">0</span>;</span><br><span class="line">                memwritereg &lt;= <span class="number">0</span>;</span><br><span class="line">                memtoregreg &lt;= <span class="number">0</span>;</span><br><span class="line">                aluopreg &lt;= <span class="number">4&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                PC_D &lt;= PC_D_IN;</span><br><span class="line">                IR_D &lt;= IR_D_IN;</span><br><span class="line">                R1_D &lt;= R1_D_IN;</span><br><span class="line">                R2_D &lt;= R2_D_IN;</span><br><span class="line">                IMM_D &lt;= IMM_D_IN;</span><br><span class="line">                jal_ifreg &lt;= jal_if;</span><br><span class="line">                regwritereg &lt;= regwrite;</span><br><span class="line">                regwritedstreg &lt;= regwritedst;</span><br><span class="line">                alusrcreg &lt;= alusrc;</span><br><span class="line">                memwritereg &lt;= memwrite;</span><br><span class="line">                memtoregreg &lt;= memtoreg;</span><br><span class="line">                aluopreg &lt;= aluop;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p>E:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> E_REG(</span><br><span class="line">		<span class="keyword">input</span> clk,</span><br><span class="line">		<span class="keyword">input</span> reset,</span><br><span class="line">		<span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC_E_IN,</span><br><span class="line">		<span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] AO_E_IN,</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] WD_E_IN,</span><br><span class="line">		<span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] WA_E_IN,</span><br><span class="line">        <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] IR_E_IN,</span><br><span class="line">		<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_E_OUT,</span><br><span class="line">		<span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] AO_E_OUT,</span><br><span class="line">        <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] WD_E_OUT,</span><br><span class="line">		<span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] WA_E_OUT,</span><br><span class="line">        <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] IR_E_OUT,</span><br><span class="line"></span><br><span class="line">        <span class="keyword">input</span>  regwrite,</span><br><span class="line">        <span class="keyword">input</span>  memwrite,</span><br><span class="line">        <span class="keyword">input</span>  memtoreg,</span><br><span class="line"></span><br><span class="line">        <span class="keyword">output</span>  memtoreg_M,</span><br><span class="line">        <span class="keyword">output</span>  regwrite_M,</span><br><span class="line">        <span class="keyword">output</span>  memwrite_M</span><br><span class="line">		</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PC_E;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] AO_E;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] WD_E;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">4</span>:<span class="number">0</span>] WA_E;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] IR_E;</span><br><span class="line"><span class="keyword">reg</span>  regwritereg;</span><br><span class="line"><span class="keyword">reg</span>  memtoregreg;</span><br><span class="line"><span class="keyword">reg</span>  memwritereg;</span><br><span class="line"><span class="keyword">assign</span> PC_E_OUT=PC_E;</span><br><span class="line"><span class="keyword">assign</span> AO_E_OUT=AO_E;</span><br><span class="line"><span class="keyword">assign</span> WD_E_OUT=WD_E;</span><br><span class="line"><span class="keyword">assign</span> WA_E_OUT=WA_E;</span><br><span class="line"><span class="keyword">assign</span> IR_E_OUT=IR_E;</span><br><span class="line"><span class="keyword">assign</span> memtoreg_M=memtoregreg;</span><br><span class="line"><span class="keyword">assign</span> memwrite_M=memwritereg;</span><br><span class="line"><span class="keyword">assign</span> regwrite_M=regwritereg;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset) <span class="keyword">begin</span></span><br><span class="line">            PC_E&lt;=<span class="number">32&#x27;b0</span>;</span><br><span class="line">            AO_E&lt;=<span class="number">32&#x27;b0</span>;</span><br><span class="line">            WD_E&lt;=<span class="number">32&#x27;b0</span>;</span><br><span class="line">            WA_E&lt;=<span class="number">5&#x27;b0</span>;</span><br><span class="line">            IR_E&lt;=<span class="number">31&#x27;b0</span>;</span><br><span class="line">            memtoregreg&lt;=<span class="number">0</span>;</span><br><span class="line">            memwritereg&lt;=<span class="number">0</span>;</span><br><span class="line">            regwritereg&lt;=<span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span> </span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            </span><br><span class="line">            PC_E&lt;=PC_E_IN;</span><br><span class="line">            AO_E&lt;=AO_E_IN;</span><br><span class="line">            WD_E&lt;=WD_E_IN;</span><br><span class="line">            WA_E&lt;=WA_E_IN;</span><br><span class="line">            IR_E&lt;=IR_E_IN;</span><br><span class="line">            memtoregreg&lt;=memtoreg;</span><br><span class="line">            memwritereg&lt;=memwrite;</span><br><span class="line">            regwritereg&lt;=regwrite;;</span><br><span class="line">            </span><br><span class="line">                </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>M:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> M_REG (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] PC_M_IN,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] AO_M_IN,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] MD_M_IN,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] WA_M_IN,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] AO_M_OUT,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] MD_M_OUT,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] WA_M_OUT,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] PC_M_OUT,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">input</span> regwrite,</span><br><span class="line">    <span class="keyword">input</span> memtoreg,</span><br><span class="line"></span><br><span class="line">    <span class="keyword">output</span> memtoreg_W,</span><br><span class="line">    <span class="keyword">output</span> regwrite_W</span><br><span class="line"></span><br><span class="line">);</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] AO_M;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] MD_M;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">4</span>:<span class="number">0</span>] WA_M;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PC_M;</span><br><span class="line">    <span class="keyword">reg</span> regwritereg;</span><br><span class="line">    <span class="keyword">reg</span> memtoregreg;</span><br><span class="line">    <span class="keyword">assign</span> AO_M_OUT   = AO_M;</span><br><span class="line">    <span class="keyword">assign</span> MD_M_OUT   = MD_M;</span><br><span class="line">    <span class="keyword">assign</span> WA_M_OUT   = WA_M;</span><br><span class="line">    <span class="keyword">assign</span> PC_M_OUT   = PC_M;</span><br><span class="line">    <span class="keyword">assign</span> regwrite_W = regwritereg;</span><br><span class="line">    <span class="keyword">assign</span> memtoreg_W = memtoregreg;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (reset) <span class="keyword">begin</span></span><br><span class="line">            AO_M &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">            MD_M &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">            WA_M &lt;= <span class="number">5&#x27;b0</span>;</span><br><span class="line">            PC_M &lt;= <span class="number">32&#x27;b0</span>;</span><br><span class="line">            regwritereg &lt;= <span class="number">0</span>;</span><br><span class="line">            memtoregreg &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line"></span><br><span class="line">            AO_M &lt;= AO_M_IN;</span><br><span class="line">            MD_M &lt;= MD_M_IN;</span><br><span class="line">            WA_M &lt;= WA_M_IN;</span><br><span class="line">            PC_M &lt;= PC_M_IN;</span><br><span class="line">            regwritereg &lt;= regwrite;</span><br><span class="line">            memtoregreg &lt;= memtoreg;</span><br><span class="line"></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>注意一下特殊的<strong>清空或者阻塞</strong>信号即可。</p>
<h2 id="10-mips-顶层模块">10.mips(顶层模块)</h2>
<p><strong>注意流水寄存器中为pc+4，使用时需要减去4，而jal的pc+8需要加4</strong>。</p>
<p>添加了31号和pc+8的选择。</p>
<p>x_D_IN表示一个名为x的信号，IN表示输入，D表示输入的流水线寄存器</p>
<p>x_E 表示一个名为x的信号，处于E时期，可能为D_OUT或者E_IN。</p>
<p>M_REG表示其前一阶段为M阶段。</p>
<p>转发表：</p>
<table>
<thead>
<tr>
<th>供给者序号\需求者</th>
<th>D级grf的输出</th>
<th>E级alu的输入</th>
<th>M级mem的内存写入数据WD</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>AO_E_OUT</td>
<td>r1_D_OUT/r2_D_OUT</td>
<td>WD_E_OUT</td>
</tr>
<tr>
<td>1</td>
<td>rd1/rd2</td>
<td>AO_E_OUT</td>
<td>realgrfdata(真实值)</td>
</tr>
<tr>
<td>2</td>
<td>/</td>
<td>grfwritedata(包括memout和AO_M_OUT)</td>
<td>/</td>
</tr>
</tbody>
</table>
<p>mux暂时不用，改为assign选择。</p>
<p>MUX选择信号表：</p>
<table>
<thead>
<tr>
<th>序号  \  需求者/控制信号</th>
<th>aluB/alusrc</th>
<th>AO_E_IN/jal_if</th>
<th>WA_E_IN/regdst_E</th>
<th>grfwritedata/memtoreg_W</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>转发后的rd2</td>
<td>aluresult</td>
<td>rt</td>
<td>AO_M_OUT(alu结果)</td>
</tr>
<tr>
<td>1</td>
<td>imm</td>
<td>pc+8(jal使用0)</td>
<td>rd</td>
<td>MD_M_OUT(内存读取)</td>
</tr>
<tr>
<td>2</td>
<td>/</td>
<td>/</td>
<td>31</td>
<td>/</td>
</tr>
</tbody>
</table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br><span class="line">310</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mips (</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> reset</span><br><span class="line">);</span><br><span class="line"><span class="comment">///////////////////////////////////////////////WIRE</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]pc_4;</span><br><span class="line">    <span class="keyword">wire</span> d_clear;</span><br><span class="line">    <span class="keyword">wire</span> f_block;</span><br><span class="line">    <span class="keyword">wire</span> pc_block;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] rd1_sel;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] rd2_sel;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] frd1_sel;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] frd2_sel;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] pc_NPC_IM;<span class="comment">//</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ir_IM_F;<span class="comment">//</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] pc_F_OUT;<span class="comment">//</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ir_F_OUT;<span class="comment">//</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] r1_D_IN;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] r2_D_IN;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] rd1;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] rd2;</span><br><span class="line">    <span class="keyword">wire</span> memwrite;</span><br><span class="line">    <span class="keyword">wire</span> memtoreg;</span><br><span class="line">    <span class="keyword">wire</span> regwrite;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] regwritedst;</span><br><span class="line">    <span class="keyword">wire</span> alusrc;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> beq_if;</span><br><span class="line">    <span class="keyword">wire</span> j_if;</span><br><span class="line">    <span class="keyword">wire</span> jr_if;</span><br><span class="line">    <span class="keyword">wire</span> jal_if;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] extop;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] aluop;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] extresult;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] imm_D_OUT;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] pc_D_OUT;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] r1_D_OUT;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] r2_D_OUT;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ir_D_OUT;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">3</span>:<span class="number">0</span>] aluop_E;</span><br><span class="line">    <span class="keyword">wire</span> memwrite_E;</span><br><span class="line">    <span class="keyword">wire</span> memtoreg_E;</span><br><span class="line">    <span class="keyword">wire</span> regwrite_E;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] regwritedst_E;</span><br><span class="line">    <span class="keyword">wire</span> alusrc_E;</span><br><span class="line">    <span class="keyword">wire</span> beq_judge;</span><br><span class="line">    <span class="keyword">wire</span> jal_if_E;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] aluA;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] aluB;</span><br><span class="line">    <span class="keyword">wire</span> overflow;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] aluresult;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ao_E_IN;</span><br><span class="line">    <span class="keyword">wire</span> memwrite_M;</span><br><span class="line">    <span class="keyword">wire</span> memtoreg_M;</span><br><span class="line">    <span class="keyword">wire</span> regwrite_M;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] wd_E_IN;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] wa_E_IN;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] pc_E_OUT;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ao_E_OUT;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] wd_E_OUT;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] wa_E_OUT;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] memoutdata;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> memtoreg_W;</span><br><span class="line">    <span class="keyword">wire</span> regwrite_W;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] md_M_OUT;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ao_M_OUT;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] wa_M_OUT;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] pc_M_OUT;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] grfdata;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]memdata;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]memdata_sel;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]realgrfdata;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>]ir_E_OUT;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////MUX_F</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> r1_D_IN=(rd1_sel===<span class="number">2&#x27;b00</span>)?((wa_E_OUT===<span class="number">5&#x27;b0</span>)?<span class="number">32&#x27;b0</span>:ao_E_OUT):rd1;</span><br><span class="line">    <span class="keyword">assign</span> r2_D_IN=(rd2_sel===<span class="number">2&#x27;b00</span>)?((wa_E_OUT===<span class="number">5&#x27;b0</span>)?<span class="number">32&#x27;b0</span>:ao_E_OUT):rd2;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> beq_judge=(beq_if&amp;&amp;(r1_D_IN==r2_D_IN))?<span class="number">1&#x27;b1</span>:<span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////MUX_D</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> aluA=(ir_D_OUT[<span class="number">25</span>:<span class="number">21</span>]===<span class="number">5&#x27;b0</span>)?(<span class="number">32&#x27;b0</span>):((frd1_sel===<span class="number">2&#x27;b00</span>)?r1_D_OUT:</span><br><span class="line">    (frd1_sel===<span class="number">2&#x27;b01</span>)?ao_E_OUT:grfdata);</span><br><span class="line">    <span class="keyword">assign</span> aluB=(alusrc_E===<span class="number">1&#x27;b0</span>)?((ir_D_OUT[<span class="number">20</span>:<span class="number">16</span>]===<span class="number">5&#x27;b0</span>)?<span class="number">32&#x27;b0</span>:(frd2_sel===<span class="number">2&#x27;b00</span>)?r2_D_OUT:</span><br><span class="line">    (frd2_sel===<span class="number">2&#x27;b01</span>)?ao_E_OUT:grfdata):(imm_D_OUT);</span><br><span class="line"></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////MUX_E</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> ao_E_IN=(jal_if_E===<span class="number">1&#x27;b0</span>)?aluresult:(pc_D_OUT+<span class="number">4</span>);<span class="comment">//pc+8</span></span><br><span class="line">    <span class="keyword">assign</span> wd_E_IN=(ir_D_OUT[<span class="number">20</span>:<span class="number">16</span>]===<span class="number">5&#x27;b0</span>)?<span class="number">32&#x27;b0</span>:(frd2_sel===<span class="number">2&#x27;b00</span>)?r2_D_OUT:</span><br><span class="line">    (frd2_sel===<span class="number">2&#x27;b01</span>)?ao_E_OUT:grfdata;</span><br><span class="line">    <span class="keyword">assign</span> wa_E_IN=(regwritedst_E===<span class="number">2&#x27;b00</span>)?ir_D_OUT[<span class="number">20</span>:<span class="number">16</span>]:</span><br><span class="line">    (regwritedst_E===<span class="number">2&#x27;b01</span>)?ir_D_OUT[<span class="number">15</span>:<span class="number">11</span>]:<span class="number">5&#x27;b11111</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////MUX_M</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> memdata=(memdata_sel===<span class="number">2&#x27;b00</span>)?(wd_E_OUT):</span><br><span class="line">    realgrfdata;</span><br><span class="line"></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////MUX_W</span></span><br><span class="line">    <span class="keyword">assign</span> grfdata=(memtoreg_W===<span class="number">0</span>)?ao_M_OUT:md_M_OUT;</span><br><span class="line">    HCTRL hctrl(</span><br><span class="line">        <span class="variable">.clk</span>(clk),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.IR_F</span>(ir_F_OUT),</span><br><span class="line">        <span class="variable">.IR_D</span>(ir_D_OUT),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.D_CLEAR</span>(d_clear),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.F_BLOCK</span>(f_block),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.PC_BLOCK</span>(pc_block),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.RS_D</span>(ir_F_OUT[<span class="number">25</span>:<span class="number">21</span>]),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.RT_D</span>(ir_F_OUT[<span class="number">20</span>:<span class="number">16</span>]),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.RS_E</span>(ir_D_OUT[<span class="number">25</span>:<span class="number">21</span>]),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.RT_E</span>(ir_D_OUT[<span class="number">20</span>:<span class="number">16</span>]),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.WA_M</span>(wa_E_OUT),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.WA_W</span>(wa_M_OUT),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.WA_E</span>(wa_E_IN),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.memtoreg_E</span>(memtoreg_E),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.memtoreg_M</span>(memtoreg_M),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.regwrite_E</span>(regwrite_E),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.regwrite_M</span>(regwrite_M),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.regwrite_W</span>(regwrite_W),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.memwrite_M</span>(memwrite_M),</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">        <span class="variable">.rd1_sel</span>(rd1_sel),</span><br><span class="line">        <span class="variable">.rd2_sel</span>(rd2_sel),</span><br><span class="line">        <span class="variable">.frd1_sel</span>(frd1_sel),</span><br><span class="line">        <span class="variable">.frd2_sel</span>(frd2_sel),</span><br><span class="line">        <span class="variable">.memdata_sel</span>(memdata_sel)</span><br><span class="line">    );</span><br><span class="line"><span class="comment">///////////////////////////////////F_REG</span></span><br><span class="line">    NPC npc (</span><br><span class="line">        <span class="variable">.clk</span>(clk),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.reset</span>(reset),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.NPC</span>(pc_NPC_IM),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.NPC_4</span>(pc_4), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.PC_D</span>(pc_F_OUT),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.block</span>(pc_block),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.beq_judge</span>(beq_judge),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.j_if</span>(j_if),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.jr_if</span>(jr_if),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.jal_if</span>(jal_if), <span class="comment">// </span></span><br><span class="line">        <span class="variable">.imm</span>(extresult),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.j_addr</span>(ir_F_OUT[<span class="number">25</span>:<span class="number">0</span>]), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.jr_addr</span>(r1_D_IN)<span class="comment">//</span></span><br><span class="line">    );</span><br><span class="line">    IM im (</span><br><span class="line">        <span class="variable">.pc</span>(pc_NPC_IM),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.instr</span>(ir_IM_F) <span class="comment">//</span></span><br><span class="line">    );</span><br><span class="line">	F_REG f_reg (</span><br><span class="line">        <span class="variable">.clk</span>(clk), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.reset</span>(reset), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.BLOCK</span>(f_block), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.PC_F_IN</span>(pc_4), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.IR_F_IN</span>(ir_IM_F), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.PC_F_OUT</span>(pc_F_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.IR_F_OUT</span>(ir_F_OUT)<span class="comment">//</span></span><br><span class="line">    );</span><br><span class="line"><span class="comment">////////////////////////////////////D_REG</span></span><br><span class="line">    GRF grf (</span><br><span class="line">        <span class="variable">.clk</span>(clk),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.reset</span>(reset),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.PC</span>(pc_M_OUT-<span class="number">4</span>), <span class="comment">// </span></span><br><span class="line"></span><br><span class="line">        <span class="variable">.WE</span>(regwrite_W),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.A1</span>(ir_F_OUT[<span class="number">25</span>:<span class="number">21</span>]),  <span class="comment">//RS</span></span><br><span class="line">        <span class="variable">.A2</span>(ir_F_OUT[<span class="number">20</span>:<span class="number">16</span>]),  <span class="comment">//RT</span></span><br><span class="line">        <span class="variable">.A3</span>(wa_M_OUT), </span><br><span class="line">        <span class="variable">.EXTRA</span>(ir_E_OUT[<span class="number">20</span>:<span class="number">16</span>]), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.WD</span>(grfdata),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.RD1</span>(rd1), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.RD2</span>(rd2),</span><br><span class="line">        <span class="variable">.RDEXTRA</span>(realgrfdata)  <span class="comment">//</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    CTRL ctrl (  </span><br><span class="line">        <span class="variable">.instr</span>(ir_F_OUT),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.opcode</span>(ir_F_OUT[<span class="number">31</span>:<span class="number">26</span>]),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.func</span>(ir_F_OUT[<span class="number">5</span>:<span class="number">0</span>]),<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">        <span class="variable">.regwrite</span>(regwrite),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.regwritedst</span>(regwritedst),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.alusrc</span>(alusrc),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.memwrite</span>(memwrite),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.memtoreg</span>(memtoreg),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.beq_if</span>(beq_if),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.j_if</span>(j_if),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.jr_if</span>(jr_if),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.jal_if</span>(jal_if),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.extop</span>(extop),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.aluop</span>(aluop)<span class="comment">//</span></span><br><span class="line">    );</span><br><span class="line">    EXT ext (</span><br><span class="line">        <span class="variable">.extop</span>(extop),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.imm</span>(ir_F_OUT[<span class="number">15</span>:<span class="number">0</span>]),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.extresult</span>(extresult)  <span class="comment">//</span></span><br><span class="line">    );</span><br><span class="line">	D_REG d_reg (</span><br><span class="line">        <span class="variable">.clk</span>(clk), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.reset</span>(reset), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.D_CLEAR</span>(d_clear), <span class="comment">//</span></span><br><span class="line"></span><br><span class="line">        <span class="variable">.regwrite</span>(regwrite),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.regwritedst</span>(regwritedst),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.alusrc</span>(alusrc),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.memwrite</span>(memwrite),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.memtoreg</span>(memtoreg),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.aluop</span>(aluop),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.jal_if</span>(jal_if),<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">        <span class="variable">.regwritedst_E</span>(regwritedst_E),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.alusrc_E</span>(alusrc_E),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.memwrite_E</span>(memwrite_E),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.memtoreg_E</span>(memtoreg_E),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.regwrite_E</span>(regwrite_E),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.aluop_E</span>(aluop_E),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.jal_if_E</span>(jal_if_E),</span><br><span class="line"></span><br><span class="line">        <span class="variable">.PC_D_IN</span>(pc_F_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.IR_D_IN</span>(ir_F_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.IMM_D_IN</span>(extresult),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.R1_D_IN</span>(r1_D_IN), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.R2_D_IN</span>(r2_D_IN), <span class="comment">//</span></span><br><span class="line">        </span><br><span class="line">        <span class="variable">.IMM_D_OUT</span>(imm_D_OUT),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.PC_D_OUT</span>(pc_D_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.R1_D_OUT</span>(r1_D_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.R2_D_OUT</span>(r2_D_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.IR_D_OUT</span>(ir_D_OUT)<span class="comment">//</span></span><br><span class="line">    );</span><br><span class="line"><span class="comment">////////////////////////////////////E_REG</span></span><br><span class="line">    ALU alu (</span><br><span class="line">        <span class="variable">.aluop</span>(aluop_E),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.A</span>(aluA),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.B</span>(aluB),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.result</span>(aluresult),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.overflow</span>(overflow)  <span class="comment">//</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">	E_REG e_reg (</span><br><span class="line">        <span class="variable">.clk</span>(clk), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.reset</span>(reset), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.IR_E_IN</span>(ir_D_OUT),</span><br><span class="line">        <span class="variable">.IR_E_OUT</span>(ir_E_OUT),</span><br><span class="line"></span><br><span class="line">        <span class="variable">.memwrite</span>(memwrite_E),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.memtoreg</span>(memtoreg_E),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.regwrite</span>(regwrite_E),<span class="comment">//</span></span><br><span class="line">        </span><br><span class="line">        <span class="variable">.memwrite_M</span>(memwrite_M),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.memtoreg_M</span>(memtoreg_M),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.regwrite_M</span>(regwrite_M),<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">        <span class="variable">.PC_E_IN</span>(pc_D_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.AO_E_IN</span>(ao_E_IN), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.WD_E_IN</span>(wd_E_IN), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.WA_E_IN</span>(wa_E_IN), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.PC_E_OUT</span>(pc_E_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.AO_E_OUT</span>(ao_E_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.WD_E_OUT</span>(wd_E_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.WA_E_OUT</span>(wa_E_OUT)<span class="comment">//</span></span><br><span class="line">    );</span><br><span class="line"><span class="comment">/////////////////////////////////M_REG</span></span><br><span class="line">    DM dm (</span><br><span class="line">        <span class="variable">.clk</span>(clk),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.reset</span>(reset),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.PC</span>(pc_E_OUT-<span class="number">4</span>),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.memwrite</span>(memwrite_M),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.memaddr</span>(ao_E_OUT),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.memdata</span>(memdata),  <span class="comment">//</span></span><br><span class="line">        <span class="variable">.outdata</span>(memoutdata)  <span class="comment">//</span></span><br><span class="line">    );</span><br><span class="line">    M_REG m_reg (</span><br><span class="line">        <span class="variable">.clk</span>(clk), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.reset</span>(reset), <span class="comment">//</span></span><br><span class="line"></span><br><span class="line">        <span class="variable">.memtoreg</span>(memtoreg_M),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.regwrite</span>(regwrite_M),<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">        <span class="variable">.memtoreg_W</span>(memtoreg_W),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.regwrite_W</span>(regwrite_W),<span class="comment">//</span></span><br><span class="line"></span><br><span class="line">        <span class="variable">.AO_M_IN</span>(ao_E_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.MD_M_IN</span>(memoutdata), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.WA_M_IN</span>(wa_E_OUT),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.PC_M_IN</span>(pc_E_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.AO_M_OUT</span>(ao_M_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.MD_M_OUT</span>(md_M_OUT), <span class="comment">//</span></span><br><span class="line">        <span class="variable">.WA_M_OUT</span>(wa_M_OUT),<span class="comment">//</span></span><br><span class="line">        <span class="variable">.PC_M_OUT</span>(pc_M_OUT)<span class="comment">//</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p><strong>AT法详表：</strong></p>
<table>
<thead>
<tr>
<th>指令</th>
<th>T_use</th>
<th>E_T_new</th>
<th>M_T_new</th>
<th>W_T_new</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD/SUB/ORI</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>LW</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>SW</td>
<td>1（特殊）</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>LUI</td>
<td>INF</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>BEQ</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>JR</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>J</td>
<td>INF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>JAL</td>
<td>INF</td>
<td>1(用aluresult传入pc+8)</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>NOP</td>
<td>INF</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
<p><strong>对于sw</strong>：</p>
<p>如果sw处于E级，lw处于M级，会产生wd无法正确转发的错误。</p>
<p>其读取rt的值写入内存时所需的rt是有可能在后方的先前指令修改，用grf魔改端口实现实时输出真实值，通过对E级memwrite判断是否需要写入内存，来选择真实值，避免对sw进行错误的判断。</p>
<h1>测试方案</h1>
<p>通过mars编写汇编程序，编写相关测试代码，将mars生成的机器码通过文件导入到verilog，通过向输出中间数据，和mars进行对拍，以此验证各代码是否运行正确。</p>
<h1>思考题</h1>
<h3 id="1">1.</h3>
<p>例如:</p>
<figure class="highlight mips"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">add </span>$<span class="built_in">t1</span>,$<span class="built_in">t1</span>,$<span class="built_in">t2</span></span><br><span class="line"><span class="keyword">add </span>$<span class="built_in">t1</span>,$<span class="built_in">t1</span>,$<span class="built_in">t2</span></span><br><span class="line"><span class="keyword">beq </span>$<span class="built_in">t1</span>,$<span class="built_in">t3</span>,label</span><br></pre></td></tr></table></figure>
<p>提前分支判断会导致其阻塞一周期，但是如果在M级分支判断可以通过转发解决。</p>
<h3 id="2">2.</h3>
<p>延迟槽会导致跳转指令下一条指令也会被执行，但是如果使用pc+4会导致跳转回来时候重复执行，所以需要pc+8。</p>
<h3 id="3">3.</h3>
<p>这样可以保证时序的准确性，如果直接接到元器件上，可能会产生一些毛刺数据造成潜在的转发错误。</p>
<h3 id="4">4.</h3>
<p>因为要实现在D级跳转，如果此时W级有写入数据，那么需要在判断时转发数据保证正确性，而此时转发的接收者和发送者都是grf,因此可以内部转发。</p>
<p>实现：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> RD1 = (A1 == <span class="number">5&#x27;b0</span>) ? <span class="number">32&#x27;b0</span> : ((A1 == A3) &amp;&amp; WE) ? WD : registers[A1];</span><br><span class="line"><span class="keyword">assign</span> RD2 = (A2 == <span class="number">5&#x27;b0</span>) ? <span class="number">32&#x27;b0</span> : ((A2 == A3) &amp;&amp; WE) ? WD : registers[A2];</span><br></pre></td></tr></table></figure>
<p>值得注意的是需要对$0特判。</p>
<h3 id="5">5.</h3>
<table>
<thead>
<tr>
<th>供给者序号\需求者</th>
<th>D级grf的输出</th>
<th>E级alu的输入</th>
<th>M级mem的内存写入数据WD</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>AO_E_OUT</td>
<td>r1_D_OUT/r2_D_OUT</td>
<td>WD_E_OUT</td>
</tr>
<tr>
<td>1</td>
<td>rd1/rd2</td>
<td>AO_E_OUT</td>
<td>realgrfdata(真实值)</td>
</tr>
<tr>
<td>2</td>
<td>/</td>
<td>grfwritedata(包括memout和AO_M_OUT)</td>
<td>/</td>
</tr>
</tbody>
</table>
<h3 id="6">6.</h3>
<p>可能的修改：</p>
<p>alu内部计算逻辑、alu计算数选择、grf的读取写入寄存器选择、冒险控制元件判断逻辑、PC增加逻辑、imm预处理、</p>
<h3 id="7">7.</h3>
<p>通过对opcode和func的分层判断，以此来判断命令类型译码，采用命令控制的信号驱动，对每一条指令产生的所有信号进行判断，这种好处是如果产生的新的命令，可以方便地加入，缺点是如果同时加入大量指令，可能有大部分无效添加的低电平信号，而且不便于管理单个信号的命令控制。</p>
<h1>附录：</h1>
<h2 id="题目测试代码翻译：">题目测试代码翻译：</h2>
<figure class="highlight mips"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="number">0x0000000000000000</span>:  <span class="number">34</span> <span class="number">1</span>C <span class="number">00</span> <span class="number">00</span>    <span class="keyword">ori </span>$<span class="built_in">gp</span>, $<span class="built_in">zero</span>, <span class="number">0</span></span><br><span class="line"><span class="number">0x0000000000000004</span>:  <span class="number">34</span> <span class="number">1</span>D <span class="number">00</span> <span class="number">00</span>    <span class="keyword">ori </span>$<span class="built_in">sp</span>, $<span class="built_in">zero</span>, <span class="number">0</span></span><br><span class="line"><span class="number">0x0000000000000008</span>:  <span class="number">34</span> <span class="number">01</span> <span class="number">10</span> <span class="number">10</span>    <span class="keyword">ori </span>$<span class="built_in">at</span>, $<span class="built_in">zero</span>, <span class="number">0x1010</span></span><br><span class="line"><span class="number">0x000000000000000c</span>:  <span class="number">3</span>C <span class="number">02</span> <span class="number">87</span> <span class="number">23</span>    <span class="keyword">lui </span>$<span class="built_in">v0</span>, <span class="number">0x8723</span></span><br><span class="line"><span class="number">0x0000000000000010</span>:  <span class="number">34</span> <span class="number">03</span> <span class="number">78</span> <span class="number">56</span>    <span class="keyword">ori </span>$<span class="built_in">v1</span>, $<span class="built_in">zero</span>, <span class="number">0x7856</span></span><br><span class="line"><span class="number">0x0000000000000014</span>:  <span class="number">3</span>C <span class="number">04</span> <span class="number">85</span> FF    <span class="keyword">lui </span>$<span class="built_in">a0</span>, <span class="number">0x85ff</span></span><br><span class="line"><span class="number">0x0000000000000018</span>:  <span class="number">34</span> <span class="number">05</span> <span class="number">00</span> <span class="number">01</span>    <span class="keyword">ori </span>$<span class="built_in">a1</span>, $<span class="built_in">zero</span>, <span class="number">1</span></span><br><span class="line"><span class="number">0x000000000000001c</span>:  <span class="number">3</span>C <span class="number">06</span> FF FF    <span class="keyword">lui </span>$<span class="built_in">a2</span>, <span class="number">0xffff</span></span><br><span class="line"><span class="number">0x0000000000000020</span>:  <span class="number">34</span> <span class="number">07</span> FF FF    <span class="keyword">ori </span>$<span class="built_in">a3</span>, $<span class="built_in">zero</span>, <span class="number">0xffff</span></span><br><span class="line"><span class="number">0x0000000000000024</span>:  <span class="number">00</span> <span class="number">22</span> <span class="number">08</span> <span class="number">20</span>    <span class="keyword">add </span>$<span class="built_in">at</span>, $<span class="built_in">at</span>, $<span class="built_in">v0</span></span><br><span class="line"><span class="number">0x0000000000000028</span>:  <span class="number">00</span> <span class="number">23</span> <span class="number">48</span> <span class="number">20</span>    <span class="keyword">add </span>$<span class="built_in">t1</span>, $<span class="built_in">at</span>, $<span class="built_in">v1</span></span><br><span class="line"><span class="number">0x000000000000002c</span>:  <span class="number">00</span> <span class="number">22</span> <span class="number">40</span> <span class="number">22</span>    <span class="keyword">sub </span>$<span class="built_in">t0</span>, $<span class="built_in">at</span>, $<span class="built_in">v0</span></span><br><span class="line"><span class="number">0x0000000000000030</span>:  <span class="number">00</span> E0 <span class="number">00</span> <span class="number">22</span>    <span class="keyword">sub </span>$<span class="built_in">zero</span>, $<span class="built_in">a3</span>, $<span class="built_in">zero</span></span><br><span class="line"><span class="number">0x0000000000000034</span>:  <span class="number">13</span> <span class="number">91</span> <span class="number">00</span> <span class="number">03</span>    <span class="keyword">beq </span>$<span class="built_in">gp</span>, $<span class="built_in">s1</span>, <span class="number">0x44</span></span><br><span class="line"><span class="number">0x0000000000000038</span>:  <span class="number">00</span> <span class="number">00</span> <span class="number">00</span> <span class="number">00</span>    <span class="keyword">nop </span></span><br><span class="line"><span class="number">0x000000000000003c</span>:  <span class="number">10</span> <span class="number">00</span> <span class="number">00</span> <span class="number">15</span>    <span class="keyword">b </span>  <span class="number">0x94</span></span><br><span class="line"><span class="number">0x0000000000000040</span>:  <span class="number">00</span> <span class="number">00</span> <span class="number">00</span> <span class="number">00</span>    <span class="keyword">nop </span></span><br><span class="line"><span class="number">0x0000000000000044</span>:  <span class="number">10</span> <span class="number">22</span> <span class="number">00</span> <span class="number">13</span>    <span class="keyword">beq </span>$<span class="built_in">at</span>, $<span class="built_in">v0</span>, <span class="number">0x94</span></span><br><span class="line"><span class="number">0x0000000000000048</span>:  <span class="number">00</span> <span class="number">00</span> <span class="number">00</span> <span class="number">00</span>    <span class="keyword">nop </span></span><br><span class="line"><span class="number">0x000000000000004c</span>:  <span class="number">34</span> <span class="number">02</span> <span class="number">00</span> <span class="number">0</span>C    <span class="keyword">ori </span>$<span class="built_in">v0</span>, $<span class="built_in">zero</span>, <span class="number">0xc</span></span><br><span class="line"><span class="number">0x0000000000000050</span>:  <span class="number">00</span> <span class="number">00</span> <span class="number">00</span> <span class="number">00</span>    <span class="keyword">nop </span></span><br><span class="line"><span class="number">0x0000000000000054</span>:  <span class="number">00</span> <span class="number">00</span> <span class="number">00</span> <span class="number">00</span>    <span class="keyword">nop </span></span><br><span class="line"><span class="number">0x0000000000000058</span>:  <span class="number">00</span> <span class="number">00</span> <span class="number">00</span> <span class="number">00</span>    <span class="keyword">nop </span></span><br><span class="line"><span class="number">0x000000000000005c</span>:  <span class="number">0</span>C <span class="number">00</span> <span class="number">0</span>C <span class="number">1</span>B    <span class="keyword">jal </span><span class="number">0x306c</span></span><br><span class="line"><span class="number">0x0000000000000060</span>:  AC <span class="number">41</span> <span class="number">00</span> <span class="number">00</span>    <span class="keyword">sw </span> $<span class="built_in">at</span>, ($<span class="built_in">v0</span>)</span><br><span class="line"><span class="number">0x0000000000000064</span>:  <span class="number">10</span> <span class="number">00</span> <span class="number">00</span> <span class="number">0</span>B    <span class="keyword">b </span>  <span class="number">0x94</span></span><br><span class="line"><span class="number">0x0000000000000068</span>:  <span class="number">00</span> <span class="number">22</span> <span class="number">08</span> <span class="number">20</span>    <span class="keyword">add </span>$<span class="built_in">at</span>, $<span class="built_in">at</span>, $<span class="built_in">v0</span></span><br><span class="line"><span class="number">0x000000000000006c</span>:  <span class="number">00</span> <span class="number">22</span> <span class="number">08</span> <span class="number">20</span>    <span class="keyword">add </span>$<span class="built_in">at</span>, $<span class="built_in">at</span>, $<span class="built_in">v0</span></span><br><span class="line"><span class="number">0x0000000000000070</span>:  <span class="number">00</span> <span class="number">22</span> <span class="number">08</span> <span class="number">20</span>    <span class="keyword">add </span>$<span class="built_in">at</span>, $<span class="built_in">at</span>, $<span class="built_in">v0</span></span><br><span class="line"><span class="number">0x0000000000000074</span>:  <span class="number">00</span> <span class="number">22</span> <span class="number">08</span> <span class="number">20</span>    <span class="keyword">add </span>$<span class="built_in">at</span>, $<span class="built_in">at</span>, $<span class="built_in">v0</span></span><br><span class="line"><span class="number">0x0000000000000078</span>:  AC <span class="number">5</span>F <span class="number">00</span> <span class="number">00</span>    <span class="keyword">sw </span> $<span class="built_in">ra</span>, ($<span class="built_in">v0</span>)</span><br><span class="line"><span class="number">0x000000000000007c</span>:  <span class="number">8</span>C <span class="number">41</span> <span class="number">00</span> <span class="number">00</span>    <span class="keyword">lw </span> $<span class="built_in">at</span>, ($<span class="built_in">v0</span>)</span><br><span class="line"><span class="number">0x0000000000000080</span>:  <span class="number">00</span> <span class="number">00</span> <span class="number">00</span> <span class="number">00</span>    <span class="keyword">nop </span></span><br><span class="line"><span class="number">0x0000000000000084</span>:  <span class="number">00</span> <span class="number">00</span> <span class="number">00</span> <span class="number">00</span>    <span class="keyword">nop </span></span><br><span class="line"><span class="number">0x0000000000000088</span>:  <span class="number">00</span> <span class="number">00</span> <span class="number">00</span> <span class="number">00</span>    <span class="keyword">nop </span></span><br><span class="line"><span class="number">0x000000000000008c</span>:  <span class="number">00</span> <span class="number">20</span> <span class="number">00</span> <span class="number">08</span>    <span class="keyword">jr </span> $<span class="built_in">at</span></span><br><span class="line"><span class="number">0x0000000000000090</span>:  AC <span class="number">5</span>F <span class="number">00</span> <span class="number">00</span>    <span class="keyword">sw </span> $<span class="built_in">ra</span>, ($<span class="built_in">v0</span>)</span><br><span class="line"><span class="number">0x0000000000000094</span>:  <span class="number">10</span> <span class="number">00</span> FF FF    <span class="keyword">b </span>  <span class="number">0x94</span></span><br><span class="line"><span class="number">0x0000000000000098</span>:  <span class="number">00</span> <span class="number">00</span> <span class="number">00</span> <span class="number">00</span>    <span class="keyword">nop </span></span><br></pre></td></tr></table></figure>
<figure class="highlight cmd"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line">@<span class="number">00003000</span>: $<span class="number">28</span> &lt;= <span class="number">00000000</span></span><br><span class="line">@<span class="number">00003004</span>: $<span class="number">29</span> &lt;= <span class="number">00000000</span></span><br><span class="line">@<span class="number">00003008</span>: $ <span class="number">1</span> &lt;= <span class="number">00001010</span></span><br><span class="line">@<span class="number">0000300</span>c: $ <span class="number">2</span> &lt;= <span class="number">87230000</span></span><br><span class="line">@<span class="number">00003010</span>: $ <span class="number">3</span> &lt;= <span class="number">00007856</span></span><br><span class="line">@<span class="number">00003014</span>: $ <span class="number">4</span> &lt;= <span class="number">85</span>ff0000</span><br><span class="line">@<span class="number">00003018</span>: $ <span class="number">5</span> &lt;= <span class="number">00000001</span></span><br><span class="line">@<span class="number">0000301</span>c: $ <span class="number">6</span> &lt;= ffff0000</span><br><span class="line">@<span class="number">00003020</span>: $ <span class="number">7</span> &lt;= <span class="number">0000</span>ffff</span><br><span class="line">@<span class="number">00003024</span>: $ <span class="number">1</span> &lt;= <span class="number">87231010</span></span><br><span class="line">@<span class="number">00003028</span>: $ <span class="number">9</span> &lt;= <span class="number">87238866</span></span><br><span class="line">@<span class="number">0000302</span>c: $ <span class="number">8</span> &lt;= <span class="number">00001010</span></span><br><span class="line">@<span class="number">00003030</span>: $ <span class="number">0</span> &lt;= <span class="number">0000</span>ffff</span><br><span class="line">@<span class="number">0000304</span>c: $ <span class="number">2</span> &lt;= <span class="number">0000000</span>c</span><br><span class="line">@<span class="number">0000305</span>c: $<span class="number">31</span> &lt;= <span class="number">00003064</span></span><br><span class="line">@<span class="number">00003060</span>: *<span class="number">0000000</span>c &lt;= <span class="number">87231010</span></span><br><span class="line">@<span class="number">0000306</span>c: $ <span class="number">1</span> &lt;= <span class="number">8723101</span>c</span><br><span class="line">@<span class="number">00003070</span>: $ <span class="number">1</span> &lt;= <span class="number">87231028</span></span><br><span class="line">@<span class="number">00003074</span>: $ <span class="number">1</span> &lt;= <span class="number">87231034</span></span><br><span class="line">@<span class="number">00003078</span>: *<span class="number">0000000</span>c &lt;= <span class="number">00003064</span></span><br><span class="line">@<span class="number">0000307</span>c: $ <span class="number">1</span> &lt;= <span class="number">00003064</span></span><br><span class="line">@<span class="number">00003090</span>: *<span class="number">0000000</span>c &lt;= <span class="number">00003064</span></span><br><span class="line">@<span class="number">00003068</span>: $ <span class="number">1</span> &lt;= <span class="number">00003070</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<h2 id="所涉及的指令的手册解释">所涉及的指令的手册解释</h2>




<p><img src="./p5cpu/image-20241030110149128-1732165084402-6.webp" alt="image-20241030110149128"><img src="./p5cpu/image-20241030110215113-1732165084402-7.webp" alt="image-20241030110215113"></p>




<img src="/2024/11/11/p5cpu/image-20241030110414004.webp" class="" title="image-20241030110414004">
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>作者: </span><span class="post-copyright-info"><a href="https://wrongization.site">wrongization</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>链接: </span><span class="post-copyright-info"><a href="https://wrongization.site/2024/11/11/p5cpu.html">https://wrongization.site/2024/11/11/p5cpu.html</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>转载注意: </span><span class="post-copyright-info">除非另有说明，否则本博客中的所有文章均采用 <a href=“https://creativecommons.org/licenses/by-nc-sa/4.0/”>CC BY-NC-SA 4.0 许可</a>。</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/co/">co</a><a class="post-meta__tags" href="/tags/cpu/">cpu</a><a class="post-meta__tags" href="/tags/verilog/">verilog</a><a class="post-meta__tags" href="/tags/P5/">P5</a></div><div class="post_share"><div class="social-share" data-image="/img/cover/p5cpu/p5cpu.webp" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://lib.baomitu.com/social-share.js/1.0.16/css/share.min.css" media="print" onload="this.media='all'"><script src="https://lib.baomitu.com/social-share.js/1.0.16/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2024/12/02/p6cpu.html" title="P6-verilog五层流水线CPU（全指令）"><img class="cover" src="/img/cover/p6cpu/p6cpu.webp" onerror="onerror=null;src='/img/404.webp'" alt="cover of previous post"><div class="pagination-info"><div class="label">明夜</div><div class="prev_info">P6-verilog五层流水线CPU（全指令）</div></div></a></div><div class="next-post pull-right"><a href="/2024/11/05/p4cpu.html" title="P4-verilog单周期CPU（简化指令）"><img class="cover" src="/img/cover/p4cpu/p4cpu.webp" onerror="onerror=null;src='/img/404.webp'" alt="cover of next post"><div class="pagination-info"><div class="label">昨夜</div><div class="next_info">P4-verilog单周期CPU（简化指令）</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关文章</span></div><div class="relatedPosts-list"><div><a href="/2024/11/05/p4cpu.html" title="P4-verilog单周期CPU（简化指令）"><img class="cover" src="/img/cover/p4cpu/p4cpu.webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-11-05</div><div class="title">P4-verilog单周期CPU（简化指令）</div></div></a></div><div><a href="/2024/12/16/p7cpu.html" title="P7-verilog五层流水线CPU（全指令）"><img class="cover" src="/img/cover/p7cpu/p7cpu.webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-12-16</div><div class="title">P7-verilog五层流水线CPU（全指令）</div></div></a></div><div><a href="/2024/12/02/p6cpu.html" title="P6-verilog五层流水线CPU（全指令）"><img class="cover" src="/img/cover/p6cpu/p6cpu.webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-12-02</div><div class="title">P6-verilog五层流水线CPU（全指令）</div></div></a></div><div><a href="/2024/10/23/p3cpu.html" title="P3-logisim单周期CPU（简化指令）"><img class="cover" src="/img/cover/p3cpu/cpu.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-10-23</div><div class="title">P3-logisim单周期CPU（简化指令）</div></div></a></div><div><a href="/2024/09/22/mipscommand.html" title="mips知识点"><img class="cover" src="/img/cover/mips/mips.webp" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-09-22</div><div class="title">mips知识点</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/logo.webp" onerror="this.onerror=null;this.src='/img/gif404.gif'" alt="avatar"/></div><div class="author-info__name">wrongization</div><div class="author-info__description">BUAAer</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">15</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">22</div></a><a href="/categories/"><div class="headline">类别</div><div class="length-num">19</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/wrongization"><i class="fab fa-github"></i><span>My Github Page</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://space.bilibili.com/175003959" target="_blank" title="bilibili"><i class="fab fa-bilibili" style="color: #FF69B4;"></i></a><a class="social-icon" href="https://500px.com.cn/wrongization" target="_blank" title="500px"><i class="fab fa-500px" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:2560668452@qq.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #7D26CD;"></i></a><a class="social-icon" href="https://steamcommunity.com/id/wrongization" target="_blank" title="steam"><i class="fab fa-steam-square" style="color: #00008B;"></i></a><a class="social-icon" href="https://www.test-ipv6.com/index.html.zh_CN" target="_blank" title="ipv6测试"><i class="fas fa-spinner fa-pulse" style="color: #00EE00;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">About界面更新了，记得看看呦！</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content is-expand"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">verilog五层流水线CPU（简化指令）</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">模块设计</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1-GRF-%E5%AF%84%E5%AD%98%E5%99%A8%E5%A0%86"><span class="toc-number">2.0.1.</span> <span class="toc-text">1. GRF(寄存器堆)</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2-DM"><span class="toc-number">2.0.2.</span> <span class="toc-text">2. DM</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#3-NPC"><span class="toc-number">2.0.3.</span> <span class="toc-text">3. NPC</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#4-IM"><span class="toc-number">2.0.4.</span> <span class="toc-text">4.IM</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5-ALU"><span class="toc-number">2.0.5.</span> <span class="toc-text">5.ALU</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#6-EXT"><span class="toc-number">2.0.6.</span> <span class="toc-text">6.EXT</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#7-CTRL"><span class="toc-number">2.0.7.</span> <span class="toc-text">7.CTRL</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#8-HCTRL"><span class="toc-number">2.1.</span> <span class="toc-text">8.HCTRL</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#9-%E6%B5%81%E6%B0%B4%E7%BA%BFREG"><span class="toc-number">2.2.</span> <span class="toc-text">9.流水线REG</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#10-mips-%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="toc-number">2.3.</span> <span class="toc-text">10.mips(顶层模块)</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">3.</span> <span class="toc-text">测试方案</span></a></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">4.</span> <span class="toc-text">思考题</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1"><span class="toc-number">4.0.1.</span> <span class="toc-text">1.</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#2"><span class="toc-number">4.0.2.</span> <span class="toc-text">2.</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#3"><span class="toc-number">4.0.3.</span> <span class="toc-text">3.</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#4"><span class="toc-number">4.0.4.</span> <span class="toc-text">4.</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#5"><span class="toc-number">4.0.5.</span> <span class="toc-text">5.</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#6"><span class="toc-number">4.0.6.</span> <span class="toc-text">6.</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#7"><span class="toc-number">4.0.7.</span> <span class="toc-text">7.</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">5.</span> <span class="toc-text">附录：</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%A2%98%E7%9B%AE%E6%B5%8B%E8%AF%95%E4%BB%A3%E7%A0%81%E7%BF%BB%E8%AF%91%EF%BC%9A"><span class="toc-number">5.1.</span> <span class="toc-text">题目测试代码翻译：</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E6%89%80%E6%B6%89%E5%8F%8A%E7%9A%84%E6%8C%87%E4%BB%A4%E7%9A%84%E6%89%8B%E5%86%8C%E8%A7%A3%E9%87%8A"><span class="toc-number">5.2.</span> <span class="toc-text">所涉及的指令的手册解释</span></a></li></ol></li></ol></div></div><div class="card-widget card-post-series"><div class="item-headline"><i class="fa-solid fa-layer-group"></i><span>系列文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/12/16/p7cpu.html" title="P7-verilog五层流水线CPU（全指令）"><img src="/img/cover/p7cpu/p7cpu.webp" onerror="this.onerror=null;this.src='/img/404.webp'" alt="P7-verilog五层流水线CPU（全指令）"></a><div class="content"><a class="title" href="/2024/12/16/p7cpu.html" title="P7-verilog五层流水线CPU（全指令）">P7-verilog五层流水线CPU（全指令）</a><time datetime="2024-12-16T13:21:31.000Z" title="创建 2024-12-16 21:21:31">2024-12-16</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/12/02/p6cpu.html" title="P6-verilog五层流水线CPU（全指令）"><img src="/img/cover/p6cpu/p6cpu.webp" onerror="this.onerror=null;this.src='/img/404.webp'" alt="P6-verilog五层流水线CPU（全指令）"></a><div class="content"><a class="title" href="/2024/12/02/p6cpu.html" title="P6-verilog五层流水线CPU（全指令）">P6-verilog五层流水线CPU（全指令）</a><time datetime="2024-12-02T14:17:49.000Z" title="创建 2024-12-02 22:17:49">2024-12-02</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/11/11/p5cpu.html" title="P5-verilog五层流水线CPU（简化指令）"><img src="/img/cover/p5cpu/p5cpu.webp" onerror="this.onerror=null;this.src='/img/404.webp'" alt="P5-verilog五层流水线CPU（简化指令）"></a><div class="content"><a class="title" href="/2024/11/11/p5cpu.html" title="P5-verilog五层流水线CPU（简化指令）">P5-verilog五层流水线CPU（简化指令）</a><time datetime="2024-11-11T07:05:40.000Z" title="创建 2024-11-11 15:05:40">2024-11-11</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/11/05/p4cpu.html" title="P4-verilog单周期CPU（简化指令）"><img src="/img/cover/p4cpu/p4cpu.webp" onerror="this.onerror=null;this.src='/img/404.webp'" alt="P4-verilog单周期CPU（简化指令）"></a><div class="content"><a class="title" href="/2024/11/05/p4cpu.html" title="P4-verilog单周期CPU（简化指令）">P4-verilog单周期CPU（简化指令）</a><time datetime="2024-11-05T14:20:21.000Z" title="创建 2024-11-05 22:20:21">2024-11-05</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/10/23/p3cpu.html" title="P3-logisim单周期CPU（简化指令）"><img src="/img/cover/p3cpu/cpu.png" onerror="this.onerror=null;this.src='/img/404.webp'" alt="P3-logisim单周期CPU（简化指令）"></a><div class="content"><a class="title" href="/2024/10/23/p3cpu.html" title="P3-logisim单周期CPU（简化指令）">P3-logisim单周期CPU（简化指令）</a><time datetime="2024-10-23T04:20:21.000Z" title="创建 2024-10-23 12:20:21">2024-10-23</time></div></div></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最近投稿</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2025/04/15/oo_unit2.html" title="BUAA-OO-unit2"><img src="/img/cover/oo_unit2/oo_unit2.webp" onerror="this.onerror=null;this.src='/img/404.webp'" alt="BUAA-OO-unit2"/></a><div class="content"><a class="title" href="/2025/04/15/oo_unit2.html" title="BUAA-OO-unit2">BUAA-OO-unit2</a><time datetime="2025-04-15T13:14:12.000Z" title="创建 2025-04-15 21:14:12">2025-04-15</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/04/10/oslab3.html" title="BUAA-OS-LAB3"><img src="/img/cover/oslab3/oslab3.webp" onerror="this.onerror=null;this.src='/img/404.webp'" alt="BUAA-OS-LAB3"/></a><div class="content"><a class="title" href="/2025/04/10/oslab3.html" title="BUAA-OS-LAB3">BUAA-OS-LAB3</a><time datetime="2025-04-10T07:19:46.000Z" title="创建 2025-04-10 15:19:46">2025-04-10</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/03/29/oslab2.html" title="BUAA-OS-LAB2"><img src="/img/cover/oslab2/oslab2.webp" onerror="this.onerror=null;this.src='/img/404.webp'" alt="BUAA-OS-LAB2"/></a><div class="content"><a class="title" href="/2025/03/29/oslab2.html" title="BUAA-OS-LAB2">BUAA-OS-LAB2</a><time datetime="2025-03-29T09:46:54.000Z" title="创建 2025-03-29 17:46:54">2025-03-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/03/22/oslab1.html" title="BUAA-OS-LAB1"><img src="/img/cover/oslab1/oslab1.webp" onerror="this.onerror=null;this.src='/img/404.webp'" alt="BUAA-OS-LAB1"/></a><div class="content"><a class="title" href="/2025/03/22/oslab1.html" title="BUAA-OS-LAB1">BUAA-OS-LAB1</a><time datetime="2025-03-22T15:12:09.000Z" title="创建 2025-03-22 23:12:09">2025-03-22</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/03/18/oo_unit1.html" title="BUAA-OO-unit1"><img src="/img/cover/oo_unit1/oo_unit1.webp" onerror="this.onerror=null;this.src='/img/404.webp'" alt="BUAA-OO-unit1"/></a><div class="content"><a class="title" href="/2025/03/18/oo_unit1.html" title="BUAA-OO-unit1">BUAA-OO-unit1</a><time datetime="2025-03-18T09:59:12.000Z" title="创建 2025-03-18 17:59:12">2025-03-18</time></div></div></div></div></div></div></main><footer id="footer" style="background: linear-gradient( 0deg,#D15FEE,30%,#7D26CD 100%)"><div id="footer-wrap"><div class="copyright">&copy;2024 - 2025 By wrongization</div><div class="footer_custom_text"><span id="realtime_duration"></span> <p> <a style="margin-inline:5px"target="_blank" href="https://hexo.io/"> <img src="https://img.shields.io/badge/Frame-Hexo-blue?style=flat&logo=hexo" title="博客框架为 Hexo" alt="HEXO"> </a> <a style="margin-inline:5px"target="_blank" href="https://butterfly.js.org/"> <img src="https://img.shields.io/badge/Theme-Butterfly-6513df?style=flat&logo=bitdefender" title="主题采用 Butterfly" alt="Butterfly"> </a> <a style="margin-inline:5px"target="_blank" href="https://github.com/"> <img src="https://img.shields.io/badge/Source-Github-d021d6?style=flat&logo=GitHub" title="本站项目由 GitHub 托管" alt="GitHub"> </a> <a style="margin-inline:5px"target="_blank"href="http://creativecommons.org/licenses/by-nc-sa/4.0/"> <img src="https://img.shields.io/badge/Copyright-BY--NC--SA%204.0-d42328?style=flat&logo=Claris" alt="img" title="本站采用知识共享署名-非商业性使用-相同方式共享4.0国际许可协议进行许可"> </a> <a target="_blank"href="https://v6.51.la/land/3L1PzYyEGNZiFQyL"><img src="https://sdk.51.la/icon/1-1.png" title="本站采用51.LA统计"> </a> </p></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"></div><div id="rightside-config-show"><button id="darkmode" type="button" title="打开/关闭夜间模式"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="隐藏/显示侧边栏"><i class="fas fa-arrows-alt-h"></i></button><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="go-up" type="button" title="返回顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.13.0"></script><script src="/js/main.js?v=4.13.0"></script><script src="https://lf6-cdn-tos.bytecdntp.com/cdn/expire-1-M/node-snackbar/0.1.16/snackbar.min.js"></script><div class="js-pjax"></div><script charset="UTF-8" id="LA_COLLECT" src="//sdk.51.la/js-sdk-pro.min.js"></script><script>LA.init({id:"3L1PzYyEGNZiFQyL",ck:"3L1PzYyEGNZiFQyL"})</script><script src="https://sdk.51.la/perf/js-sdk-perf.min.js" crossorigin="anonymous"></script><script> new LingQue.Monitor().init({id:"3L1Q2CzO5ktWU3Sd"});</script><script src="https://cdn.jsdelivr.net/npm/dayjs@1.11.7/dayjs.min.js"></script><script src="https://cdn.jsdelivr.net/npm/dayjs@1.11.7/plugin/duration.min.js"></script><script src="/scripts/realtime.js"></script><linkrel="stylesheet"href="http://aciano.top/redirect/?target=https://cdn.jsdelivr.net/npm/aplayer@1.10/dist/APlayer.min.css"><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="120" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/dist/canvas-nest.min.js"></script><script id="click-show-text" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/dist/click-show-text.min.js" data-mobile="false" data-text="ZTMY" data-fontsize="15px" data-random="false" async="async"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js?v=4.13.0"></script></div></div></body></html>