// Seed: 3493957536
module module_0 (
    input  wand  id_0,
    output tri   id_1,
    input  tri   id_2,
    input  tri1  id_3,
    output tri0  id_4,
    output wire  id_5,
    output wire  id_6,
    input  tri   id_7,
    output wire  id_8,
    input  uwire id_9,
    input  wor   id_10,
    output wor   id_11,
    input  tri   id_12,
    output uwire id_13,
    input  tri0  id_14,
    input  wor   id_15
);
  id_17 :
  assert property (@(1 or 1 == id_7) 1)
  else;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    output wire id_2,
    input wor id_3,
    input tri1 id_4
    , id_8,
    output supply1 id_5,
    output tri0 id_6
);
  assign id_8 = id_1;
  module_0(
      id_8, id_5, id_4, id_1, id_6, id_6, id_5, id_3, id_6, id_3, id_3, id_8, id_3, id_8, id_3, id_8
  ); id_10(
      .id_0(1), .id_1(id_3), .id_2(id_8)
  );
  wire id_11;
  assign id_0 = 1;
  wor  id_12 = 1'b0;
  wire id_13;
endmodule
