# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do RAM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/CPU/RAM2 {D:/CPU/RAM2/RAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:50 on Oct 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CPU/RAM2" D:/CPU/RAM2/RAM.v 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 00:45:50 on Oct 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CPU/RAM2 {D:/CPU/RAM2/ram_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:50 on Oct 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CPU/RAM2" D:/CPU/RAM2/ram_tb.v 
# -- Compiling module ram_tb
# 
# Top level modules:
# 	ram_tb
# End time: 00:45:50 on Oct 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/CPU/RAM2 {D:/CPU/RAM2/ram_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:45:50 on Oct 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CPU/RAM2" D:/CPU/RAM2/ram_tb.v 
# -- Compiling module ram_tb
# 
# Top level modules:
# 	ram_tb
# End time: 00:45:50 on Oct 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  ram_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" ram_tb 
# Start time: 00:45:50 on Oct 25,2023
# Loading work.ram_tb
# Loading work.RAM
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# time=0: data_out=xxxxxxxx, error=z
# time=5: data_out=00000014, error=z
# time=15: data_out=00000008, error=z
# ** Note: $stop    : D:/CPU/RAM2/ram_tb.v(81)
#    Time: 95 ps  Iteration: 0  Instance: /ram_tb
# Break in Module ram_tb at D:/CPU/RAM2/ram_tb.v line 81
# End time: 00:46:13 on Oct 25,2023, Elapsed time: 0:00:23
# Errors: 0, Warnings: 0
