$date
	Sun Oct 23 05:24:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#569654
b10110 &
b10110 %
1$
b10110 !
1"
#569655
0"
#569658
b1011 &
b1011 %
#569662
b100010 &
b100010 %
#569666
b10001 &
b10001 %
#569670
b110100 &
b110100 %
#569674
b11010 &
b11010 %
#569678
b1101 &
b1101 %
#569682
b101000 &
b101000 %
#569686
b10100 &
b10100 %
#569690
b1010 &
b1010 %
#569694
b101 &
b101 %
#569698
b10000 &
b10000 %
#569702
b1000 &
b1000 %
#569706
b100 &
b100 %
#569710
b10 &
b10 %
#569714
b1 &
b1 %
1#
#569718
b0 &
0#
b0 %
0$
#1633761
b11 !
1"
#1633762
b11 &
b11 %
1$
#1633763
0"
#1633766
b1010 &
b1010 %
#1633770
b101 &
b101 %
#1633774
b10000 &
b10000 %
#1633778
b1000 &
b1000 %
#1633782
b100 &
b100 %
#1633786
b10 &
b10 %
#1633790
b1 &
1#
b1 %
#1633794
b0 &
b0 %
0#
0$
#2552196
b10101 !
1"
#2552198
b10101 &
b10101 %
1$
#2552199
0"
#2552202
b1000000 &
b1000000 %
#2552206
b100000 &
b100000 %
#2552210
b10000 &
b10000 %
#2552214
b1000 &
b1000 %
#2552218
b100 &
b100 %
#2552222
b10 &
b10 %
#2552226
b1 &
b1 %
1#
#2552230
b0 &
0#
b0 %
0$
#4500012
