// Seed: 513194027
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri id_6
);
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input wor id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6
);
  assign id_1 = 1;
  tri1 id_8, id_9;
  assign id_9 = 1;
  module_0(
      id_3, id_3, id_0, id_0, id_5, id_1, id_6
  );
endmodule
