
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri May  2 20:57:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/amc/fpga/ip_amc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/ips/comparator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/pfc3ph/ips/sine_gen2/sine_gen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/pfc3ph/matlab/sim/hdl_prj2/hdlsrc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/ips/MCP_DRIVER'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_MCP_DRIVER_0_0/design_1_MCP_DRIVER_0_0.dcp' for cell 'design_1_i/MCP_DRIVER_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_PFC3PH_0_0/design_1_PFC3PH_0_0.dcp' for cell 'design_1_i/PFC3PH_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_amc_simulator_0_0/design_1_amc_simulator_0_0.dcp' for cell 'design_1_i/amc_simulator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_amc_simulator_0_1/design_1_amc_simulator_0_1.dcp' for cell 'design_1_i/amc_simulator_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_amc_simulator_1_0/design_1_amc_simulator_1_0.dcp' for cell 'design_1_i/amc_simulator_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0.dcp' for cell 'design_1_i/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_1/design_1_c_addsub_0_1.dcp' for cell 'design_1_i/c_addsub_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0.dcp' for cell 'design_1_i/c_addsub_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_2_0/design_1_c_addsub_2_0.dcp' for cell 'design_1_i/c_addsub_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_3_0/design_1_c_addsub_3_0.dcp' for cell 'design_1_i/c_addsub_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_c_addsub_4_0/design_1_c_addsub_4_0.dcp' for cell 'design_1_i/c_addsub_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_0/design_1_compar_tc_0_0.dcp' for cell 'design_1_i/compar_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_1/design_1_compar_tc_0_1.dcp' for cell 'design_1_i/compar_tc_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_2/design_1_compar_tc_0_2.dcp' for cell 'design_1_i/compar_tc_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_3/design_1_compar_tc_0_3.dcp' for cell 'design_1_i/compar_tc_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_4/design_1_compar_tc_0_4.dcp' for cell 'design_1_i/compar_tc_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_5/design_1_compar_tc_0_5.dcp' for cell 'design_1_i/compar_tc_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2.dcp' for cell 'design_1_i/rst_clk_wiz_1_6M1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_6M2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_6M3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_sine_3ph_0_0/design_1_sine_3ph_0_0.dcp' for cell 'design_1_i/sine_3ph_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1.dcp' for cell 'design_1_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_2/design_1_util_vector_logic_0_2.dcp' for cell 'design_1_i/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_3/design_1_util_vector_logic_0_3.dcp' for cell 'design_1_i/util_vector_logic_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/design_1_util_vector_logic_3_0.dcp' for cell 'design_1_i/util_vector_logic_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.dcp' for cell 'design_1_i/vio_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 769.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1342 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/ila_0 UUID: be177176-557e-59fe-ace2-fe04795a2b22 
INFO: [Chipscope 16-324] Core: design_1_i/vio_0 UUID: 01a4b594-7c44-5fa6-bd66-f70f5f031273 
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15.xdc:54]
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_15/design_1_clk_wiz_15.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M1/U0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M1/U0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M1/U0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M_2/design_1_rst_clk_wiz_1_6M_2.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M1/U0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_vio_0_0/design_1_vio_0_0.xdc] for cell 'design_1_i/vio_0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M2/U0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M2/U0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M2/U0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M1_0/design_1_rst_clk_wiz_1_6M1_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M2/U0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc:22]
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_0/clock_constraint.xdc] for cell 'design_1_i/compar_tc_0/inst'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_0/clock_constraint.xdc] for cell 'design_1_i/compar_tc_0/inst'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M3/U0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M3/U0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M3/U0'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_6M2_0/design_1_rst_clk_wiz_1_6M2_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_6M3/U0'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_1/clock_constraint.xdc] for cell 'design_1_i/compar_tc_1/inst'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_1/clock_constraint.xdc] for cell 'design_1_i/compar_tc_1/inst'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_2/clock_constraint.xdc] for cell 'design_1_i/compar_tc_2/inst'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_2/clock_constraint.xdc] for cell 'design_1_i/compar_tc_2/inst'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_3/clock_constraint.xdc] for cell 'design_1_i/compar_tc_3/inst'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_3/clock_constraint.xdc] for cell 'design_1_i/compar_tc_3/inst'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_4/clock_constraint.xdc] for cell 'design_1_i/compar_tc_4/inst'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_4/clock_constraint.xdc] for cell 'design_1_i/compar_tc_4/inst'
Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_5/clock_constraint.xdc] for cell 'design_1_i/compar_tc_5/inst'
Finished Parsing XDC File [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_compar_tc_0_5/clock_constraint.xdc] for cell 'design_1_i/compar_tc_5/inst'
Parsing XDC File [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
Finished Parsing XDC File [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 18 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1403.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 155 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 24 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 129 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

49 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1403.734 ; gain = 865.223
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.555 . Memory (MB): peak = 1403.734 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ae287297

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.449 . Memory (MB): peak = 1431.223 ; gain = 27.488

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 093279203c1d34ec.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1848.926 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1848.926 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1f77b532b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.926 ; gain = 20.000
Phase 1.1 Core Generation And Design Setup | Checksum: 1f77b532b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.926 ; gain = 20.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f77b532b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.926 ; gain = 20.000
Phase 1 Initialization | Checksum: 1f77b532b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.926 ; gain = 20.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f77b532b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.926 ; gain = 20.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f77b532b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.926 ; gain = 20.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f77b532b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.926 ; gain = 20.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 45 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 217b1d11e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.926 ; gain = 20.000
Retarget | Checksum: 217b1d11e
INFO: [Opt 31-389] Phase Retarget created 405 cells and removed 424 cells
INFO: [Opt 31-1021] In phase Retarget, 104 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: 1fd472fc5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.926 ; gain = 20.000
Constant propagation | Checksum: 1fd472fc5
INFO: [Opt 31-389] Phase Constant propagation created 49 cells and removed 164 cells
INFO: [Opt 31-1021] In phase Constant propagation, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1848.926 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1848.926 ; gain = 0.000
Phase 5 Sweep | Checksum: 253db2fea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.926 ; gain = 20.000
Sweep | Checksum: 253db2fea
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 124 cells
INFO: [Opt 31-1021] In phase Sweep, 1346 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 253db2fea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.926 ; gain = 20.000
BUFG optimization | Checksum: 253db2fea
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 253db2fea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.926 ; gain = 20.000
Shift Register Optimization | Checksum: 253db2fea
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 253db2fea

Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.926 ; gain = 20.000
Post Processing Netlist | Checksum: 253db2fea
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a756abfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.926 ; gain = 20.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1848.926 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a756abfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.926 ; gain = 20.000
Phase 9 Finalization | Checksum: 1a756abfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.926 ; gain = 20.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             405  |             424  |                                            104  |
|  Constant propagation         |              49  |             164  |                                             83  |
|  Sweep                        |               0  |             124  |                                           1346  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             92  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a756abfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1848.926 ; gain = 20.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 1 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1f39958c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1950.941 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f39958c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.941 ; gain = 102.016

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f39958c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1950.941 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1950.941 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2340b34bc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1950.941 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1950.941 ; gain = 547.207
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1950.941 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1950.941 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1950.941 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1950.941 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1950.941 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1950.941 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1950.941 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive AltSpreadLogic_medium
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'AltSpreadLogic_medium' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1950.941 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17f81f938

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1950.941 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1bed2ff87

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.527 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 226443e49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 226443e49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1950.941 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 226443e49

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2bfca79f5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 20889e291

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 20889e291

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2e01aad5b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 323e9475b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 110 LUTNM shape to break, 242 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 63, two critical 47, total 110, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 220 nets or LUTs. Breaked 110 LUTs, combined 110 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 50 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[5]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[5]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[5]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[2]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[5]. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[2]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[2]. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[3]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[1]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[4]. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[0]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[4]. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[3]. 11 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[0]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[0]. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[3]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[3]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[2]. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[5]. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[0]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[1]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[4]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[1]. 11 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6]. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]. 25 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[1]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[8]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[2]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[1]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[0]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[5]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[0]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[3]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[3]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[1]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[3]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[0]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[2]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[0]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[1]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[4]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[3]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[4]. 8 registers were pushed out.
INFO: [Physopt 32-457] Pass 2. Identified 24 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[2]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[8]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[1]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[6]. 7 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[7]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[6]. 10 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[4]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[4]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[0]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6]. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[7]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[0]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[5]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[6]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[5]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1_1_reg[5]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[6]. 8 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/mul_out1[5]. 11 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/on_1_reg. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/Gain3_out1_1_reg. 1 register was pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 74 nets or cells. Created 975 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1950.941 ; gain = 0.000
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1950.941 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          110  |            110  |                   220  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |          975  |              0  |                    74  |           0  |           1  |  00:00:04  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1085  |            110  |                   294  |           0  |           9  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2f2ea2e01

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1950.941 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 16e4e4f93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1950.941 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16e4e4f93

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a036caad

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22a54be49

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 224587304

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16a7bec0d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1f0c7423b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 243776254

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1decf9566

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 216c2381f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2632112e8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1950.941 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2632112e8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1950.941 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 283613c29

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.510 | TNS=-156670.329 |
Phase 1 Physical Synthesis Initialization | Checksum: 19b320753

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.382 . Memory (MB): peak = 1968.254 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/rst_clk_wiz_1_6M1/U0/peripheral_reset[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1fa962a93

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.665 . Memory (MB): peak = 1968.254 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 283613c29

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1968.254 ; gain = 17.312

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-12.159. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2591761bd

Time (s): cpu = 00:01:04 ; elapsed = 00:00:58 . Memory (MB): peak = 1968.254 ; gain = 17.312

Time (s): cpu = 00:01:04 ; elapsed = 00:00:58 . Memory (MB): peak = 1968.254 ; gain = 17.312
Phase 4.1 Post Commit Optimization | Checksum: 2591761bd

Time (s): cpu = 00:01:04 ; elapsed = 00:00:58 . Memory (MB): peak = 1968.254 ; gain = 17.312

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2591761bd

Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 1968.254 ; gain = 17.312

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2591761bd

Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 1968.254 ; gain = 17.312
Phase 4.3 Placer Reporting | Checksum: 2591761bd

Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 1968.254 ; gain = 17.312

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1968.254 ; gain = 0.000

Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 1968.254 ; gain = 17.312
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29e2907e8

Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 1968.254 ; gain = 17.312
Ending Placer Task | Checksum: 239208ebd

Time (s): cpu = 00:01:05 ; elapsed = 00:00:58 . Memory (MB): peak = 1968.254 ; gain = 17.312
213 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 1968.254 ; gain = 17.312
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1968.254 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1968.254 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1974.473 ; gain = 6.219
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.747 . Memory (MB): peak = 1977.797 ; gain = 9.543
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1977.797 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1977.797 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1977.797 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1977.797 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.796 . Memory (MB): peak = 1977.797 ; gain = 9.543
INFO: [Common 17-1381] The checkpoint 'C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1978.008 ; gain = 0.211
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.00s |  WALL: 1.55s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1978.008 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-156599.432 |
Phase 1 Physical Synthesis Initialization | Checksum: 176812ab7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.822 . Memory (MB): peak = 1985.133 ; gain = 7.125

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 176812ab7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.954 . Memory (MB): peak = 1985.133 ; gain = 7.125
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-156599.432 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/mul_out1[3]_i_30_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/clk_enable_0. Replicated 7 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/dout_bypass_11__6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/E[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/dout_bypass_last_value[24]_i_2__0_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/dout_bypass_last_value[99]_i_2__3_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_bypass1__1_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2__0_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__1_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/dout_bypass_bypass1__1. Replicated 9 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/dout_bypass_bypass1__1. Replicated 5 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/enb_gated_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/clk_enable_1. Replicated 6 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/dout_bypass_bypass1__1_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/enb_gated_2. Replicated 6 times.
INFO: [Physopt 32-601] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_din[52]. Net driver design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/ram_reg_0_7_0_5_i_4__2 was replaced.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__0_n_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2__1_n_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper/E[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/filreg_reg_1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_bypass1__1_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/clk_enable_0. Replicated 8 times.
INFO: [Physopt 32-601] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/clk_enable_0. Net driver design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[24]_i_2 was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/enb_gated_1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/rd_addr_1[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/wr_din[51]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/enb_gated_1. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/filreg_reg_3. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/E[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/dout_last_value0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/clk_enable_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper/dout_bypass_bypass1__1_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/rd_addr_1[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/u_ShiftRegisterRAM_Wrapper/dout_bypass_11__2_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_bypass1__1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/E[0]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 43 nets. Created 162 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 43 nets or cells. Created 162 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155570.713 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: 20eefafe3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0].  Re-placed instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_4_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[7].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_12__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[24].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][6]_i_1_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][6]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][6]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][6]_i_4_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][6]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[6].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[24].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_2
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_4_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_162[4].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][4]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_27__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_221_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_221
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[8].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[1].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_4_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[1].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_19__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_57__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_57__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_123__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_123__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_181_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_181
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0_psdsp
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_162[1].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][1]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[16].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_13__2
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_35__1_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_35__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[21].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_19__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_19__0_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_19__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_24__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_189_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_189
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[21].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_19
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_19_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_19_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_214_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_214
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[1].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_28__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_94__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_94__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_161__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_161__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_219_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_219
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_93__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_93__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_162[8].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][8]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_101__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_101__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1_psdsp
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][5]_i_1_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][5]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][5]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][5]_i_4_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][5]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[5].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_20__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_129__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_129__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_160__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_160__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_186_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_186
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_2
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_4_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_212_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_212
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_55__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_55__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_175_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_175
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][12]_i_1_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][12]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][12]_i_2_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][12]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][12]_i_4_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][12]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[12].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[12]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_143__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_143__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_77__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_77__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_162[5].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][5]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_126__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_126__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_26__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_15__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_45__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_45__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[19].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_21__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_115__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_115__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_171_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_171
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_21__0_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_21__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_2
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_4_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_217_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_217
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_159__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_159__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1[6].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_22__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_215_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_215
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_162[9].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][9]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_168__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_168__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][21].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_21__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[21].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_21
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_51_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_51
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_105_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_105
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_21_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_21_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_133__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_133__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_190_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_190
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_13__2_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_13__2_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][3]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][3]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[3].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][3]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][3]_i_4_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][3]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_162[3].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][3]
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_21_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_21_psdsp
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[9].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[9]
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][15].  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_27__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_27
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_125_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_125
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_49_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_49
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1_psdsp_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_27_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_27_psdsp_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_12__2_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_12__2_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_32__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_32
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_73_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_73
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_138_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_138
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_32_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_32_psdsp_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_12__2_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_12__2_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_26__1_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_26__1_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_179_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_179
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_37__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_37__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][11]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][11]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_110__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_110__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_169__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_169__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][11]_i_2_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][11]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][11]_i_4_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][11]_i_4
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[11].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_206_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_206
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_162[7].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][7]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_16__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_220_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_220
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_2_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_2
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_16__2_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_16__2_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_33__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_33
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_75_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_75
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_141_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_141
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_33_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_33_psdsp
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_17__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_40__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_40
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_89_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_89
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_119__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_119__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_50__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_50__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_163_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_163
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_23_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_23_psdsp_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_40_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_40_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_23_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_23_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_3_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_3
INFO: [Physopt 32-661] Optimized 73 nets.  Re-placed 73 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 73 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 73 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155321.948 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 1d2b26ce1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_18__1/O
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_177_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_177/O
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[16].  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_121__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_121__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0/O
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[16].  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_24__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_178_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_178/O
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_179_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_179/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0/O
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_51__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_51__0/O
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_22__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_12__2/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[24].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0/O
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0/O
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_3_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[1].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_2/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_4_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_4/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_27__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_53__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_53__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_24__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_189_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_189/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_214_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_214/O
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[1].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_28__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_93__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_93__0/O
INFO: [Physopt 32-661] Optimized 9 nets.  Re-placed 18 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 18 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155321.875 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 5 Multi Cell Placement Optimization | Checksum: 1187bb45d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 20 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_121__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_n_0. Rewired (signal push) design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_179_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_189_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_181_n_0. Rewired (signal push) design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_129__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_217_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_133__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_171_n_0. Rewired (signal push) design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_119__0_n_0. Rewired (signal push) design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_175_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_161__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_166__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_169__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_145__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_201_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_153__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_141__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 4 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1987.566 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155318.266 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 6 Rewire | Checksum: 8a2bf7cd

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[12]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_51__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 5 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155320.537 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 7 Critical Cell Optimization | Checksum: 1b2e6701e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 8 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 27 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/clk_enable_0_repN. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/mul_out1[3]_i_30_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__1_n_0_repN. Replicated 2 times.
INFO: [Physopt 32-601] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__1_n_0_repN_1. Net driver design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__1_replica_1 was replaced.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/dout_bypass_bypass1__1_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/dout_bypass_last_value[99]_i_2__3_n_0_repN_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/dout_bypass_last_value[24]_i_2__0_n_0_repN_1. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_bypass1__1_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2__0_n_0_repN_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/enb_gated_1_repN_2. Replicated 3 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/clk_enable_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/dout_last_value0_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[0]_repN_1. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/dout_bypass_bypass1__1_0_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__0_n_0_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_bypass1__1_0_repN_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[1]_repN_1. Replicated 2 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/enb_gated_1_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/E[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/clk_enable_0_repN_1. Net driver design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[49]_i_2__0_replica_1 was replaced.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[99]_i_2__1_n_0_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[0]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/rd_addr_1[1]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 13 nets. Created 21 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 21 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155247.762 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 8 Fanout Optimization | Checksum: 137ab9e70

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_204_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_204
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_220_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_220
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_22__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_192_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_192
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[12]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_222_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_222
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_126__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_126__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_221_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_221
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_18__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[16].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_121__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_121__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_178_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_178
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_rewire
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp_n_1.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_12__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[24].  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184_replica
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_51__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_51__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_206_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_206
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/Discrete_Time_Integrator_u_sat_held_reg[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_162__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/Discrete_Time_Integrator_u_sat_held_reg[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_146__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN_2.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184_replica_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_189_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_189
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_24__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_27__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_214_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_214
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_193_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_193
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[1].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_28__1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_3_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][1]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_93__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_93__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_168__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_168__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_22__1_psdsp_n.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_22__1_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_20__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_129__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_129__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_186_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_186
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_94__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_94__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_160__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_160__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_177_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_177
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_1_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_162[8].  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][8]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_26__1
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_42_47_i_2_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product3/u_dot_product_7/u_ShiftRegisterRAM_Wrapper_1/u_SimpleDualPortRAM_generic/ram_reg_0_7_42_47_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/Discrete_Time_Integrator_u_sat_held_reg[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_134__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[24].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_143__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_143__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_77__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_77__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_212_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_212
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_217_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_217
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/Discrete_Time_Integrator_u_sat_held_reg[2].  Re-placed instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_154__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_205_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_205
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/dout_bypass_11__6.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/mul_out1[0]_i_36
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/D[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/mul_out1[0]_i_28
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/i_load_in_1[7].  Re-placed instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/mergedOutput_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_215_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_215
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_68__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_68__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_133__0_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_133__0
INFO: [Physopt 32-663] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_190_n_0.  Re-placed instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_190
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_179_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_179
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_159__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_159__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_101__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_101__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/D[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/mul_out1[0]_i_18
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_17__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_118__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_118__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_50__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_50__0_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_23_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_23_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_23_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_23_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_161__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_161__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_219_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_219
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_19__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_57__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_57__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_34__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_34
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_28__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_28
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_126_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_126
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_166__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_166__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/D[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/mul_out1[0]_i_31
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_119__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_119__0_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_176_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_176
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_37__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_37__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][16]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][16]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_110__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_110__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_169__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_169__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_32__1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_32__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/D[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/mul_out1[0]_i_23
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_40__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_40
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_162_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_162
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_162[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][4]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_15__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_45__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_45__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[19].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_21__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_115__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_115__0_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_21__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_21__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_145__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_145__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_203_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_203
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_25__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_16__2
INFO: [Physopt 32-661] Optimized 42 nets.  Re-placed 42 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 42 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 42 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155221.423 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: ff1103a1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_204_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_204/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_220_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_220/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[12]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_222_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_222/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_126__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_126__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_18__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[16].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_121__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_121__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_178_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_178/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_192_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_192/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/Discrete_Time_Integrator_u_sat_held_reg[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_162__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/Discrete_Time_Integrator_u_sat_held_reg[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_146__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_12__2/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[24].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_24__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_27__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0/O
INFO: [Physopt 32-661] Optimized 9 nets.  Re-placed 21 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 9 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 21 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155227.375 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 10 Multi Cell Placement Optimization | Checksum: 11a8f2f89

Time (s): cpu = 00:00:54 ; elapsed = 00:00:34 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 20 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_221_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_121__0_n_0. Rewired (signal push) design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_178_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0_repN. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_205_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_189_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_179_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_176_n_0. Rewired (signal push) design_1_i/PFC3PH_0/inst/u_FET_CTRL/E[0] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_119__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_193_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_133__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_169__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_166__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_118__0_n_0. Rewired (signal push) design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_173_n_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1987.566 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155226.357 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 11 Rewire | Checksum: e5900f37

Time (s): cpu = 00:00:55 ; elapsed = 00:00:35 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_126__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[17] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 5 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155230.126 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 12 Critical Cell Optimization | Checksum: 138982009

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 138982009

Time (s): cpu = 00:01:00 ; elapsed = 00:00:39 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 14 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 9 candidate nets for fanout optimization.
INFO: [Physopt 32-601] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__1_n_0_repN_6. Net driver design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__1_replica_6 was replaced.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__1_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/clk_enable_0_repN_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/dout_bypass_last_value[99]_i_2__3_n_0_repN_5. Replicated 1 times.
INFO: [Physopt 32-601] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/dout_bypass_last_value[24]_i_2__0_n_0_repN_2. Net driver design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/u_ShiftRegisterRAM_Wrapper_1/dout_bypass_last_value[24]_i_2__0_replica_2 was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/dout_last_value0_repN_4. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__0_n_0_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/dout_bypass_last_value[124]_i_2__0_n_0_repN_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/u_ShiftRegisterRAM_Wrapper/clk_enable_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 5 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155213.827 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 14 Fanout Optimization | Checksum: 1151bc120

Time (s): cpu = 00:01:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_20__1_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[12]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_204_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_204
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_222_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_222
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_186_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_186
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_126__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_126__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_27__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_220_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_220
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_221_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_221
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_192_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_192
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_18__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[16].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_rewire_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/Discrete_Time_Integrator_u_sat_held_reg[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_146__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_12__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[24].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_24__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[1].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_28__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_94__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_94__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_160__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_160__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_177_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_177
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_121__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_121__0_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_26__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_195_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_195
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_187_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_187
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_77__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_77__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[24].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_212_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_212
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_20__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_205_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_205
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_206_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_206
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_214_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_214
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_159__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_159__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_93__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_93__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_4_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_179_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_179
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_51__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_51__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_161__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_161__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_19__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_57__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_57__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_123__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_123__0_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_101__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_101__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_162[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][4]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_191_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_191
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_15__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_45__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_45__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[19].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_21__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_21__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_21__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_145__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_145__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_203_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_203
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[16].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_13__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_37__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_37__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[21].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_19__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_110__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_110__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_169__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_169__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_19__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_19__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_166__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_166__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][2]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][2]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_38__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_38
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_85_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_85
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_156_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_156
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/dout_bypass_11__6.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/mul_out1[0]_i_36
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_16__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/D[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/mul_out1[0]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[18].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_2_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_201_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_201
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_37__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_37
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_153_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_153
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_96__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_96__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_210_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_210
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_202_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_202
INFO: [Physopt 32-661] Optimized 35 nets.  Re-placed 35 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 35 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 35 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155203.365 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 115e69bd2

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN_2.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184_replica_2/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_20__1_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_183_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_183/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_22__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[12]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_204_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_204/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_192_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_192/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_222_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_222/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_126__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_126__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_220_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_220/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_221_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_221/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_27__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_214_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_214/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_18__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[16].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_rewire_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/Discrete_Time_Integrator_u_sat_held_reg[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_146__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_12__2/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[24].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1_reg[7]/Q
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_223/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_3/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_24__1/O
INFO: [Physopt 32-661] Optimized 5 nets.  Re-placed 10 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155207.352 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 16 Multi Cell Placement Optimization | Checksum: 935368c7

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 9 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_157__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_129__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_177_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_193_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_161__0_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_185_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_189_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1987.566 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 17 Rewire | Checksum: 1185f9832

Time (s): cpu = 00:01:16 ; elapsed = 00:00:49 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4]_repN. Net driver design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1_replica was replaced.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_4_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 6 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155204.878 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 18 Critical Cell Optimization | Checksum: 14ef4be69

Time (s): cpu = 00:01:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 14ef4be69

Time (s): cpu = 00:01:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/sine_3ph_0/inst/Delay1_out1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/sine_3ph_0/inst/Delay2_out1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/sine_3ph_0/inst/Delay_out1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 14ef4be69

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 14ef4be69

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 22 Shift Register Optimization
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 14ef4be69

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 14ef4be69

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/sine_3ph_0/inst/Delay1_out1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/sine_3ph_0/inst/Delay2_out1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'design_1_i/sine_3ph_0/inst/Delay_out1_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 14ef4be69

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 14ef4be69

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 26 Shift Register Optimization
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 14ef4be69

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 40 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 10 nets.  Swapped 189 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 189 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155200.512 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1987.566 ; gain = 0.000
Phase 27 Critical Pin Optimization | Checksum: 14ef4be69

Time (s): cpu = 00:01:21 ; elapsed = 00:00:52 . Memory (MB): peak = 1987.566 ; gain = 9.559

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-1408] Pass 1. Identified 2 candidate nets for high-fanout optimization.
INFO: [Physopt 32-572] Net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1989.152 ; gain = 0.000
Phase 28 Very High Fanout Optimization | Checksum: 19aff4d59

Time (s): cpu = 00:01:22 ; elapsed = 00:00:53 . Memory (MB): peak = 1989.152 ; gain = 11.145

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0].  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.  Did not re-place instance design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/O_Ia[11]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN_2.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184_replica_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_20__1_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_n_0_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_183_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_183
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_129__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_129__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_186_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_186
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_204_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_204
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_20__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_192_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_192
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_187_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_187
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_185_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_185
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_104__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_27__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_18__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[16].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_rewire_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_12__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[24].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_24__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_193_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_193
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[1].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_28__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_94__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_94__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_160__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_160__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_177_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_177
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_121__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_121__0_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_29__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_26__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_152__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[24].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_212_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_212
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_164__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_18_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_165__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_222_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_222
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_220_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_220
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[12]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_28_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_149__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_195_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_195
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_33__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_159__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_159__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_93__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_93__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_179_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_179
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_143__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_143__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_77__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_77__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/Discrete_Time_Integrator_u_sat_held_reg[2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_154__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_51__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_51__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_n_0_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_replica
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_23__1_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN_3.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184_replica_3
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_4_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][8]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[8]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_19__1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_57__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_57__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_123__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_123__0_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_25__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_205_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_205
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_25_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[6].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_206_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_206
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_27_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_34_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_101__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_101__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][4]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4]_162[4].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1_reg[4][4]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/Discrete_Time_Integrator_u_sat_held_reg[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_134__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_145__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_145__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_203_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_203
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[16].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_13__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_37__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_37__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[21].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_19__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_110__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_110__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_169__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_169__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_19__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_19__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][9]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mergedDelay_regin_1_reg[9]
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_166__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_166__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][2]_i_3_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][2]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_15__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_45__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_45__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[19].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_21__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_115__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_115__0_rewire
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_21__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_21__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_16__2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[18].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_2_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][13]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp_n.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_201_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_201
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp_n_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_22__0_psdsp_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_161__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_161__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_219_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_219
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_98__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][0]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_131__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_65__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_202_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_202
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN_1.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184_replica_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/data5[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_4_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][7]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][6]_i_1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/tapped_delay_reg_1[4][6]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][21].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_21__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[21].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_21
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_51_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_51
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_105_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_105
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/dout_bypass_11__6.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/mul_out1[0]_i_36
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/delayOutSignal_held_reg[24][13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[6]_i_29__0
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/D[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_ShiftRegisterRAM_Wrapper/u_SimpleDualPortRAM_generic/mul_out1[0]_i_25
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/col7[5]_247[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_29
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_129_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_129
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[15].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_14__2
INFO: [Physopt 32-661] Optimized 24 nets.  Re-placed 24 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 24 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155196.540 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1989.152 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 19ce8cd18

Time (s): cpu = 00:01:27 ; elapsed = 00:00:56 . Memory (MB): peak = 1989.152 ; gain = 11.145

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_25__1_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_147__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_20__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN_2.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184_replica_2/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[14].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_183_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_183/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_20__1_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_n_0_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_22__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[12].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_194/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_129__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_129__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_186_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_186/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_135__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_192_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_192/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_21__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_66__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[13].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_132__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_187_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_187/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_193_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_193/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[11].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_18__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[16].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_122__0_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_180/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_54__0_rewire_rewire/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_128__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[17].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_12__2/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[24].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_167__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[5].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_24__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[2].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_27__1/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_155__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_89__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_n_0_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_103__0_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[10].  Did not re-place instance design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_30/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_185_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_185/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_simscape_system_tc/mul_out1[5]_i_184_replica/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_195_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_195/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_90__0/O
INFO: [Physopt 32-662] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0_n_0.  Did not re-place instance design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_156__0/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155196.554 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1989.152 ; gain = 0.000
Phase 30 Multi Cell Placement Optimization | Checksum: 16d070cdc

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 1989.152 ; gain = 11.145

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 16d070cdc

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 1989.152 ; gain = 11.145

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155196.554 |
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net en_gd_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[9]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_31__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155195.317 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155194.313 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155193.775 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155193.164 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[5]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155193.746 |
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[5]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_35_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155193.164 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14]_repN. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_replica_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155192.960 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[14]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_26_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155192.392 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[12]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155192.320 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155192.305 |
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[12]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155192.145 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[13]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_27__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155191.723 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_24_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155191.126 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_18__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_33__1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_102__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155189.075 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0_repN. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_replica_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_137__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155188.638 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_30__1_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155188.172 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155188.100 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[7]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_33_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155187.241 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_20__1_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155187.357 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_20__1_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155186.688 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_29_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155186.543 |
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[5]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_35__0_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155186.193 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_34__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_94__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_160__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_160__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_160__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155185.669 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_78__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_144__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155185.044 |
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14]_repN. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_replica_comp_1.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_62__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155184.869 |
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_74__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_140__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155184.083 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_69__0_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155184.782 |
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay14_out1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155184.796 |
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay14_out1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ic[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155183.676 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ic[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155181.726 |
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay5_out1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155180.329 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155179.820 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155179.048 |
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay13_out1[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155178.699 |
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay13_out1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155178.772 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155177.229 |
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay13_out1[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155176.880 |
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay2_out1[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155176.749 |
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay14_out1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ic[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155175.963 |
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay13_out1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155175.425 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155175.323 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155174.581 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155174.843 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ic[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155174.246 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155174.101 |
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_44_reg_n_0_[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155173.417 |
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_44_reg_n_0_[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155172.747 |
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay5_out1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155172.514 |
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/nCS4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155172.514 |
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/nCS4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net en_gd_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155171.816 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155171.496 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_61__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_127__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net en_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay5_out1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155171.627 |
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay13_out1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155170.739 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155170.579 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155170.550 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155168.775 |
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay5_out1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155168.862 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.902 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.552 |
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay2_out1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/nCS4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.552 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1999.379 ; gain = 0.000
Phase 32 Critical Path Optimization | Checksum: 13d6fcc54

Time (s): cpu = 00:01:49 ; elapsed = 00:01:11 . Memory (MB): peak = 1999.379 ; gain = 21.371

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.552 |
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net en_gd_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[14]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_26__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.174 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_31_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_81__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.130 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_29__1_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_97__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.145 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_26__1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.014 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_163__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/s_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155166.432 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/buffSig_held_1[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155166.010 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_82__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_148__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155165.471 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155171.700 |
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[4]_i_32_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[4]_235[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_85__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155170.346 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_85__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155168.746 |
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay2_out1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[10]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[10]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.625 |
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay13_out1[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.931 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155168.440 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.931 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.538 |
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay5_out1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155167.523 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155166.737 |
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155166.708 |
INFO: [Physopt 32-1483] Netlist edit fails for net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]_repN and pin design_1_i/vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[5]/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-1483] Netlist edit fails for net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]_repN and pin design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[0][4]/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-782] Net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4] was not replicated
INFO: [Physopt 32-780] Instance design_1_i/vio_0/inst has DONT_TOUCH and is preventing optimization
Resolution: Removing DONT_TOUCH attributes may enable additional optimization
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]. Critical path length was reduced through logic transformation on cell design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[4]_INST_0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.159 | TNS=-155163.521 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay2_out1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay13_out1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay14_out1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1483] Netlist edit fails for net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ic[11]_repN_1 and pin design_1_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[0][43]/D. Please check constraints such as DONT_TOUCH on the instance, net and hierarchal instance between driver and loads.
INFO: [Physopt 32-81] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ic[11]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ic[11]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_71_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_39. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_48_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_39. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_51_reg_n_0_[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/u_SPI_MNGR/tmp_39. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay2_out1[8]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay13_out1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ib[0]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/nCS4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/sum_simple. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net en_gd_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_32__0_psdsp_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_15__2_psdsp_n. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/D[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_86__0_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1[5]_i_28__0_psdsp_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/col7[5]_234[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_70__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_136__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_193_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_FET_CTRL/mul_out1[5]_i_105__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_simscape_system_tc/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net en_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/MCP_DRIVER_0/inst/Delay13_out1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay5_out1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[2]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[2]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/Delay2_out1[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[8]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[8]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Vout[8]. Optimization improves timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[2]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/PFC3PH_0/inst/u_real2uint8/O_Ia[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/MCP_DRIVER_0/inst/nCS4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/clk_wiz/inst/clk_out3_design_1_clk_wiz_15. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1999.762 ; gain = 0.000
Phase 33 Critical Path Optimization | Checksum: fe4531cd

Time (s): cpu = 00:02:17 ; elapsed = 00:01:28 . Memory (MB): peak = 1999.762 ; gain = 21.754

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: fe4531cd

Time (s): cpu = 00:02:17 ; elapsed = 00:01:28 . Memory (MB): peak = 1999.762 ; gain = 21.754
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1999.762 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-12.159 | TNS=-155395.042 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |       1117.791  |          186  |              0  |                    61  |           0  |           3  |  00:00:12  |
|  Single Cell Placement   |          0.000  |        289.539  |            0  |              0  |                   174  |           0  |           4  |  00:00:12  |
|  Multi Cell Placement    |          0.000  |         -9.881  |            0  |              0  |                    24  |           0  |           4  |  00:00:20  |
|  Rewire                  |          0.000  |          5.646  |            0  |              0  |                     7  |           0  |           3  |  00:00:02  |
|  Critical Cell           |          0.000  |         -3.565  |           19  |              0  |                    16  |           0  |           3  |  00:00:10  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.000  |          4.366  |            0  |              0  |                    10  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |       -198.488  |            2  |              0  |                    97  |           0  |           2  |  00:00:29  |
|  Total                   |          0.000  |       1205.408  |          207  |              0  |                   389  |           0  |          33  |  00:01:27  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1999.762 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1dd5d099c

Time (s): cpu = 00:02:17 ; elapsed = 00:01:28 . Memory (MB): peak = 1999.762 ; gain = 21.754
INFO: [Common 17-83] Releasing license: Implementation
2072 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:20 ; elapsed = 00:01:30 . Memory (MB): peak = 1999.762 ; gain = 21.965
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2008.809 ; gain = 8.910
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.687 . Memory (MB): peak = 2015.234 ; gain = 15.336
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.234 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2015.234 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2015.234 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2015.234 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.739 . Memory (MB): peak = 2015.234 ; gain = 15.336
INFO: [Common 17-1381] The checkpoint 'C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design -directive AlternateCLBRouting
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AlternateCLBRouting'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2369e32d ConstDB: 0 ShapeSum: 50ca5730 RouteDB: d2732ae5
Post Restoration Checksum: NetGraph: 82da1857 | NumContArr: f107aceb | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f933ba7c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2072.367 ; gain = 49.613

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f933ba7c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2072.734 ; gain = 49.980

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f933ba7c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2072.734 ; gain = 49.980
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2141440e1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2132.215 ; gain = 109.461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.076| TNS=-151087.299| WHS=-0.627 | THS=-207.558|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 177cff089

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2215.660 ; gain = 192.906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.076| TNS=-154526.451| WHS=-0.612 | THS=-28.201|

Phase 2.4 Update Timing for Bus Skew | Checksum: 1664ee5d6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2215.660 ; gain = 192.906

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23477
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23476
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16acf3a76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2215.660 ; gain = 192.906

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 16acf3a76

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2215.660 ; gain = 192.906

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1bec0dafa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2251.059 ; gain = 228.305
Phase 4 Initial Routing | Checksum: 1bec0dafa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2251.059 ; gain = 228.305
INFO: [Route 35-580] Design has 112 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================================+==============================+=====================================================+
| Launch Setup Clock                   | Launch Hold Clock            | Pin                                                 |
+======================================+==============================+=====================================================+
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[4]/D  |
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[7]/D   |
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[8]/D   |
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[11]/D  |
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay14_out1_reg[10]/D |
+--------------------------------------+------------------------------+-----------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1438
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.707| TNS=-158981.234| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 25688155d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2270.410 ; gain = 247.656

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.819| TNS=-159017.509| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 29953df19

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.410 ; gain = 247.656
Phase 5 Rip-up And Reroute | Checksum: 29953df19

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.410 ; gain = 247.656

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 33469264f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2270.410 ; gain = 247.656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.707| TNS=-158980.364| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1c1087b32

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.410 ; gain = 247.656

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c1087b32

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.410 ; gain = 247.656
Phase 6 Delay and Skew Optimization | Checksum: 1c1087b32

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.410 ; gain = 247.656

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.707| TNS=-158978.193| WHS=0.004  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1c461cb28

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.410 ; gain = 247.656
Phase 7 Post Hold Fix | Checksum: 1c461cb28

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2270.410 ; gain = 247.656

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 1c461cb28

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.410 ; gain = 247.656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.707| TNS=-158978.193| WHS=0.004  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 1c461cb28

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.410 ; gain = 247.656

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.0661 %
  Global Horizontal Routing Utilization  = 22.3669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y61 -> INT_R_X19Y61
East Dir 1x1 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X6Y31 -> INT_L_X6Y31
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 1c461cb28

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.410 ; gain = 247.656

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 1c461cb28

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2270.410 ; gain = 247.656

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 22bd53a35

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2270.410 ; gain = 247.656

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2270.410 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.670. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 11dbb282f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2270.410 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 12 Incr Placement Change | Checksum: 11dbb282f

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2270.410 ; gain = 247.656

Phase 13 Build RT Design
Checksum: PlaceDB: 89cb2237 ConstDB: 0 ShapeSum: 6a22c281 RouteDB: 29cd4377
Post Restoration Checksum: NetGraph: 398c696d | NumContArr: ad76de6c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 26c553d13

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2270.410 ; gain = 247.656

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 26c553d13

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2270.410 ; gain = 247.656

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 2fd314ee9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2270.410 ; gain = 247.656
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 2842c0d3c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2270.410 ; gain = 247.656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.671| TNS=-157990.168| WHS=-0.568 | THS=-206.458|


Phase 14.4 Update Timing for Bus Skew

Phase 14.4.1 Update Timing
Phase 14.4.1 Update Timing | Checksum: 2c4445f08

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2288.539 ; gain = 265.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.671| TNS=-158481.881| WHS=-0.527 | THS=-7.551 |

Phase 14.4 Update Timing for Bus Skew | Checksum: 23fc4bebd

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2288.539 ; gain = 265.785

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.8095 %
  Global Horizontal Routing Utilization  = 22.0782 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 553
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 242
  Number of Partially Routed Nets     = 311
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 297fdbb3e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2288.539 ; gain = 265.785

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 297fdbb3e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2288.539 ; gain = 265.785

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 2314a659c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2288.539 ; gain = 265.785
Phase 16 Initial Routing | Checksum: 2314a659c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 2288.539 ; gain = 265.785
INFO: [Route 35-580] Design has 65 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================================+==============================+=====================================================+
| Launch Setup Clock                   | Launch Hold Clock            | Pin                                                 |
+======================================+==============================+=====================================================+
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[4]/D  |
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay2_out1_reg[2]/D   |
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[10]/D |
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay13_out1_reg[11]/D |
| VIRTUAL_clk_out1_design_1_clk_wiz_15 | clk_out1_design_1_clk_wiz_15 | design_1_i/MCP_DRIVER_0/inst/Delay5_out1_reg[10]/D  |
+--------------------------------------+------------------------------+-----------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 393
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.667| TNS=-159547.453| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 27848fb1c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 2315.395 ; gain = 292.641

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.692| TNS=-159464.698| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 1f4552607

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 2315.395 ; gain = 292.641
Phase 17 Rip-up And Reroute | Checksum: 1f4552607

Time (s): cpu = 00:01:06 ; elapsed = 00:00:50 . Memory (MB): peak = 2315.395 ; gain = 292.641

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 19bd14b37

Time (s): cpu = 00:01:07 ; elapsed = 00:00:50 . Memory (MB): peak = 2315.395 ; gain = 292.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.667| TNS=-159546.583| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 1ebadb693

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 2315.395 ; gain = 292.641

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 1ebadb693

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 2315.395 ; gain = 292.641
Phase 18 Delay and Skew Optimization | Checksum: 1ebadb693

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 2315.395 ; gain = 292.641

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.667| TNS=-159555.880| WHS=0.008  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 216dcc46f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 2315.395 ; gain = 292.641
Phase 19 Post Hold Fix | Checksum: 216dcc46f

Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2315.395 ; gain = 292.641

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 216dcc46f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 2315.395 ; gain = 292.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.667| TNS=-159555.880| WHS=0.008  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 216dcc46f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 2315.395 ; gain = 292.641

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 21.2445 %
  Global Horizontal Routing Utilization  = 22.5446 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y61 -> INT_R_X19Y61
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X7Y35 -> INT_R_X7Y35
   INT_R_X7Y31 -> INT_R_X7Y31
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 21 Route finalize | Checksum: 216dcc46f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:52 . Memory (MB): peak = 2315.395 ; gain = 292.641

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 216dcc46f

Time (s): cpu = 00:01:11 ; elapsed = 00:00:53 . Memory (MB): peak = 2315.395 ; gain = 292.641

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 20425d146

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2315.395 ; gain = 292.641

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 20425d146

Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 2315.395 ; gain = 292.641

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-11.666| TNS=-159539.891| WHS=0.009  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 2663b7d05

Time (s): cpu = 00:01:16 ; elapsed = 00:00:55 . Memory (MB): peak = 2315.395 ; gain = 292.641
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 55.268 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: 1cc740ab8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:55 . Memory (MB): peak = 2315.395 ; gain = 292.641
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1cc740ab8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:55 . Memory (MB): peak = 2315.395 ; gain = 292.641

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
2101 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:56 . Memory (MB): peak = 2315.395 ; gain = 300.160
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_design_1_clk_wiz_15' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.srcs/constrs_1/imports/fpga/Cmod-S7-25-Master.xdc:107]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
2120 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2315.395 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2315.395 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.683 . Memory (MB): peak = 2315.395 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.395 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2315.395 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2315.395 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2315.395 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.811 . Memory (MB): peak = 2315.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/impl_3/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 3626272 bits.
Writing bitstream ./design_1_wrapper.bit...
Writing bitstream ./design_1_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
2135 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2684.441 ; gain = 369.047
INFO: [Common 17-206] Exiting Vivado at Fri May  2 21:01:26 2025...
