read -sv run_verilog_mid/adder_32b_10_70_26c0d710100113f24720d5ed6e59615b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_70_26c0d710100113f24720d5ed6e59615b_yosys.v
