# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {testbench_top_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_17 -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.testbench_top xil_defaultlib.glbl 
# Start time: 23:17:39 on Nov 27,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 2 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 2 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 2 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 2 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 1 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 2 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Warning: E:\Xilinx\Vivado\2021.2\data\ip\xilinx\mult_gen_v12_0\hdl\mult_gen_v12_0_vh_rfs.vhd(87): (vopt-1152) Index value 3 is out of index range -1 to 0 of mult_gen_v12_0_17.dsp(xilinx).ZD_ARRAY.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=19.
# Loading work.testbench_top(fast)
# Loading work.vlg_design(fast)
# Loading work.vlg_en(fast)
# Loading work.vlg_trig(fast)
# Loading work.vlg_echo(fast)
# Loading work.vlg_cal(fast)
# Loading work.glbl(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mult_gen_0(mult_gen_0_arch)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# o_s_mm = 0 mm
# o_s_mm = x mm
# o_s_mm = 0 mm
run -all
# Test 1:
#  distance of testbench = 2330 mm
# o_s_mm = 2330 mm
# Test 2:
#  distance of testbench = 9 mm
# o_s_mm = 8 mm
# ** Note: $stop    : ../../../../../../testbench/testbench_top.v(102)
#    Time: 200001002500 ps  Iteration: 0  Instance: /testbench_top
# Break in Module testbench_top at ../../../../../../testbench/testbench_top.v line 102
# End time: 23:23:18 on Nov 27,2022, Elapsed time: 0:05:39
# Errors: 0, Warnings: 19
