Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 21 09:08:34 2023
| Host         : xiaoxin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         284         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           20          
LUTAR-1    Warning           LUT drives async reset alert                        33          
TIMING-18  Warning           Missing input or output delay                       9           
TIMING-20  Warning           Non-clocked latch                                   25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (364)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (687)
5. checking no_input_delay (17)
6. checking no_output_delay (53)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (364)
--------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: display (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: frequency_division/clk1k_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: frequency_division/clk2k_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: frequency_division/clk3k_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: frequency_division/clk4k_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: password_in/bluetooth/frequency_1_2/clk50m_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: password_in/bluetooth/uart_r_1/message_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: password_in/password_bcd_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: state_machine/display_max_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_machine/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_machine/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_machine/state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_machine/state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_machine/state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_machine/state_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: state_machine/state_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (687)
--------------------------------------------------
 There are 687 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (53)
--------------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.123        0.000                      0                 1199        0.088        0.000                      0                 1199        3.000        0.000                       0                   429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out2_clock_PLL_100_50_25MHz                           {0.000 10.000}     20.000          50.000          
  clk_out3_clock_PLL_100_50_25MHz                           {0.000 20.000}     40.000          25.000          
  clkfbout_clock_PLL_100_50_25MHz                           {0.000 5.000}      10.000          100.000         
sys_clk_pin                                                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out2_clock_PLL_100_50_25MHz                                16.227        0.000                      0                    6        0.488        0.000                      0                    6        9.500        0.000                       0                    97  
  clk_out3_clock_PLL_100_50_25MHz                                32.073        0.000                      0                  502        0.132        0.000                      0                  502       19.500        0.000                       0                   227  
  clkfbout_clock_PLL_100_50_25MHz                                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                                                       5.123        0.000                      0                   70        0.167        0.000                      0                   70        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clock_PLL_100_50_25MHz  clk_out2_clock_PLL_100_50_25MHz        9.867        0.000                      0                  627        0.088        0.000                      0                  627  
clk_out2_clock_PLL_100_50_25MHz  clk_out3_clock_PLL_100_50_25MHz       11.171        0.000                      0                   12        0.240        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
  To Clock:  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_PLL_100_50_25MHz
  To Clock:  clk_out2_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       16.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.227ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.580ns (17.484%)  route 2.737ns (82.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 21.768 - 20.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.702     1.704    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    SLICE_X72Y81         FDCE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDCE (Prop_fdce_C_Q)         0.456     2.160 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/Q
                         net (fo=3, routed)           1.244     3.404    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_13
    SLICE_X72Y66         LUT3 (Prop_lut3_I1_O)        0.124     3.528 f  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_26/O
                         net (fo=1, routed)           1.493     5.022    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_14
    RAMB36_X2Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.765    21.768    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    21.775    
                         clock uncertainty           -0.084    21.692    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    21.249    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.249    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                 16.227    

Slack (MET) :             16.689ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.668ns (25.778%)  route 1.923ns (74.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 21.647 - 20.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.712     1.714    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    SLICE_X78Y65         FDCE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDCE (Prop_fdce_C_Q)         0.518     2.232 f  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/Q
                         net (fo=3, routed)           0.980     3.212    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/pwropt
    SLICE_X80Y62         LUT3 (Prop_lut3_I0_O)        0.150     3.362 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.944     4.306    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_19
    RAMB36_X3Y10         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.644    21.647    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.079    21.726    
                         clock uncertainty           -0.084    21.642    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    20.995    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.995    
                         arrival time                          -4.306    
  -------------------------------------------------------------------
                         slack                                 16.689    

Slack (MET) :             17.177ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.668ns (31.970%)  route 1.421ns (68.030%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 21.631 - 20.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.712     1.714    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    SLICE_X78Y65         FDCE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDCE (Prop_fdce_C_Q)         0.518     2.232 f  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/Q
                         net (fo=3, routed)           0.937     3.169    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/pwropt
    SLICE_X72Y66         LUT3 (Prop_lut3_I0_O)        0.150     3.319 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.485     3.804    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_20
    RAMB36_X2Y13         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.628    21.631    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.079    21.710    
                         clock uncertainty           -0.084    21.626    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    20.981    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.981    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                 17.177    

Slack (MET) :             17.516ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.642ns (32.682%)  route 1.322ns (67.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 21.643 - 20.000 ) 
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.712     1.714    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    SLICE_X78Y65         FDCE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDCE (Prop_fdce_C_Q)         0.518     2.232 f  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/Q
                         net (fo=3, routed)           0.980     3.212    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_17
    SLICE_X80Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.336 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.343     3.679    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_18
    RAMB36_X3Y12         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.640    21.643    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.079    21.722    
                         clock uncertainty           -0.084    21.638    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    21.195    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.195    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                 17.516    

Slack (MET) :             17.650ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.606ns (37.581%)  route 1.007ns (62.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 21.628 - 20.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.702     1.704    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    SLICE_X72Y81         FDCE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDCE (Prop_fdce_C_Q)         0.456     2.160 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/Q
                         net (fo=3, routed)           0.522     2.682    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/pwropt
    SLICE_X72Y81         LUT3 (Prop_lut3_I1_O)        0.150     2.832 f  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_30/O
                         net (fo=1, routed)           0.485     3.317    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_16
    RAMB36_X2Y16         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.625    21.628    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.095    21.723    
                         clock uncertainty           -0.084    21.639    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.672    20.967    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.967    
                         arrival time                          -3.317    
  -------------------------------------------------------------------
                         slack                                 17.650    

Slack (MET) :             17.686ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.580ns (32.261%)  route 1.218ns (67.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.636ns = ( 21.636 - 20.000 ) 
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.702     1.704    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    SLICE_X72Y81         FDCE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDCE (Prop_fdce_C_Q)         0.456     2.160 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/Q
                         net (fo=3, routed)           0.522     2.682    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/pwropt
    SLICE_X72Y81         LUT3 (Prop_lut3_I1_O)        0.124     2.806 f  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_28/O
                         net (fo=1, routed)           0.696     3.502    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_15
    RAMB36_X3Y16         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.633    21.636    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.079    21.715    
                         clock uncertainty           -0.084    21.631    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    21.188    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.188    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                 17.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.186ns (27.767%)  route 0.484ns (72.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.586     0.588    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    SLICE_X72Y81         FDCE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/Q
                         net (fo=3, routed)           0.185     0.913    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/pwropt
    SLICE_X72Y81         LUT3 (Prop_lut3_I1_O)        0.045     0.958 f  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_28/O
                         net (fo=1, routed)           0.299     1.257    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_15
    RAMB36_X3Y16         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.905     0.907    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clkb
    RAMB36_X3Y16         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.673    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.769    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.183ns (31.688%)  route 0.395ns (68.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.586     0.588    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    SLICE_X72Y81         FDCE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/Q
                         net (fo=3, routed)           0.185     0.913    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/pwropt
    SLICE_X72Y81         LUT3 (Prop_lut3_I1_O)        0.042     0.955 f  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_30/O
                         net (fo=1, routed)           0.210     1.165    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_16
    RAMB36_X2Y16         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.898     0.900    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.256     0.644    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.032     0.676    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.933%)  route 0.513ns (71.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.594     0.596    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    SLICE_X78Y65         FDCE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDCE (Prop_fdce_C_Q)         0.164     0.760 f  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/Q
                         net (fo=3, routed)           0.359     1.118    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_17
    SLICE_X80Y62         LUT3 (Prop_lut3_I0_O)        0.045     1.163 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.155     1.318    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_18
    RAMB36_X3Y12         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.912     0.914    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.680    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.776    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.210ns (27.080%)  route 0.565ns (72.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.594     0.596    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    SLICE_X78Y65         FDCE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDCE (Prop_fdce_C_Q)         0.164     0.760 f  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/Q
                         net (fo=3, routed)           0.356     1.115    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/pwropt
    SLICE_X72Y66         LUT3 (Prop_lut3_I0_O)        0.046     1.161 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.210     1.371    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_20
    RAMB36_X2Y13         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.900     0.902    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.668    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.034     0.702    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.186ns (13.077%)  route 1.236ns (86.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.586     0.588    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    SLICE_X72Y81         FDCE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDCE (Prop_fdce_C_Q)         0.141     0.729 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/Q
                         net (fo=3, routed)           0.498     1.227    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_13
    SLICE_X72Y66         LUT3 (Prop_lut3_I1_O)        0.045     1.272 f  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_26/O
                         net (fo=1, routed)           0.738     2.010    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_14
    RAMB36_X2Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.969     0.971    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.005     0.966    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.062    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.208ns (19.111%)  route 0.880ns (80.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.594     0.596    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    SLICE_X78Y65         FDCE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDCE (Prop_fdce_C_Q)         0.164     0.760 f  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_32_cooolDelFlop/Q
                         net (fo=3, routed)           0.359     1.118    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/pwropt
    SLICE_X80Y62         LUT3 (Prop_lut3_I0_O)        0.044     1.162 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.522     1.684    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_19
    RAMB36_X3Y10         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.915     0.917    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.234     0.683    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.030     0.713    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.971    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clock_PLL_100_50_25MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8      camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8      camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y9      camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y9      camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y12     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y12     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y13     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y13     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y16     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         20.000      17.108     RAMB36_X3Y16     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y98     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y98     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y96     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y96     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y96     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y96     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y95     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y95     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y88     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y88     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y98     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y98     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y96     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y96     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y96     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X66Y96     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y95     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X63Y95     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y88     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X68Y88     camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       32.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.073ns  (required time - arrival time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 2.950ns (38.842%)  route 4.645ns (61.158%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.751     1.753    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/CLK
    RAMB18_X3Y42         RAMB18E1                                     r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.207 f  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[14]
                         net (fo=3, routed)           1.185     5.392    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/DOADO[14]
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.516 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4/O
                         net (fo=3, routed)           0.779     6.296    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/sccb_set_data_reg[7]_i_2/O
                         net (fo=2, routed)           0.444     6.864    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg_3
    SLICE_X83Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=5, routed)           1.251     8.239    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[4]_0
    SLICE_X78Y105        LUT4 (Prop_lut4_I3_O)        0.124     8.363 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer[31]_i_2/O
                         net (fo=32, routed)          0.985     9.348    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer
    SLICE_X80Y109        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.588    41.591    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X80Y109        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[29]/C
                         clock pessimism              0.094    41.685    
                         clock uncertainty           -0.095    41.590    
    SLICE_X80Y109        FDRE (Setup_fdre_C_CE)      -0.169    41.421    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                 32.073    

Slack (MET) :             32.073ns  (required time - arrival time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 2.950ns (38.842%)  route 4.645ns (61.158%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.751     1.753    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/CLK
    RAMB18_X3Y42         RAMB18E1                                     r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.207 f  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[14]
                         net (fo=3, routed)           1.185     5.392    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/DOADO[14]
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.516 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4/O
                         net (fo=3, routed)           0.779     6.296    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/sccb_set_data_reg[7]_i_2/O
                         net (fo=2, routed)           0.444     6.864    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg_3
    SLICE_X83Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=5, routed)           1.251     8.239    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[4]_0
    SLICE_X78Y105        LUT4 (Prop_lut4_I3_O)        0.124     8.363 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer[31]_i_2/O
                         net (fo=32, routed)          0.985     9.348    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer
    SLICE_X80Y109        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.588    41.591    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X80Y109        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[30]/C
                         clock pessimism              0.094    41.685    
                         clock uncertainty           -0.095    41.590    
    SLICE_X80Y109        FDRE (Setup_fdre_C_CE)      -0.169    41.421    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[30]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                 32.073    

Slack (MET) :             32.073ns  (required time - arrival time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 2.950ns (38.842%)  route 4.645ns (61.158%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 41.591 - 40.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.751     1.753    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/CLK
    RAMB18_X3Y42         RAMB18E1                                     r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.207 f  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[14]
                         net (fo=3, routed)           1.185     5.392    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/DOADO[14]
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.516 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4/O
                         net (fo=3, routed)           0.779     6.296    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/sccb_set_data_reg[7]_i_2/O
                         net (fo=2, routed)           0.444     6.864    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg_3
    SLICE_X83Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=5, routed)           1.251     8.239    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[4]_0
    SLICE_X78Y105        LUT4 (Prop_lut4_I3_O)        0.124     8.363 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer[31]_i_2/O
                         net (fo=32, routed)          0.985     9.348    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer
    SLICE_X80Y109        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.588    41.591    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X80Y109        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[31]/C
                         clock pessimism              0.094    41.685    
                         clock uncertainty           -0.095    41.590    
    SLICE_X80Y109        FDRE (Setup_fdre_C_CE)      -0.169    41.421    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         41.421    
                         arrival time                          -9.348    
  -------------------------------------------------------------------
                         slack                                 32.073    

Slack (MET) :             32.107ns  (required time - arrival time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 2.950ns (39.000%)  route 4.614ns (61.000%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 41.594 - 40.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.751     1.753    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/CLK
    RAMB18_X3Y42         RAMB18E1                                     r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.207 f  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[14]
                         net (fo=3, routed)           1.185     5.392    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/DOADO[14]
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.516 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4/O
                         net (fo=3, routed)           0.779     6.296    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/sccb_set_data_reg[7]_i_2/O
                         net (fo=2, routed)           0.444     6.864    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg_3
    SLICE_X83Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=5, routed)           1.251     8.239    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[4]_0
    SLICE_X78Y105        LUT4 (Prop_lut4_I3_O)        0.124     8.363 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer[31]_i_2/O
                         net (fo=32, routed)          0.955     9.317    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer
    SLICE_X80Y102        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.591    41.594    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X80Y102        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[1]/C
                         clock pessimism              0.094    41.688    
                         clock uncertainty           -0.095    41.593    
    SLICE_X80Y102        FDRE (Setup_fdre_C_CE)      -0.169    41.424    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         41.424    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 32.107    

Slack (MET) :             32.107ns  (required time - arrival time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 2.950ns (39.000%)  route 4.614ns (61.000%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 41.594 - 40.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.751     1.753    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/CLK
    RAMB18_X3Y42         RAMB18E1                                     r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.207 f  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[14]
                         net (fo=3, routed)           1.185     5.392    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/DOADO[14]
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.516 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4/O
                         net (fo=3, routed)           0.779     6.296    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/sccb_set_data_reg[7]_i_2/O
                         net (fo=2, routed)           0.444     6.864    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg_3
    SLICE_X83Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=5, routed)           1.251     8.239    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[4]_0
    SLICE_X78Y105        LUT4 (Prop_lut4_I3_O)        0.124     8.363 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer[31]_i_2/O
                         net (fo=32, routed)          0.955     9.317    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer
    SLICE_X80Y102        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.591    41.594    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X80Y102        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[2]/C
                         clock pessimism              0.094    41.688    
                         clock uncertainty           -0.095    41.593    
    SLICE_X80Y102        FDRE (Setup_fdre_C_CE)      -0.169    41.424    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         41.424    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 32.107    

Slack (MET) :             32.107ns  (required time - arrival time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 2.950ns (39.000%)  route 4.614ns (61.000%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 41.594 - 40.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.751     1.753    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/CLK
    RAMB18_X3Y42         RAMB18E1                                     r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.207 f  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[14]
                         net (fo=3, routed)           1.185     5.392    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/DOADO[14]
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.516 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4/O
                         net (fo=3, routed)           0.779     6.296    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/sccb_set_data_reg[7]_i_2/O
                         net (fo=2, routed)           0.444     6.864    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg_3
    SLICE_X83Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=5, routed)           1.251     8.239    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[4]_0
    SLICE_X78Y105        LUT4 (Prop_lut4_I3_O)        0.124     8.363 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer[31]_i_2/O
                         net (fo=32, routed)          0.955     9.317    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer
    SLICE_X80Y102        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.591    41.594    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X80Y102        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[3]/C
                         clock pessimism              0.094    41.688    
                         clock uncertainty           -0.095    41.593    
    SLICE_X80Y102        FDRE (Setup_fdre_C_CE)      -0.169    41.424    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         41.424    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                 32.107    

Slack (MET) :             32.166ns  (required time - arrival time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 2.950ns (39.315%)  route 4.553ns (60.685%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.751     1.753    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/CLK
    RAMB18_X3Y42         RAMB18E1                                     r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.207 f  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[14]
                         net (fo=3, routed)           1.185     5.392    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/DOADO[14]
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.516 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4/O
                         net (fo=3, routed)           0.779     6.296    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/sccb_set_data_reg[7]_i_2/O
                         net (fo=2, routed)           0.444     6.864    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg_3
    SLICE_X83Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=5, routed)           1.251     8.239    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[4]_0
    SLICE_X78Y105        LUT4 (Prop_lut4_I3_O)        0.124     8.363 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer[31]_i_2/O
                         net (fo=32, routed)          0.894     9.257    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer
    SLICE_X80Y108        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.589    41.592    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X80Y108        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[25]/C
                         clock pessimism              0.094    41.686    
                         clock uncertainty           -0.095    41.591    
    SLICE_X80Y108        FDRE (Setup_fdre_C_CE)      -0.169    41.422    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         41.422    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                 32.166    

Slack (MET) :             32.166ns  (required time - arrival time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 2.950ns (39.315%)  route 4.553ns (60.685%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.751     1.753    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/CLK
    RAMB18_X3Y42         RAMB18E1                                     r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.207 f  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[14]
                         net (fo=3, routed)           1.185     5.392    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/DOADO[14]
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.516 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4/O
                         net (fo=3, routed)           0.779     6.296    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/sccb_set_data_reg[7]_i_2/O
                         net (fo=2, routed)           0.444     6.864    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg_3
    SLICE_X83Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=5, routed)           1.251     8.239    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[4]_0
    SLICE_X78Y105        LUT4 (Prop_lut4_I3_O)        0.124     8.363 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer[31]_i_2/O
                         net (fo=32, routed)          0.894     9.257    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer
    SLICE_X80Y108        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.589    41.592    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X80Y108        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[26]/C
                         clock pessimism              0.094    41.686    
                         clock uncertainty           -0.095    41.591    
    SLICE_X80Y108        FDRE (Setup_fdre_C_CE)      -0.169    41.422    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         41.422    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                 32.166    

Slack (MET) :             32.166ns  (required time - arrival time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 2.950ns (39.315%)  route 4.553ns (60.685%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.751     1.753    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/CLK
    RAMB18_X3Y42         RAMB18E1                                     r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.207 f  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[14]
                         net (fo=3, routed)           1.185     5.392    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/DOADO[14]
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.516 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4/O
                         net (fo=3, routed)           0.779     6.296    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/sccb_set_data_reg[7]_i_2/O
                         net (fo=2, routed)           0.444     6.864    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg_3
    SLICE_X83Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=5, routed)           1.251     8.239    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[4]_0
    SLICE_X78Y105        LUT4 (Prop_lut4_I3_O)        0.124     8.363 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer[31]_i_2/O
                         net (fo=32, routed)          0.894     9.257    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer
    SLICE_X80Y108        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.589    41.592    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X80Y108        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[27]/C
                         clock pessimism              0.094    41.686    
                         clock uncertainty           -0.095    41.591    
    SLICE_X80Y108        FDRE (Setup_fdre_C_CE)      -0.169    41.422    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         41.422    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                 32.166    

Slack (MET) :             32.166ns  (required time - arrival time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 2.950ns (39.315%)  route 4.553ns (60.685%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 41.592 - 40.000 ) 
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.751     1.753    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/CLK
    RAMB18_X3Y42         RAMB18E1                                     r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     4.207 f  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/DOADO[14]
                         net (fo=3, routed)           1.185     5.392    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/DOADO[14]
    SLICE_X83Y106        LUT4 (Prop_lut4_I3_O)        0.124     5.516 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4/O
                         net (fo=3, routed)           0.779     6.296    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/OV7670_SETUP_FSM_state[0]_i_4_n_0
    SLICE_X83Y105        LUT6 (Prop_lut6_I0_O)        0.124     6.420 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/sccb_set_data_reg[7]_i_2/O
                         net (fo=2, routed)           0.444     6.864    camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg_3
    SLICE_X83Y105        LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/rom_select_reg[7]_i_3/O
                         net (fo=5, routed)           1.251     8.239    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[4]_0
    SLICE_X78Y105        LUT4 (Prop_lut4_I3_O)        0.124     8.363 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer[31]_i_2/O
                         net (fo=32, routed)          0.894     9.257    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer
    SLICE_X80Y108        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.589    41.592    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X80Y108        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[28]/C
                         clock pessimism              0.094    41.686    
                         clock uncertainty           -0.095    41.591    
    SLICE_X80Y108        FDRE (Setup_fdre_C_CE)      -0.169    41.422    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         41.422    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                 32.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.602     0.604    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X86Y108        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_fdre_C_Q)         0.141     0.745 r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[2]/Q
                         net (fo=1, routed)           0.051     0.796    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/FSM_return_state_reg_n_0_[2]
    SLICE_X87Y108        LUT5 (Prop_lut5_I3_O)        0.045     0.841 r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.841    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[2]
    SLICE_X87Y108        FDCE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.873     0.875    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X87Y108        FDCE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[2]/C
                         clock pessimism             -0.259     0.617    
    SLICE_X87Y108        FDCE (Hold_fdce_C_D)         0.092     0.709    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.602     0.604    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X83Y106        FDCE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.141     0.745 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.100     0.845    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/D[4]
    SLICE_X84Y106        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.873     0.875    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X84Y106        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X84Y106        FDRE (Hold_fdre_C_D)         0.076     0.696    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.601     0.603    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X83Y107        FDCE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDCE (Prop_fdce_C_Q)         0.141     0.744 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.102     0.846    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/D[5]
    SLICE_X84Y107        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.872     0.874    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X84Y107        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[5]/C
                         clock pessimism             -0.256     0.619    
    SLICE_X84Y107        FDRE (Hold_fdre_C_D)         0.075     0.694    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.602     0.604    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X84Y105        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDRE (Prop_fdre_C_Q)         0.164     0.768 r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.050     0.818    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg[3]
    SLICE_X85Y105        LUT6 (Prop_lut6_I3_O)        0.045     0.863 r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/load_txm_byte[3]_i_1/O
                         net (fo=1, routed)           0.000     0.863    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/load_txm_byte[3]_i_1_n_0
    SLICE_X85Y105        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.873     0.875    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X85Y105        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]/C
                         clock pessimism             -0.259     0.617    
    SLICE_X85Y105        FDRE (Hold_fdre_C_D)         0.092     0.709    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/load_txm_byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.143%)  route 0.106ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.602     0.604    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X82Y105        FDCE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDCE (Prop_fdce_C_Q)         0.141     0.745 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.106     0.850    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/D[0]
    SLICE_X84Y105        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.873     0.875    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X84Y105        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X84Y105        FDRE (Hold_fdre_C_D)         0.075     0.695    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.602     0.604    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X83Y105        FDCE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDCE (Prop_fdce_C_Q)         0.141     0.745 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_set_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.102     0.847    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/D[3]
    SLICE_X84Y105        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.873     0.875    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X84Y105        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X84Y105        FDRE (Hold_fdre_C_D)         0.063     0.683    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/set_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.602     0.604    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X83Y105        FDCE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y105        FDCE (Prop_fdce_C_Q)         0.141     0.745 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[0]/Q
                         net (fo=1, routed)           0.102     0.847    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[7]_0[0]
    SLICE_X84Y105        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.873     0.875    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X84Y105        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[0]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X84Y105        FDRE (Hold_fdre_C_D)         0.063     0.683    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.602     0.604    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X83Y106        FDCE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.141     0.745 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[4]/Q
                         net (fo=1, routed)           0.102     0.847    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[7]_0[4]
    SLICE_X84Y106        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.873     0.875    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X84Y106        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[4]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X84Y106        FDRE (Hold_fdre_C_D)         0.063     0.683    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.602     0.604    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/CLK
    SLICE_X83Y106        FDCE                                         r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDCE (Prop_fdce_C_Q)         0.141     0.745 r  camera_vga_display_top/ov7670_setup_module_top/ov767_setup/sccb_sub_address_reg_reg[5]/Q
                         net (fo=1, routed)           0.102     0.847    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[7]_0[5]
    SLICE_X84Y106        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.873     0.875    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X84Y106        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[5]/C
                         clock pessimism             -0.256     0.620    
    SLICE_X84Y106        FDRE (Hold_fdre_C_D)         0.063     0.683    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/sub_address_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 camera_vga_display_top/ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.602     0.604    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X86Y108        FDRE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y108        FDRE (Prop_fdre_C_Q)         0.141     0.745 r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/FSM_return_state_reg[1]/Q
                         net (fo=1, routed)           0.086     0.830    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/FSM_return_state_reg_n_0_[1]
    SLICE_X87Y108        LUT6 (Prop_lut6_I0_O)        0.045     0.875 r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.875    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/SCCB_FSM_state[1]
    SLICE_X87Y108        FDCE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.873     0.875    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/CLK
    SLICE_X87Y108        FDCE                                         r  camera_vga_display_top/ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[1]/C
                         clock pessimism             -0.259     0.617    
    SLICE_X87Y108        FDCE (Hold_fdce_C_D)         0.091     0.708    camera_vga_display_top/ov7670_setup_module_top/sccb_communication/SCCB_FSM_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clock_PLL_100_50_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X3Y42     camera_vga_display_top/ov7670_setup_module_top/ov7670_setup_rom/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X87Y107    siod_to_ov7670_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X78Y105    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/FSM_return_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y106    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/OV7670_SETUP_FSM_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y106    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/OV7670_SETUP_FSM_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X75Y104    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/done_reg_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X83Y104    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X82Y104    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/rom_select_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y107    siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y107    siod_to_ov7670_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/FSM_return_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/FSM_return_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y106    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/OV7670_SETUP_FSM_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y106    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/OV7670_SETUP_FSM_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y106    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/OV7670_SETUP_FSM_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y106    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/OV7670_SETUP_FSM_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X75Y104    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/done_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X75Y104    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/done_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y107    siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X87Y107    siod_to_ov7670_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/FSM_return_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y105    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/FSM_return_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y106    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/OV7670_SETUP_FSM_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y106    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/OV7670_SETUP_FSM_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y106    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/OV7670_SETUP_FSM_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y106    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/OV7670_SETUP_FSM_state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X75Y104    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/done_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X75Y104    camera_vga_display_top/ov7670_setup_module_top/ov767_setup/done_reg_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_PLL_100_50_25MHz
  To Clock:  clkfbout_clock_PLL_100_50_25MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_PLL_100_50_25MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 frequency_division/count2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 2.244ns (45.590%)  route 2.678ns (54.410%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    frequency_division/clk
    SLICE_X2Y68          FDCE                                         r  frequency_division/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  frequency_division/count2_reg[5]/Q
                         net (fo=2, routed)           0.953     6.788    frequency_division/count2_reg[5]
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.912 f  frequency_division/clk2k_i_4/O
                         net (fo=1, routed)           0.578     7.490    frequency_division/clk2k_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.614 f  frequency_division/clk2k_i_2/O
                         net (fo=26, routed)          0.578     8.193    frequency_division/clk2k_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.317 r  frequency_division/count2[0]_i_2/O
                         net (fo=1, routed)           0.568     8.885    frequency_division/count2[0]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.435 r  frequency_division/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.435    frequency_division/count2_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.552 r  frequency_division/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.552    frequency_division/count2_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.669 r  frequency_division/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    frequency_division/count2_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.786 r  frequency_division/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    frequency_division/count2_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  frequency_division/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    frequency_division/count2_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  frequency_division/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    frequency_division/count2_reg[20]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.239 r  frequency_division/count2_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.239    frequency_division/count2_reg[24]_i_1_n_7
    SLICE_X2Y73          FDCE                                         r  frequency_division/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.590    15.013    frequency_division/clk
    SLICE_X2Y73          FDCE                                         r  frequency_division/count2_reg[24]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDCE (Setup_fdce_C_D)        0.109    15.361    frequency_division/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.361    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 frequency_division/count2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 2.231ns (45.446%)  route 2.678ns (54.554%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    frequency_division/clk
    SLICE_X2Y68          FDCE                                         r  frequency_division/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  frequency_division/count2_reg[5]/Q
                         net (fo=2, routed)           0.953     6.788    frequency_division/count2_reg[5]
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.912 f  frequency_division/clk2k_i_4/O
                         net (fo=1, routed)           0.578     7.490    frequency_division/clk2k_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.614 f  frequency_division/clk2k_i_2/O
                         net (fo=26, routed)          0.578     8.193    frequency_division/clk2k_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.317 r  frequency_division/count2[0]_i_2/O
                         net (fo=1, routed)           0.568     8.885    frequency_division/count2[0]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.435 r  frequency_division/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.435    frequency_division/count2_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.552 r  frequency_division/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.552    frequency_division/count2_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.669 r  frequency_division/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    frequency_division/count2_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.786 r  frequency_division/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    frequency_division/count2_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  frequency_division/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    frequency_division/count2_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.226 r  frequency_division/count2_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.226    frequency_division/count2_reg[20]_i_1_n_6
    SLICE_X2Y72          FDCE                                         r  frequency_division/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.591    15.014    frequency_division/clk
    SLICE_X2Y72          FDCE                                         r  frequency_division/count2_reg[21]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109    15.362    frequency_division/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 frequency_division/count2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 2.223ns (45.357%)  route 2.678ns (54.643%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    frequency_division/clk
    SLICE_X2Y68          FDCE                                         r  frequency_division/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  frequency_division/count2_reg[5]/Q
                         net (fo=2, routed)           0.953     6.788    frequency_division/count2_reg[5]
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.912 f  frequency_division/clk2k_i_4/O
                         net (fo=1, routed)           0.578     7.490    frequency_division/clk2k_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.614 f  frequency_division/clk2k_i_2/O
                         net (fo=26, routed)          0.578     8.193    frequency_division/clk2k_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.317 r  frequency_division/count2[0]_i_2/O
                         net (fo=1, routed)           0.568     8.885    frequency_division/count2[0]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.435 r  frequency_division/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.435    frequency_division/count2_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.552 r  frequency_division/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.552    frequency_division/count2_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.669 r  frequency_division/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    frequency_division/count2_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.786 r  frequency_division/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    frequency_division/count2_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  frequency_division/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    frequency_division/count2_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.218 r  frequency_division/count2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.218    frequency_division/count2_reg[20]_i_1_n_4
    SLICE_X2Y72          FDCE                                         r  frequency_division/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.591    15.014    frequency_division/clk
    SLICE_X2Y72          FDCE                                         r  frequency_division/count2_reg[23]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109    15.362    frequency_division/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 frequency_division/count2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.860ns  (logic 2.182ns (44.896%)  route 2.678ns (55.104%))
  Logic Levels:           10  (CARRY4=7 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    frequency_division/clk
    SLICE_X2Y68          FDCE                                         r  frequency_division/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  frequency_division/count2_reg[5]/Q
                         net (fo=2, routed)           0.953     6.788    frequency_division/count2_reg[5]
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.912 f  frequency_division/clk2k_i_4/O
                         net (fo=1, routed)           0.578     7.490    frequency_division/clk2k_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.614 f  frequency_division/clk2k_i_2/O
                         net (fo=26, routed)          0.578     8.193    frequency_division/clk2k_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.317 r  frequency_division/count2[0]_i_2/O
                         net (fo=1, routed)           0.568     8.885    frequency_division/count2[0]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.435 r  frequency_division/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.435    frequency_division/count2_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.552 r  frequency_division/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.552    frequency_division/count2_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.669 r  frequency_division/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    frequency_division/count2_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.786 r  frequency_division/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    frequency_division/count2_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  frequency_division/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    frequency_division/count2_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.020 r  frequency_division/count2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.020    frequency_division/count2_reg[20]_i_1_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.177 r  frequency_division/count2_reg[24]_i_1/CO[1]
                         net (fo=1, routed)           0.000    10.177    frequency_division/count2_reg[24]_i_1_n_2
    SLICE_X2Y73          FDCE                                         r  frequency_division/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.590    15.013    frequency_division/clk
    SLICE_X2Y73          FDCE                                         r  frequency_division/count2_reg[25]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y73          FDCE (Setup_fdce_C_D)        0.094    15.346    frequency_division/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 frequency_division/count2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 2.147ns (44.497%)  route 2.678ns (55.503%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    frequency_division/clk
    SLICE_X2Y68          FDCE                                         r  frequency_division/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  frequency_division/count2_reg[5]/Q
                         net (fo=2, routed)           0.953     6.788    frequency_division/count2_reg[5]
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.912 f  frequency_division/clk2k_i_4/O
                         net (fo=1, routed)           0.578     7.490    frequency_division/clk2k_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.614 f  frequency_division/clk2k_i_2/O
                         net (fo=26, routed)          0.578     8.193    frequency_division/clk2k_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.317 r  frequency_division/count2[0]_i_2/O
                         net (fo=1, routed)           0.568     8.885    frequency_division/count2[0]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.435 r  frequency_division/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.435    frequency_division/count2_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.552 r  frequency_division/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.552    frequency_division/count2_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.669 r  frequency_division/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    frequency_division/count2_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.786 r  frequency_division/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    frequency_division/count2_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  frequency_division/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    frequency_division/count2_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.142 r  frequency_division/count2_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.142    frequency_division/count2_reg[20]_i_1_n_5
    SLICE_X2Y72          FDCE                                         r  frequency_division/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.591    15.014    frequency_division/clk
    SLICE_X2Y72          FDCE                                         r  frequency_division/count2_reg[22]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109    15.362    frequency_division/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 frequency_division/count2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 2.127ns (44.266%)  route 2.678ns (55.734%))
  Logic Levels:           9  (CARRY4=6 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    frequency_division/clk
    SLICE_X2Y68          FDCE                                         r  frequency_division/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  frequency_division/count2_reg[5]/Q
                         net (fo=2, routed)           0.953     6.788    frequency_division/count2_reg[5]
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.912 f  frequency_division/clk2k_i_4/O
                         net (fo=1, routed)           0.578     7.490    frequency_division/clk2k_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.614 f  frequency_division/clk2k_i_2/O
                         net (fo=26, routed)          0.578     8.193    frequency_division/clk2k_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.317 r  frequency_division/count2[0]_i_2/O
                         net (fo=1, routed)           0.568     8.885    frequency_division/count2[0]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.435 r  frequency_division/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.435    frequency_division/count2_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.552 r  frequency_division/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.552    frequency_division/count2_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.669 r  frequency_division/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    frequency_division/count2_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.786 r  frequency_division/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    frequency_division/count2_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.903 r  frequency_division/count2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.903    frequency_division/count2_reg[16]_i_1_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.122 r  frequency_division/count2_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.122    frequency_division/count2_reg[20]_i_1_n_7
    SLICE_X2Y72          FDCE                                         r  frequency_division/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.591    15.014    frequency_division/clk
    SLICE_X2Y72          FDCE                                         r  frequency_division/count2_reg[20]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y72          FDCE (Setup_fdce_C_D)        0.109    15.362    frequency_division/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         15.362    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 frequency_division/count2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 2.114ns (44.114%)  route 2.678ns (55.886%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    frequency_division/clk
    SLICE_X2Y68          FDCE                                         r  frequency_division/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  frequency_division/count2_reg[5]/Q
                         net (fo=2, routed)           0.953     6.788    frequency_division/count2_reg[5]
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.912 f  frequency_division/clk2k_i_4/O
                         net (fo=1, routed)           0.578     7.490    frequency_division/clk2k_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.614 f  frequency_division/clk2k_i_2/O
                         net (fo=26, routed)          0.578     8.193    frequency_division/clk2k_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.317 r  frequency_division/count2[0]_i_2/O
                         net (fo=1, routed)           0.568     8.885    frequency_division/count2[0]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.435 r  frequency_division/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.435    frequency_division/count2_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.552 r  frequency_division/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.552    frequency_division/count2_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.669 r  frequency_division/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    frequency_division/count2_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.786 r  frequency_division/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    frequency_division/count2_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.109 r  frequency_division/count2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.109    frequency_division/count2_reg[16]_i_1_n_6
    SLICE_X2Y71          FDCE                                         r  frequency_division/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.593    15.016    frequency_division/clk
    SLICE_X2Y71          FDCE                                         r  frequency_division/count2_reg[17]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109    15.364    frequency_division/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 frequency_division/count2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 2.106ns (44.021%)  route 2.678ns (55.979%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    frequency_division/clk
    SLICE_X2Y68          FDCE                                         r  frequency_division/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  frequency_division/count2_reg[5]/Q
                         net (fo=2, routed)           0.953     6.788    frequency_division/count2_reg[5]
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.912 f  frequency_division/clk2k_i_4/O
                         net (fo=1, routed)           0.578     7.490    frequency_division/clk2k_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.614 f  frequency_division/clk2k_i_2/O
                         net (fo=26, routed)          0.578     8.193    frequency_division/clk2k_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.317 r  frequency_division/count2[0]_i_2/O
                         net (fo=1, routed)           0.568     8.885    frequency_division/count2[0]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.435 r  frequency_division/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.435    frequency_division/count2_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.552 r  frequency_division/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.552    frequency_division/count2_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.669 r  frequency_division/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    frequency_division/count2_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.786 r  frequency_division/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    frequency_division/count2_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.101 r  frequency_division/count2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.101    frequency_division/count2_reg[16]_i_1_n_4
    SLICE_X2Y71          FDCE                                         r  frequency_division/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.593    15.016    frequency_division/clk
    SLICE_X2Y71          FDCE                                         r  frequency_division/count2_reg[19]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109    15.364    frequency_division/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.101    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 frequency_division/count2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.708ns  (logic 2.030ns (43.117%)  route 2.678ns (56.883%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    frequency_division/clk
    SLICE_X2Y68          FDCE                                         r  frequency_division/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  frequency_division/count2_reg[5]/Q
                         net (fo=2, routed)           0.953     6.788    frequency_division/count2_reg[5]
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.912 f  frequency_division/clk2k_i_4/O
                         net (fo=1, routed)           0.578     7.490    frequency_division/clk2k_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.614 f  frequency_division/clk2k_i_2/O
                         net (fo=26, routed)          0.578     8.193    frequency_division/clk2k_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.317 r  frequency_division/count2[0]_i_2/O
                         net (fo=1, routed)           0.568     8.885    frequency_division/count2[0]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.435 r  frequency_division/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.435    frequency_division/count2_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.552 r  frequency_division/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.552    frequency_division/count2_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.669 r  frequency_division/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    frequency_division/count2_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.786 r  frequency_division/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    frequency_division/count2_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.025 r  frequency_division/count2_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.025    frequency_division/count2_reg[16]_i_1_n_5
    SLICE_X2Y71          FDCE                                         r  frequency_division/count2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.593    15.016    frequency_division/clk
    SLICE_X2Y71          FDCE                                         r  frequency_division/count2_reg[18]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109    15.364    frequency_division/count2_reg[18]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 frequency_division/count2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 2.010ns (42.875%)  route 2.678ns (57.125%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.714     5.317    frequency_division/clk
    SLICE_X2Y68          FDCE                                         r  frequency_division/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.518     5.835 f  frequency_division/count2_reg[5]/Q
                         net (fo=2, routed)           0.953     6.788    frequency_division/count2_reg[5]
    SLICE_X3Y67          LUT6 (Prop_lut6_I2_O)        0.124     6.912 f  frequency_division/clk2k_i_4/O
                         net (fo=1, routed)           0.578     7.490    frequency_division/clk2k_i_4_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124     7.614 f  frequency_division/clk2k_i_2/O
                         net (fo=26, routed)          0.578     8.193    frequency_division/clk2k_i_2_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.317 r  frequency_division/count2[0]_i_2/O
                         net (fo=1, routed)           0.568     8.885    frequency_division/count2[0]_i_2_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.435 r  frequency_division/count2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.435    frequency_division/count2_reg[0]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.552 r  frequency_division/count2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.552    frequency_division/count2_reg[4]_i_1_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.669 r  frequency_division/count2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.669    frequency_division/count2_reg[8]_i_1_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.786 r  frequency_division/count2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.786    frequency_division/count2_reg[12]_i_1_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.005 r  frequency_division/count2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.005    frequency_division/count2_reg[16]_i_1_n_7
    SLICE_X2Y71          FDCE                                         r  frequency_division/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.593    15.016    frequency_division/clk
    SLICE_X2Y71          FDCE                                         r  frequency_division/count2_reg[16]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y71          FDCE (Setup_fdce_C_D)        0.109    15.364    frequency_division/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  5.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 frequency_division/count1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/clk1k_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    frequency_division/clk
    SLICE_X50Y95         FDCE                                         r  frequency_division/count1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  frequency_division/count1_reg[2]/Q
                         net (fo=4, routed)           0.062     1.710    frequency_division/load
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.755 r  frequency_division/clk1k_i_1/O
                         net (fo=1, routed)           0.000     1.755    frequency_division/clk1k_i_1_n_0
    SLICE_X51Y95         FDCE                                         r  frequency_division/clk1k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.835     2.000    frequency_division/clk
    SLICE_X51Y95         FDCE                                         r  frequency_division/clk1k_reg/C
                         clock pessimism             -0.502     1.497    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.091     1.588    frequency_division/clk1k_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 frequency_division/clk4k_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/clk4k_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.590     1.509    frequency_division/clk
    SLICE_X5Y75          FDCE                                         r  frequency_division/clk4k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  frequency_division/clk4k_reg/Q
                         net (fo=5, routed)           0.168     1.819    frequency_division/clk4k_reg_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  frequency_division/clk4k_i_1/O
                         net (fo=1, routed)           0.000     1.864    frequency_division/clk4k_i_1_n_0
    SLICE_X5Y75          FDCE                                         r  frequency_division/clk4k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.858     2.023    frequency_division/clk
    SLICE_X5Y75          FDCE                                         r  frequency_division/clk4k_reg/C
                         clock pessimism             -0.513     1.509    
    SLICE_X5Y75          FDCE (Hold_fdce_C_D)         0.091     1.600    frequency_division/clk4k_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 frequency_division/clk3k_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/clk3k_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.563     1.482    frequency_division/clk
    SLICE_X10Y73         FDCE                                         r  frequency_division/clk3k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  frequency_division/clk3k_reg/Q
                         net (fo=4, routed)           0.177     1.824    frequency_division/clk3k
    SLICE_X10Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  frequency_division/clk3k_i_1/O
                         net (fo=1, routed)           0.000     1.869    frequency_division/clk3k_i_1_n_0
    SLICE_X10Y73         FDCE                                         r  frequency_division/clk3k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.831     1.996    frequency_division/clk
    SLICE_X10Y73         FDCE                                         r  frequency_division/clk3k_reg/C
                         clock pessimism             -0.513     1.482    
    SLICE_X10Y73         FDCE (Hold_fdce_C_D)         0.120     1.602    frequency_division/clk3k_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 frequency_division/clk2k_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/clk2k_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.597     1.516    frequency_division/clk
    SLICE_X3Y68          FDCE                                         r  frequency_division/clk2k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  frequency_division/clk2k_reg/Q
                         net (fo=19, routed)          0.180     1.838    frequency_division/CLK
    SLICE_X3Y68          LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  frequency_division/clk2k_i_1/O
                         net (fo=1, routed)           0.000     1.883    frequency_division/clk2k_i_1_n_0
    SLICE_X3Y68          FDCE                                         r  frequency_division/clk2k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.868     2.033    frequency_division/clk
    SLICE_X3Y68          FDCE                                         r  frequency_division/clk2k_reg/C
                         clock pessimism             -0.516     1.516    
    SLICE_X3Y68          FDCE (Hold_fdce_C_D)         0.091     1.607    frequency_division/clk2k_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 password_in/bluetooth/frequency_1_2/clk50m_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            password_in/bluetooth/frequency_1_2/clk50m_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.564     1.483    password_in/bluetooth/frequency_1_2/clk
    SLICE_X52Y96         FDRE                                         r  password_in/bluetooth/frequency_1_2/clk50m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  password_in/bluetooth/frequency_1_2/clk50m_reg/Q
                         net (fo=2, routed)           0.185     1.809    password_in/bluetooth/frequency_1_2/clk50m_reg_0
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  password_in/bluetooth/frequency_1_2/clk50m_i_1/O
                         net (fo=1, routed)           0.000     1.854    password_in/bluetooth/frequency_1_2/p_0_in
    SLICE_X52Y96         FDRE                                         r  password_in/bluetooth/frequency_1_2/clk50m_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.999    password_in/bluetooth/frequency_1_2/clk
    SLICE_X52Y96         FDRE                                         r  password_in/bluetooth/frequency_1_2/clk50m_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    password_in/bluetooth/frequency_1_2/clk50m_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 frequency_division/count2_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.273ns (63.443%)  route 0.157ns (36.557%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.511    frequency_division/clk
    SLICE_X2Y73          FDCE                                         r  frequency_division/count2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164     1.675 f  frequency_division/count2_reg[25]/Q
                         net (fo=27, routed)          0.157     1.833    frequency_division/count2_reg[25]
    SLICE_X2Y72          LUT3 (Prop_lut3_I0_O)        0.045     1.878 r  frequency_division/count2[20]_i_2/O
                         net (fo=1, routed)           0.000     1.878    frequency_division/count2[20]_i_2_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.942 r  frequency_division/count2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    frequency_division/count2_reg[20]_i_1_n_4
    SLICE_X2Y72          FDCE                                         r  frequency_division/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.864     2.029    frequency_division/clk
    SLICE_X2Y72          FDCE                                         r  frequency_division/count2_reg[23]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y72          FDCE (Hold_fdce_C_D)         0.134     1.660    frequency_division/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 frequency_division/count2_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.595     1.514    frequency_division/clk
    SLICE_X2Y70          FDCE                                         r  frequency_division/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.164     1.678 r  frequency_division/count2_reg[15]/Q
                         net (fo=2, routed)           0.148     1.827    frequency_division/count2_reg[15]
    SLICE_X2Y70          LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  frequency_division/count2[12]_i_2/O
                         net (fo=1, routed)           0.000     1.872    frequency_division/count2[12]_i_2_n_0
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.936 r  frequency_division/count2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    frequency_division/count2_reg[12]_i_1_n_4
    SLICE_X2Y70          FDCE                                         r  frequency_division/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.866     2.031    frequency_division/clk
    SLICE_X2Y70          FDCE                                         r  frequency_division/count2_reg[15]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.134     1.648    frequency_division/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 frequency_division/count2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.598     1.517    frequency_division/clk
    SLICE_X2Y67          FDCE                                         r  frequency_division/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.164     1.681 r  frequency_division/count2_reg[3]/Q
                         net (fo=2, routed)           0.148     1.830    frequency_division/count2_reg[3]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  frequency_division/count2[0]_i_3/O
                         net (fo=1, routed)           0.000     1.875    frequency_division/count2[0]_i_3_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.939 r  frequency_division/count2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.939    frequency_division/count2_reg[0]_i_1_n_4
    SLICE_X2Y67          FDCE                                         r  frequency_division/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.869     2.034    frequency_division/clk
    SLICE_X2Y67          FDCE                                         r  frequency_division/count2_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X2Y67          FDCE (Hold_fdce_C_D)         0.134     1.651    frequency_division/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 frequency_division/count2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.594     1.513    frequency_division/clk
    SLICE_X2Y71          FDCE                                         r  frequency_division/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDCE (Prop_fdce_C_Q)         0.164     1.677 r  frequency_division/count2_reg[19]/Q
                         net (fo=2, routed)           0.149     1.827    frequency_division/count2_reg[19]
    SLICE_X2Y71          LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  frequency_division/count2[16]_i_2/O
                         net (fo=1, routed)           0.000     1.872    frequency_division/count2[16]_i_2_n_0
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.936 r  frequency_division/count2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    frequency_division/count2_reg[16]_i_1_n_4
    SLICE_X2Y71          FDCE                                         r  frequency_division/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.865     2.030    frequency_division/clk
    SLICE_X2Y71          FDCE                                         r  frequency_division/count2_reg[19]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y71          FDCE (Hold_fdce_C_D)         0.134     1.647    frequency_division/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 frequency_division/count2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frequency_division/count2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.596     1.515    frequency_division/clk
    SLICE_X2Y69          FDCE                                         r  frequency_division/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164     1.679 r  frequency_division/count2_reg[11]/Q
                         net (fo=2, routed)           0.149     1.829    frequency_division/count2_reg[11]
    SLICE_X2Y69          LUT6 (Prop_lut6_I5_O)        0.045     1.874 r  frequency_division/count2[8]_i_2/O
                         net (fo=1, routed)           0.000     1.874    frequency_division/count2[8]_i_2_n_0
    SLICE_X2Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.938 r  frequency_division/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    frequency_division/count2_reg[8]_i_1_n_4
    SLICE_X2Y69          FDCE                                         r  frequency_division/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.867     2.032    frequency_division/clk
    SLICE_X2Y69          FDCE                                         r  frequency_division/count2_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.134     1.649    frequency_division/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    frequency_division/clk1k_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y68     frequency_division/clk2k_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y73    frequency_division/clk3k_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y75     frequency_division/clk4k_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    frequency_division/count1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    frequency_division/count1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y95    frequency_division/count1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67     frequency_division/count2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69     frequency_division/count2_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    frequency_division/clk1k_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    frequency_division/clk1k_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     frequency_division/clk2k_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     frequency_division/clk2k_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y73    frequency_division/clk3k_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y73    frequency_division/clk3k_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     frequency_division/clk4k_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     frequency_division/clk4k_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    frequency_division/count1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    frequency_division/count1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    frequency_division/clk1k_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    frequency_division/clk1k_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     frequency_division/clk2k_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y68     frequency_division/clk2k_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y73    frequency_division/clk3k_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y73    frequency_division/clk3k_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     frequency_division/clk4k_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y75     frequency_division/clk4k_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    frequency_division/count1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y95    frequency_division/count1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clock_PLL_100_50_25MHz
  To Clock:  clk_out2_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack        9.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.867ns  (required time - arrival time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        9.248ns  (logic 0.518ns (5.601%)  route 8.730ns (94.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 21.717 - 20.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.718     1.720    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[6]/Q
                         net (fo=44, routed)          8.730    10.969    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.714    21.717    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    21.616    
                         clock uncertainty           -0.215    21.402    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    20.836    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.836    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  9.867    

Slack (MET) :             10.151ns  (required time - arrival time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 0.518ns (5.778%)  route 8.446ns (94.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 21.717 - 20.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.718     1.720    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/Q
                         net (fo=44, routed)          8.446    10.685    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.714    21.717    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    21.616    
                         clock uncertainty           -0.215    21.402    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    20.836    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.836    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                 10.151    

Slack (MET) :             10.206ns  (required time - arrival time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 0.518ns (5.814%)  route 8.392ns (94.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 21.718 - 20.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.718     1.720    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[6]/Q
                         net (fo=44, routed)          8.392    10.631    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.715    21.718    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    21.617    
                         clock uncertainty           -0.215    21.403    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    20.837    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.837    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                 10.206    

Slack (MET) :             10.381ns  (required time - arrival time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 0.518ns (6.043%)  route 8.054ns (93.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.718     1.720    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[6]/Q
                         net (fo=44, routed)          8.054    10.293    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y10         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.552    21.555    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    21.454    
                         clock uncertainty           -0.215    21.239    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    20.673    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.673    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                 10.381    

Slack (MET) :             10.455ns  (required time - arrival time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 0.518ns (5.981%)  route 8.142ns (94.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.717ns = ( 21.717 - 20.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.718     1.720    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y92         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[8]/Q
                         net (fo=44, routed)          8.142    10.381    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.714    21.717    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    21.616    
                         clock uncertainty           -0.215    21.402    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    20.836    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.836    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                 10.455    

Slack (MET) :             10.490ns  (required time - arrival time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.626ns  (logic 0.518ns (6.005%)  route 8.108ns (93.995%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 21.718 - 20.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.718     1.720    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/Q
                         net (fo=44, routed)          8.108    10.347    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.715    21.718    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    21.617    
                         clock uncertainty           -0.215    21.403    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    20.837    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.837    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                 10.490    

Slack (MET) :             10.574ns  (required time - arrival time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 0.478ns (5.841%)  route 7.706ns (94.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 21.531 - 20.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.718     1.720    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y92         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDCE (Prop_fdce_C_Q)         0.478     2.198 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[11]/Q
                         net (fo=44, routed)          7.706     9.905    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y24         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.528    21.531    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clkb
    RAMB36_X1Y24         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    21.430    
                         clock uncertainty           -0.215    21.215    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.737    20.478    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.478    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                 10.574    

Slack (MET) :             10.664ns  (required time - arrival time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.288ns  (logic 0.518ns (6.250%)  route 7.770ns (93.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.718     1.720    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/Q
                         net (fo=44, routed)          7.770    10.009    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y10         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.552    21.555    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    21.454    
                         clock uncertainty           -0.215    21.239    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    20.673    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.673    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 10.664    

Slack (MET) :             10.718ns  (required time - arrival time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.234ns  (logic 0.518ns (6.291%)  route 7.716ns (93.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 21.554 - 20.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.718     1.720    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[6]/Q
                         net (fo=44, routed)          7.716     9.955    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y11         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.551    21.554    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    21.453    
                         clock uncertainty           -0.215    21.238    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    20.672    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.672    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                 10.718    

Slack (MET) :             10.794ns  (required time - arrival time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@20.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 0.518ns (6.224%)  route 7.804ns (93.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 21.718 - 20.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809     1.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    -2.112 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    -0.094    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.718     1.720    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y92         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDCE (Prop_fdce_C_Q)         0.518     2.238 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[8]/Q
                         net (fo=44, routed)          7.804    10.043    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    21.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    17.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    19.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    20.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.715    21.718    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.101    21.617    
                         clock uncertainty           -0.215    21.403    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    20.837    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.837    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                 10.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.148ns (18.657%)  route 0.645ns (81.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.597     0.599    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.148     0.747 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[5]/Q
                         net (fo=44, routed)          0.645     1.392    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y17         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.902     0.904    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.056     0.960    
                         clock uncertainty            0.215     1.174    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.130     1.304    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.148ns (17.356%)  route 0.705ns (82.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.597     0.599    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.148     0.747 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[7]/Q
                         net (fo=44, routed)          0.705     1.451    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y23         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.898     0.900    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clkb
    RAMB36_X2Y23         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.955    
                         clock uncertainty            0.215     1.170    
    RAMB36_X2Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     1.300    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.164ns (17.699%)  route 0.763ns (82.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.597     0.599    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.164     0.763 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[2]/Q
                         net (fo=44, routed)          0.763     1.525    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y20         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.913     0.915    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.970    
                         clock uncertainty            0.215     1.185    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.368    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.148ns (16.458%)  route 0.751ns (83.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.597     0.599    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.148     0.747 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[5]/Q
                         net (fo=44, routed)          0.751     1.498    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y16         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.898     0.900    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.056     0.956    
                         clock uncertainty            0.215     1.170    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.130     1.300    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.164ns (16.522%)  route 0.829ns (83.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.597     0.599    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.164     0.763 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[0]/Q
                         net (fo=44, routed)          0.829     1.591    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y18         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.913     0.915    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.971    
                         clock uncertainty            0.215     1.185    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.368    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.164ns (16.384%)  route 0.837ns (83.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.597     0.599    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.164     0.763 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/Q
                         net (fo=44, routed)          0.837     1.600    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y18         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.913     0.915    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.971    
                         clock uncertainty            0.215     1.185    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.368    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.164ns (16.376%)  route 0.837ns (83.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.597     0.599    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y92         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDCE (Prop_fdce_C_Q)         0.164     0.763 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[8]/Q
                         net (fo=44, routed)          0.837     1.600    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y18         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.913     0.915    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clkb
    RAMB36_X3Y18         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.971    
                         clock uncertainty            0.215     1.185    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.368    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.164ns (16.457%)  route 0.833ns (83.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.598     0.600    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y93         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y93         FDCE (Prop_fdce_C_Q)         0.164     0.764 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[12]/Q
                         net (fo=45, routed)          0.833     1.596    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addrb[12]
    RAMB36_X3Y17         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.909     0.911    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clkb
    RAMB36_X3Y17         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.056     0.967    
                         clock uncertainty            0.215     1.181    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.364    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.148ns (15.407%)  route 0.813ns (84.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.597     0.599    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y92         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y92         FDCE (Prop_fdce_C_Q)         0.148     0.747 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[11]/Q
                         net (fo=44, routed)          0.813     1.559    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addrb[11]
    RAMB36_X3Y19         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.914     0.916    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.972    
                         clock uncertainty            0.215     1.186    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.130     1.316    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clock_PLL_100_50_25MHz rise@0.000ns - clk_out3_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.164ns (16.163%)  route 0.851ns (83.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.597     0.599    camera_vga_display_top/vga_control/clk_out3
    SLICE_X78Y91         FDCE                                         r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y91         FDCE (Prop_fdce_C_Q)         0.164     0.763 r  camera_vga_display_top/vga_control/read_RAM_address_reg_reg[4]/Q
                         net (fo=44, routed)          0.851     1.613    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y20         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.913     0.915    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X3Y20         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.056     0.970    
                         clock uncertainty            0.215     1.185    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.368    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clock_PLL_100_50_25MHz
  To Clock:  clk_out3_clock_PLL_100_50_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       11.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.171ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        8.336ns  (logic 3.238ns (38.842%)  route 5.098ns (61.158%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 41.595 - 40.000 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 21.847 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.845    21.847    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    24.301 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.578    25.878    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_1[1]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.124    26.002 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    26.002    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_11_n_0
    SLICE_X62Y57         MUXF7 (Prop_muxf7_I0_O)      0.209    26.211 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4/O
                         net (fo=1, routed)           2.442    28.653    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_4_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.297    28.950 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.079    30.029    camera_vga_display_top/vga_control/doutb[1]
    SLICE_X72Y95         LUT3 (Prop_lut3_I0_O)        0.154    30.183 r  camera_vga_display_top/vga_control/vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    30.183    camera_vga_display_top/vga_control/vga_blue_reg[1]_i_1_n_0
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.592    41.595    camera_vga_display_top/vga_control/clk_out3
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[1]/C
                         clock pessimism             -0.101    41.494    
                         clock uncertainty           -0.215    41.280    
    SLICE_X72Y95         FDCE (Setup_fdce_C_D)        0.075    41.355    camera_vga_display_top/vga_control/vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.355    
                         arrival time                         -30.183    
  -------------------------------------------------------------------
                         slack                                 11.171    

Slack (MET) :             11.292ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        8.172ns  (logic 3.213ns (39.319%)  route 4.959ns (60.681%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 41.595 - 40.000 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 21.847 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.845    21.847    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    24.301 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.390    25.690    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_1[0]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.124    25.814 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    25.814    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_11_n_0
    SLICE_X63Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    26.026 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4/O
                         net (fo=1, routed)           2.374    28.400    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.299    28.699 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.195    29.894    camera_vga_display_top/vga_control/doutb[0]
    SLICE_X72Y95         LUT3 (Prop_lut3_I0_O)        0.124    30.018 r  camera_vga_display_top/vga_control/vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    30.018    camera_vga_display_top/vga_control/vga_blue_reg[0]_i_1_n_0
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.592    41.595    camera_vga_display_top/vga_control/clk_out3
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[0]/C
                         clock pessimism             -0.101    41.494    
                         clock uncertainty           -0.215    41.280    
    SLICE_X72Y95         FDCE (Setup_fdce_C_D)        0.031    41.311    camera_vga_display_top/vga_control/vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.311    
                         arrival time                         -30.018    
  -------------------------------------------------------------------
                         slack                                 11.292    

Slack (MET) :             11.359ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        8.245ns  (logic 3.213ns (38.967%)  route 5.032ns (61.033%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    1.755ns = ( 21.755 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.753    21.755    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    24.209 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.635    25.844    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_3[2]
    SLICE_X62Y55         LUT6 (Prop_lut6_I1_O)        0.124    25.968 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    25.968    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_12_n_0
    SLICE_X62Y55         MUXF7 (Prop_muxf7_I1_O)      0.214    26.182 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4/O
                         net (fo=1, routed)           2.159    28.341    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.297    28.638 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.238    29.876    camera_vga_display_top/vga_control/doutb[2]
    SLICE_X76Y97         LUT3 (Prop_lut3_I0_O)        0.124    30.000 r  camera_vga_display_top/vga_control/vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    30.000    camera_vga_display_top/vga_control/vga_blue_reg[2]_i_1_n_0
    SLICE_X76Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.595    41.598    camera_vga_display_top/vga_control/clk_out3
    SLICE_X76Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[2]/C
                         clock pessimism             -0.101    41.497    
                         clock uncertainty           -0.215    41.283    
    SLICE_X76Y97         FDCE (Setup_fdce_C_D)        0.077    41.360    camera_vga_display_top/vga_control/vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.360    
                         arrival time                         -30.000    
  -------------------------------------------------------------------
                         slack                                 11.359    

Slack (MET) :             11.375ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        8.184ns  (logic 3.213ns (39.260%)  route 4.971ns (60.740%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.755ns = ( 21.755 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.753    21.755    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    24.209 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.458    25.667    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_3[3]
    SLICE_X62Y58         LUT6 (Prop_lut6_I1_O)        0.124    25.791 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    25.791    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_12_n_0
    SLICE_X62Y58         MUXF7 (Prop_muxf7_I1_O)      0.214    26.005 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           2.355    28.360    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X62Y95         LUT6 (Prop_lut6_I5_O)        0.297    28.657 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.158    29.815    camera_vga_display_top/vga_control/doutb[3]
    SLICE_X79Y95         LUT3 (Prop_lut3_I2_O)        0.124    29.939 r  camera_vga_display_top/vga_control/vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    29.939    camera_vga_display_top/vga_control/vga_blue_reg[3]_i_1_n_0
    SLICE_X79Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.597    41.600    camera_vga_display_top/vga_control/clk_out3
    SLICE_X79Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[3]/C
                         clock pessimism             -0.101    41.499    
                         clock uncertainty           -0.215    41.285    
    SLICE_X79Y95         FDCE (Setup_fdce_C_D)        0.029    41.314    camera_vga_display_top/vga_control/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         41.314    
                         arrival time                         -29.939    
  -------------------------------------------------------------------
                         slack                                 11.375    

Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        8.054ns  (logic 3.271ns (40.615%)  route 4.783ns (59.385%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 41.596 - 40.000 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 21.847 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.845    21.847    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    24.301 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.577    25.877    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_1[6]
    SLICE_X62Y55         LUT6 (Prop_lut6_I3_O)        0.124    26.001 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    26.001    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_11_n_0
    SLICE_X62Y55         MUXF7 (Prop_muxf7_I0_O)      0.241    26.242 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4/O
                         net (fo=1, routed)           1.995    28.238    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_4_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I5_O)        0.298    28.536 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.211    29.747    camera_vga_display_top/vga_control/doutb[6]
    SLICE_X72Y97         LUT3 (Prop_lut3_I0_O)        0.154    29.901 r  camera_vga_display_top/vga_control/vga_green_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    29.901    camera_vga_display_top/vga_control/vga_green_reg[2]_i_1_n_0
    SLICE_X72Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.593    41.596    camera_vga_display_top/vga_control/clk_out3
    SLICE_X72Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[2]/C
                         clock pessimism             -0.101    41.495    
                         clock uncertainty           -0.215    41.281    
    SLICE_X72Y97         FDCE (Setup_fdce_C_D)        0.075    41.356    camera_vga_display_top/vga_control/vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.356    
                         arrival time                         -29.901    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.674ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        7.879ns  (logic 3.262ns (41.400%)  route 4.617ns (58.600%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 21.847 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.845    21.847    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    24.301 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.566    25.866    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_1[4]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.124    25.990 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    25.990    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_11_n_0
    SLICE_X63Y55         MUXF7 (Prop_muxf7_I0_O)      0.238    26.228 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4/O
                         net (fo=1, routed)           1.810    28.038    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_4_n_0
    SLICE_X63Y95         LUT6 (Prop_lut6_I5_O)        0.298    28.336 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.242    29.578    camera_vga_display_top/vga_control/doutb[4]
    SLICE_X76Y97         LUT3 (Prop_lut3_I0_O)        0.148    29.726 r  camera_vga_display_top/vga_control/vga_green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    29.726    camera_vga_display_top/vga_control/vga_green_reg[0]_i_1_n_0
    SLICE_X76Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.595    41.598    camera_vga_display_top/vga_control/clk_out3
    SLICE_X76Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[0]/C
                         clock pessimism             -0.101    41.497    
                         clock uncertainty           -0.215    41.283    
    SLICE_X76Y97         FDCE (Setup_fdce_C_D)        0.118    41.401    camera_vga_display_top/vga_control/vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.401    
                         arrival time                         -29.726    
  -------------------------------------------------------------------
                         slack                                 11.674    

Slack (MET) :             11.873ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        7.688ns  (logic 3.213ns (41.790%)  route 4.475ns (58.210%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.753ns = ( 21.753 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.751    21.753    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454    24.207 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.923    26.130    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_6[0]
    SLICE_X62Y76         LUT6 (Prop_lut6_I3_O)        0.124    26.254 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    26.254    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_n_0
    SLICE_X62Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    26.468 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.390    27.857    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_3_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I3_O)        0.297    28.154 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           1.163    29.317    camera_vga_display_top/vga_control/doutb[8]
    SLICE_X79Y97         LUT3 (Prop_lut3_I0_O)        0.124    29.441 r  camera_vga_display_top/vga_control/vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    29.441    camera_vga_display_top/vga_control/vga_red_reg[0]_i_1_n_0
    SLICE_X79Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.598    41.601    camera_vga_display_top/vga_control/clk_out3
    SLICE_X79Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_red_reg_reg[0]/C
                         clock pessimism             -0.101    41.500    
                         clock uncertainty           -0.215    41.286    
    SLICE_X79Y97         FDCE (Setup_fdce_C_D)        0.029    41.315    camera_vga_display_top/vga_control/vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.315    
                         arrival time                         -29.441    
  -------------------------------------------------------------------
                         slack                                 11.873    

Slack (MET) :             11.933ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        7.530ns  (logic 3.218ns (42.733%)  route 4.312ns (57.267%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.595ns = ( 41.595 - 40.000 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 21.848 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.846    21.848    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    24.302 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.426    25.727    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_4[7]
    SLICE_X63Y58         LUT6 (Prop_lut6_I3_O)        0.124    25.851 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    25.851    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_12_n_0
    SLICE_X63Y58         MUXF7 (Prop_muxf7_I1_O)      0.217    26.068 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           1.970    28.038    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X64Y95         LUT6 (Prop_lut6_I5_O)        0.299    28.337 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.917    29.254    camera_vga_display_top/vga_control/doutb[7]
    SLICE_X72Y95         LUT3 (Prop_lut3_I2_O)        0.124    29.378 r  camera_vga_display_top/vga_control/vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    29.378    camera_vga_display_top/vga_control/vga_green_reg[3]_i_1_n_0
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.592    41.595    camera_vga_display_top/vga_control/clk_out3
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[3]/C
                         clock pessimism             -0.101    41.494    
                         clock uncertainty           -0.215    41.280    
    SLICE_X72Y95         FDCE (Setup_fdce_C_D)        0.032    41.312    camera_vga_display_top/vga_control/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         41.312    
                         arrival time                         -29.378    
  -------------------------------------------------------------------
                         slack                                 11.933    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        7.493ns  (logic 3.241ns (43.256%)  route 4.252ns (56.744%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 41.596 - 40.000 ) 
    Source Clock Delay      (SCD):    1.847ns = ( 21.847 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.845    21.847    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    24.301 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.626    25.927    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_1[5]
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.124    26.051 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    26.051    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_11_n_0
    SLICE_X62Y58         MUXF7 (Prop_muxf7_I0_O)      0.241    26.292 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           1.798    28.090    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I5_O)        0.298    28.388 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.827    29.215    camera_vga_display_top/vga_control/doutb[5]
    SLICE_X72Y97         LUT3 (Prop_lut3_I0_O)        0.124    29.339 r  camera_vga_display_top/vga_control/vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    29.339    camera_vga_display_top/vga_control/vga_green_reg[1]_i_1_n_0
    SLICE_X72Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.593    41.596    camera_vga_display_top/vga_control/clk_out3
    SLICE_X72Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[1]/C
                         clock pessimism             -0.101    41.495    
                         clock uncertainty           -0.215    41.281    
    SLICE_X72Y97         FDCE (Setup_fdce_C_D)        0.031    41.312    camera_vga_display_top/vga_control/vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.312    
                         arrival time                         -29.339    
  -------------------------------------------------------------------
                         slack                                 11.972    

Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@40.000ns - clk_out2_clock_PLL_100_50_25MHz rise@20.000ns)
  Data Path Delay:        6.885ns  (logic 3.539ns (51.401%)  route 3.346ns (48.599%))
  Logic Levels:           3  (LUT3=2 RAMB36E1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 21.897 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.101ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.809    21.809    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    17.888 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    19.906    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    20.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          1.895    21.897    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872    24.769 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    24.834    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/CASCADEINB
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    25.259 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.331    27.590    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9][0]
    SLICE_X79Y85         LUT3 (Prop_lut3_I2_O)        0.124    27.714 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.950    28.664    camera_vga_display_top/vga_control/doutb[9]
    SLICE_X79Y97         LUT3 (Prop_lut3_I0_O)        0.118    28.782 r  camera_vga_display_top/vga_control/vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    28.782    camera_vga_display_top/vga_control/vga_red_reg[1]_i_1_n_0
    SLICE_X79Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.683    41.683    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    37.989 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    39.912    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         1.598    41.601    camera_vga_display_top/vga_control/clk_out3
    SLICE_X79Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_red_reg_reg[1]/C
                         clock pessimism             -0.101    41.500    
                         clock uncertainty           -0.215    41.286    
    SLICE_X79Y97         FDCE (Setup_fdce_C_D)        0.075    41.361    camera_vga_display_top/vga_control/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.361    
                         arrival time                         -28.782    
  -------------------------------------------------------------------
                         slack                                 12.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_green_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.229ns (24.263%)  route 0.715ns (75.737%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.566     0.568    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y95         FDRE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=9, routed)           0.218     0.927    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.045     0.972 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           0.497     1.468    camera_vga_display_top/vga_control/doutb[4]
    SLICE_X76Y97         LUT3 (Prop_lut3_I0_O)        0.043     1.511 r  camera_vga_display_top/vga_control/vga_green_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.511    camera_vga_display_top/vga_control/vga_green_reg[0]_i_1_n_0
    SLICE_X76Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.869     0.871    camera_vga_display_top/vga_control/clk_out3
    SLICE_X76Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[0]/C
                         clock pessimism              0.056     0.926    
                         clock uncertainty            0.215     1.141    
    SLICE_X76Y97         FDCE (Hold_fdce_C_D)         0.131     1.272    camera_vga_display_top/vga_control/vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_blue_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.231ns (22.183%)  route 0.810ns (77.817%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.566     0.568    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y95         FDRE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=9, routed)           0.302     1.011    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.056 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           0.508     1.564    camera_vga_display_top/vga_control/doutb[2]
    SLICE_X76Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.609 r  camera_vga_display_top/vga_control/vga_blue_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.609    camera_vga_display_top/vga_control/vga_blue_reg[2]_i_1_n_0
    SLICE_X76Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.869     0.871    camera_vga_display_top/vga_control/clk_out3
    SLICE_X76Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[2]/C
                         clock pessimism              0.056     0.926    
                         clock uncertainty            0.215     1.141    
    SLICE_X76Y97         FDCE (Hold_fdce_C_D)         0.120     1.261    camera_vga_display_top/vga_control/vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_red_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.234ns (22.436%)  route 0.809ns (77.564%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564     0.566    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y88         FDRE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.466     1.173    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X79Y85         LUT3 (Prop_lut3_I1_O)        0.045     1.218 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=1, routed)           0.343     1.561    camera_vga_display_top/vga_control/doutb[9]
    SLICE_X79Y97         LUT3 (Prop_lut3_I0_O)        0.048     1.609 r  camera_vga_display_top/vga_control/vga_red_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.609    camera_vga_display_top/vga_control/vga_red_reg[1]_i_1_n_0
    SLICE_X79Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_red_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.871     0.873    camera_vga_display_top/vga_control/clk_out3
    SLICE_X79Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_red_reg_reg[1]/C
                         clock pessimism              0.056     0.928    
                         clock uncertainty            0.215     1.143    
    SLICE_X79Y97         FDCE (Hold_fdce_C_D)         0.107     1.250    camera_vga_display_top/vga_control/vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.229ns (21.839%)  route 0.820ns (78.161%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564     0.566    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y88         FDRE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.344     1.050    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X72Y85         LUT3 (Prop_lut3_I1_O)        0.045     1.095 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=1, routed)           0.476     1.571    camera_vga_display_top/vga_control/doutb[11]
    SLICE_X72Y95         LUT3 (Prop_lut3_I2_O)        0.043     1.614 r  camera_vga_display_top/vga_control/vga_red_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.614    camera_vga_display_top/vga_control/vga_red_reg[3]_i_1_n_0
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.865     0.867    camera_vga_display_top/vga_control/clk_out3
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_red_reg_reg[3]/C
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.215     1.137    
    SLICE_X72Y95         FDCE (Hold_fdce_C_D)         0.107     1.244    camera_vga_display_top/vga_control/vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.231ns (21.949%)  route 0.821ns (78.051%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.566     0.568    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y95         FDRE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=9, routed)           0.454     1.163    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X62Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.208 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           0.367     1.575    camera_vga_display_top/vga_control/doutb[5]
    SLICE_X72Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.620 r  camera_vga_display_top/vga_control/vga_green_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.620    camera_vga_display_top/vga_control/vga_green_reg[1]_i_1_n_0
    SLICE_X72Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.866     0.868    camera_vga_display_top/vga_control/clk_out3
    SLICE_X72Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[1]/C
                         clock pessimism              0.056     0.923    
                         clock uncertainty            0.215     1.138    
    SLICE_X72Y97         FDCE (Hold_fdce_C_D)         0.092     1.230    camera_vga_display_top/vga_control/vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.231ns (21.779%)  route 0.830ns (78.221%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564     0.566    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y88         FDRE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.434     1.140    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X64Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.185 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           0.396     1.581    camera_vga_display_top/vga_control/doutb[7]
    SLICE_X72Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.626 r  camera_vga_display_top/vga_control/vga_green_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.626    camera_vga_display_top/vga_control/vga_green_reg[3]_i_1_n_0
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.865     0.867    camera_vga_display_top/vga_control/clk_out3
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_green_reg_reg[3]/C
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.215     1.137    
    SLICE_X72Y95         FDCE (Hold_fdce_C_D)         0.092     1.229    camera_vga_display_top/vga_control/vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_red_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.231ns (21.518%)  route 0.843ns (78.482%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.566     0.568    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y95         FDRE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=9, routed)           0.367     1.076    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X62Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.121 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.475     1.596    camera_vga_display_top/vga_control/doutb[8]
    SLICE_X79Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.641 r  camera_vga_display_top/vga_control/vga_red_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.641    camera_vga_display_top/vga_control/vga_red_reg[0]_i_1_n_0
    SLICE_X79Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_red_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.871     0.873    camera_vga_display_top/vga_control/clk_out3
    SLICE_X79Y97         FDCE                                         r  camera_vga_display_top/vga_control/vga_red_reg_reg[0]/C
                         clock pessimism              0.056     0.928    
                         clock uncertainty            0.215     1.143    
    SLICE_X79Y97         FDCE (Hold_fdce_C_D)         0.091     1.234    camera_vga_display_top/vga_control/vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_blue_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.231ns (21.250%)  route 0.856ns (78.750%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564     0.566    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y88         FDRE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.371     1.078    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X62Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.123 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.485     1.608    camera_vga_display_top/vga_control/doutb[3]
    SLICE_X79Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.653 r  camera_vga_display_top/vga_control/vga_blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.653    camera_vga_display_top/vga_control/vga_blue_reg[3]_i_1_n_0
    SLICE_X79Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.870     0.872    camera_vga_display_top/vga_control/clk_out3
    SLICE_X79Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[3]/C
                         clock pessimism              0.056     0.927    
                         clock uncertainty            0.215     1.142    
    SLICE_X79Y95         FDCE (Hold_fdce_C_D)         0.091     1.233    camera_vga_display_top/vga_control/vga_blue_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_blue_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.231ns (20.836%)  route 0.878ns (79.164%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.564     0.566    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y88         FDRE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=12, routed)          0.368     1.075    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X63Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.120 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.509     1.629    camera_vga_display_top/vga_control/doutb[0]
    SLICE_X72Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.674 r  camera_vga_display_top/vga_control/vga_blue_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.674    camera_vga_display_top/vga_control/vga_blue_reg[0]_i_1_n_0
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.865     0.867    camera_vga_display_top/vga_control/clk_out3
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[0]/C
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.215     1.137    
    SLICE_X72Y95         FDCE (Hold_fdce_C_D)         0.092     1.229    camera_vga_display_top/vga_control/vga_blue_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clock_PLL_100_50_25MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            camera_vga_display_top/vga_control/vga_blue_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clock_PLL_100_50_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clock_PLL_100_50_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clock_PLL_100_50_25MHz rise@0.000ns - clk_out2_clock_PLL_100_50_25MHz rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.230ns (19.279%)  route 0.963ns (80.721%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.624     0.624    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out2_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout2_buf/O
                         net (fo=95, routed)          0.566     0.568    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X63Y95         FDRE                                         r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=9, routed)           0.525     1.234    camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.279 r  camera_vga_display_top/buffer_RAM_12x131072/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.438     1.717    camera_vga_display_top/vga_control/doutb[1]
    SLICE_X72Y95         LUT3 (Prop_lut3_I0_O)        0.044     1.761 r  camera_vga_display_top/vga_control/vga_blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.761    camera_vga_display_top/vga_control/vga_blue_reg[1]_i_1_n_0
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clock_PLL_100_50_25MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.898     0.898    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    -0.727 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    -0.027    camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clk_out3_clock_PLL_100_50_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  camera_vga_display_top/clock_PLL_100_50_25MHz/inst/clkout3_buf/O
                         net (fo=226, routed)         0.865     0.867    camera_vga_display_top/vga_control/clk_out3
    SLICE_X72Y95         FDCE                                         r  camera_vga_display_top/vga_control/vga_blue_reg_reg[1]/C
                         clock pessimism              0.056     0.922    
                         clock uncertainty            0.215     1.137    
    SLICE_X72Y95         FDCE (Hold_fdce_C_D)         0.107     1.244    camera_vga_display_top/vga_control/vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.517    





