vhdl xil_defaultlib  \
"../../../../project_1.gen/sources_1/ip/dsp_macro_exp_silu/sim/dsp_macro_exp_silu.vhd" \

# Do not sort compile order
nosort
