{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701655018407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701655018407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 03 20:56:58 2023 " "Processing started: Sun Dec 03 20:56:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701655018407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655018407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655018407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701655020441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701655020441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-arch " "Found design unit 1: decoder7seg-arch" {  } { { "components/decoder.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028699 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "components/decoder.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sramandio_sramenablelogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sramandio_sramenablelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sramandio_sramenablelogic-arch " "Found design unit 1: sramandio_sramenablelogic-arch" {  } { { "components/sramandio_sramenablelogic.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_sramenablelogic.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028701 ""} { "Info" "ISGN_ENTITY_NAME" "1 sramandio_sramenablelogic " "Found entity 1: sramandio_sramenablelogic" {  } { { "components/sramandio_sramenablelogic.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_sramenablelogic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "components/SRAM.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028701 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "components/SRAM.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-arch " "Found design unit 1: mux2to1-arch" {  } { { "components/mux2to1.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux2to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028704 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "components/mux2to1.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux2to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mips_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mips_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_ALU-arch " "Found design unit 1: MIPS_ALU-arch" {  } { { "components/MIPS_ALU.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028712 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_ALU " "Found entity 1: MIPS_ALU" {  } { { "components/MIPS_ALU.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/thirtytwobitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/thirtytwobitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtytwobitregister-arch " "Found design unit 1: thirtytwobitregister-arch" {  } { { "components/thirtytwobitregister.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/thirtytwobitregister.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028712 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtytwobitregister " "Found entity 1: thirtytwobitregister" {  } { { "components/thirtytwobitregister.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/thirtytwobitregister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028712 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "components/thirtytwobitlatch.vhd " "Can't analyze file -- file components/thirtytwobitlatch.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701655028712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sramandio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sramandio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sramandio-arch " "Found design unit 1: sramandio-arch" {  } { { "components/sramandio.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028712 ""} { "Info" "ISGN_ENTITY_NAME" "1 sramandio " "Found entity 1: sramandio" {  } { { "components/sramandio.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-arch " "Found design unit 1: mux4to1-arch" {  } { { "components/mux4to1.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux4to1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028722 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "components/mux4to1.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mux4to1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028722 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRAM.vhd " "Can't analyze file -- file SRAM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701655028722 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "components/TB_sramandio.vhd " "Can't analyze file -- file components/TB_sramandio.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701655028732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-sync_read " "Found design unit 1: register_file-sync_read" {  } { { "components/register_file.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/register_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028732 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "components/register_file.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-arch " "Found design unit 1: datapath-arch" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028736 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "components/datapath.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tentothirtytwoextender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/tentothirtytwoextender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tentothirtytwoextender-arch " "Found design unit 1: tentothirtytwoextender-arch" {  } { { "components/tentothirtytwoextender.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/tentothirtytwoextender.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028745 ""} { "Info" "ISGN_ENTITY_NAME" "1 tentothirtytwoextender " "Found entity 1: tentothirtytwoextender" {  } { { "components/tentothirtytwoextender.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/tentothirtytwoextender.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mips_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mips_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_controller-arch " "Found design unit 1: MIPS_controller-arch" {  } { { "components/mips_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028745 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_controller " "Found entity 1: MIPS_controller" {  } { { "components/mips_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/alu_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/alu_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_controller-arch " "Found design unit 1: alu_controller-arch" {  } { { "components/alu_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/alu_controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028745 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_controller " "Found entity 1: alu_controller" {  } { { "components/alu_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/alu_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_register-arch " "Found design unit 1: instruction_register-arch" {  } { { "components/instruction_register.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/instruction_register.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028755 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "components/instruction_register.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/instruction_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftleft2-arch " "Found design unit 1: shiftleft2-arch" {  } { { "components/shiftleft2.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/shiftleft2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028755 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2 " "Found entity 1: shiftleft2" {  } { { "components/shiftleft2.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/shiftleft2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signextend-arch " "Found design unit 1: signextend-arch" {  } { { "components/signextend.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/signextend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028767 ""} { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "components/signextend.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/signextend.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/mips_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenches/mips_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_controller_tb-TB " "Found design unit 1: MIPS_controller_tb-TB" {  } { { "testbenches/mips_controller_tb.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/testbenches/mips_controller_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028783 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_controller_tb " "Found entity 1: MIPS_controller_tb" {  } { { "testbenches/mips_controller_tb.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/testbenches/mips_controller_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028783 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "components/controllerandsram.vhd " "Can't analyze file -- file components/controllerandsram.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1701655028792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/mips4712.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/mips4712.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS4712-arch " "Found design unit 1: MIPS4712-arch" {  } { { "components/MIPS4712.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028797 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS4712 " "Found entity 1: MIPS4712" {  } { { "components/MIPS4712.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sramandio_outputlogic_addressdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sramandio_outputlogic_addressdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sramandio_outputlogic_addressdecoder-arch " "Found design unit 1: sramandio_outputlogic_addressdecoder-arch" {  } { { "components/sramandio_outputlogic_addressdecoder.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic_addressdecoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028802 ""} { "Info" "ISGN_ENTITY_NAME" "1 sramandio_outputlogic_addressdecoder " "Found entity 1: sramandio_outputlogic_addressdecoder" {  } { { "components/sramandio_outputlogic_addressdecoder.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic_addressdecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sramandio_outputlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sramandio_outputlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sramandio_outputlogic-arch " "Found design unit 1: sramandio_outputlogic-arch" {  } { { "components/sramandio_outputlogic.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028802 ""} { "Info" "ISGN_ENTITY_NAME" "1 sramandio_outputlogic " "Found entity 1: sramandio_outputlogic" {  } { { "components/sramandio_outputlogic.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipsboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipsboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mipsboard-arch " "Found design unit 1: mipsboard-arch" {  } { { "mipsboard.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/mipsboard.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028811 ""} { "Info" "ISGN_ENTITY_NAME" "1 mipsboard " "Found entity 1: mipsboard" {  } { { "mipsboard.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/mipsboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655028811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655028811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mipsboard " "Elaborating entity \"mipsboard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701655028957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS4712 MIPS4712:cpu " "Elaborating entity \"MIPS4712\" for hierarchy \"MIPS4712:cpu\"" {  } { { "mipsboard.vhd" "cpu" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/mipsboard.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath MIPS4712:cpu\|datapath:datapathcircuit " "Elaborating entity \"datapath\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\"" {  } { { "components/MIPS4712.vhd" "datapathcircuit" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tentothirtytwoextender MIPS4712:cpu\|datapath:datapathcircuit\|tentothirtytwoextender:zeroextend " "Elaborating entity \"tentothirtytwoextender\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|tentothirtytwoextender:zeroextend\"" {  } { { "components/datapath.vhd" "zeroextend" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029115 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "twentytwozeroes tentothirtytwoextender.vhd(17) " "VHDL Signal Declaration warning at tentothirtytwoextender.vhd(17): used explicit default value for signal \"twentytwozeroes\" because signal was never assigned a value" {  } { { "components/tentothirtytwoextender.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/tentothirtytwoextender.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1701655029115 "|mipsboard|MIPS4712:cpu|datapath:datapathcircuit|tentothirtytwoextender:zeroextend"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sramandio MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit " "Elaborating entity \"sramandio\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\"" {  } { { "components/datapath.vhd" "memoryunit" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirtytwobitregister MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|thirtytwobitregister:inport0 " "Elaborating entity \"thirtytwobitregister\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|thirtytwobitregister:inport0\"" {  } { { "components/sramandio.vhd" "inport0" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sramandio_outputlogic MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|sramandio_outputlogic:outputlogic " "Elaborating entity \"sramandio_outputlogic\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|sramandio_outputlogic:outputlogic\"" {  } { { "components/sramandio.vhd" "outputlogic" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sramandio_outputlogic_addressdecoder MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|sramandio_outputlogic:outputlogic\|sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic " "Elaborating entity \"sramandio_outputlogic_addressdecoder\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|sramandio_outputlogic:outputlogic\|sramandio_outputlogic_addressdecoder:sramandio_outputlogic_decoderlogic\"" {  } { { "components/sramandio_outputlogic.vhd" "sramandio_outputlogic_decoderlogic" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|sramandio_outputlogic:outputlogic\|mux4to1:sramandio_outputlogic_mux " "Elaborating entity \"mux4to1\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|sramandio_outputlogic:outputlogic\|mux4to1:sramandio_outputlogic_mux\"" {  } { { "components/sramandio_outputlogic.vhd" "sramandio_outputlogic_mux" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio_outputlogic.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sramandio_sramenablelogic MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|sramandio_sramenablelogic:sram_enablelogic " "Elaborating entity \"sramandio_sramenablelogic\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|sramandio_sramenablelogic:sram_enablelogic\"" {  } { { "components/sramandio.vhd" "sram_enablelogic" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem " "Elaborating entity \"SRAM\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\"" {  } { { "components/sramandio.vhd" "sram_mem" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/sramandio.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\"" {  } { { "components/SRAM.vhd" "altsyncram_component" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\"" {  } { { "components/SRAM.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Deliverable4.mif " "Parameter \"init_file\" = \"Deliverable4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655029532 ""}  } { { "components/SRAM.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/SRAM.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701655029532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t0u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t0u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t0u3 " "Found entity 1: altsyncram_t0u3" {  } { { "db/altsyncram_t0u3.tdf" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_t0u3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655029647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655029647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t0u3 MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated " "Elaborating entity \"altsyncram_t0u3\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8dr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8dr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8dr2 " "Found entity 1: altsyncram_8dr2" {  } { { "db/altsyncram_8dr2.tdf" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_8dr2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701655029762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655029762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8dr2 MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|altsyncram_8dr2:altsyncram1 " "Elaborating entity \"altsyncram_8dr2\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|altsyncram_8dr2:altsyncram1\"" {  } { { "db/altsyncram_t0u3.tdf" "altsyncram1" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_t0u3.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655029762 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "243 256 0 3 3 " "243 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "11 47 " "Addresses ranging from 11 to 47 are not initialized" {  } { { "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/Deliverable4.mif" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/Deliverable4.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1701655029781 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "49 59 " "Addresses ranging from 49 to 59 are not initialized" {  } { { "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/Deliverable4.mif" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/Deliverable4.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1701655029781 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "61 255 " "Addresses ranging from 61 to 255 are not initialized" {  } { { "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/Deliverable4.mif" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/Deliverable4.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1701655029781 ""}  } { { "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/Deliverable4.mif" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/Deliverable4.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1701655029781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_t0u3.tdf" "mgl_prim2" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_t0u3.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655030353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_t0u3.tdf" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_t0u3.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655030401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655030401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655030401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655030401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1397899597 " "Parameter \"NODE_NAME\" = \"1397899597\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655030401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655030401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655030401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655030401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701655030401 ""}  } { { "db/altsyncram_t0u3.tdf" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/db/altsyncram_t0u3.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701655030401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655030702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655031320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|sramandio:memoryunit\|SRAM:sram_mem\|altsyncram:altsyncram_component\|altsyncram_t0u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655031556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 MIPS4712:cpu\|datapath:datapathcircuit\|mux2to1:instructionregistermux " "Elaborating entity \"mux2to1\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|mux2to1:instructionregistermux\"" {  } { { "components/datapath.vhd" "instructionregistermux" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655031646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file MIPS4712:cpu\|datapath:datapathcircuit\|register_file:registerfile " "Elaborating entity \"register_file\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|register_file:registerfile\"" {  } { { "components/datapath.vhd" "registerfile" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655031660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 MIPS4712:cpu\|datapath:datapathcircuit\|mux2to1:registerfileoutputmux " "Elaborating entity \"mux2to1\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|mux2to1:registerfileoutputmux\"" {  } { { "components/datapath.vhd" "registerfileoutputmux" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655031862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_register MIPS4712:cpu\|datapath:datapathcircuit\|instruction_register:instructionregister " "Elaborating entity \"instruction_register\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|instruction_register:instructionregister\"" {  } { { "components/datapath.vhd" "instructionregister" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655031882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_ALU MIPS4712:cpu\|datapath:datapathcircuit\|MIPS_ALU:alu " "Elaborating entity \"MIPS_ALU\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|MIPS_ALU:alu\"" {  } { { "components/datapath.vhd" "alu" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655031903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempsum MIPS_ALU.vhd(20) " "Verilog HDL or VHDL warning at MIPS_ALU.vhd(20): object \"tempsum\" assigned a value but never read" {  } { { "components/MIPS_ALU.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS_ALU.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701655031903 "|mipsboard|MIPS4712:cpu|datapath:datapathcircuit|MIPS_ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_controller MIPS4712:cpu\|datapath:datapathcircuit\|alu_controller:alucontroller " "Elaborating entity \"alu_controller\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|alu_controller:alucontroller\"" {  } { { "components/datapath.vhd" "alucontroller" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655031942 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "twentydowntosixteen alu_controller.vhd(209) " "VHDL Process Statement warning at alu_controller.vhd(209): signal \"twentydowntosixteen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/alu_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/alu_controller.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701655031942 "|mipsboard|MIPS4712:cpu|datapath:datapathcircuit|alu_controller:alucontroller"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE alu_controller.vhd(222) " "VHDL warning at alu_controller.vhd(222): comparison between unequal length operands always returns FALSE" {  } { { "components/alu_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/alu_controller.vhd" 222 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655031942 "|mipsboard|MIPS4712:cpu|datapath:datapathcircuit|alu_controller:alucontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend MIPS4712:cpu\|datapath:datapathcircuit\|signextend:signextender " "Elaborating entity \"signextend\" for hierarchy \"MIPS4712:cpu\|datapath:datapathcircuit\|signextend:signextender\"" {  } { { "components/datapath.vhd" "signextender" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/datapath.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655031967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_controller MIPS4712:cpu\|MIPS_controller:controllercircuit " "Elaborating entity \"MIPS_controller\" for hierarchy \"MIPS4712:cpu\|MIPS_controller:controllercircuit\"" {  } { { "components/MIPS4712.vhd" "controllercircuit" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655031982 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "mips_controller.vhd(96) " "VHDL Case Statement error at mips_controller.vhd(96): Case Statement choices must cover all possible values of expression" {  } { { "components/mips_controller.vhd" "" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/mips_controller.vhd" 96 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Analysis & Synthesis" 0 -1 1701655031982 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MIPS4712:cpu\|MIPS_controller:controllercircuit " "Can't elaborate user hierarchy \"MIPS4712:cpu\|MIPS_controller:controllercircuit\"" {  } { { "components/MIPS4712.vhd" "controllercircuit" { Text "C:/Users/steve/git_repos/school/EEL4712/mini-project/components/MIPS4712.vhd" 130 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701655031982 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701655033207 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 03 20:57:13 2023 " "Processing ended: Sun Dec 03 20:57:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701655033207 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701655033207 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701655033207 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655033207 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701655033991 ""}
