// Seed: 786930137
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_6 = id_6;
  always_latch @(posedge 0 or id_6) begin
    if (id_4 - id_6) assign id_3 = 1;
  end
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0(
      id_4, id_3, id_4, id_4, id_4
  );
endmodule
