
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_16000:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8fff8000; valaddr_reg:x3; val_offset:48000*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48000*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8fffc000; valaddr_reg:x3; val_offset:48003*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48003*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8fffe000; valaddr_reg:x3; val_offset:48006*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48006*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8ffff000; valaddr_reg:x3; val_offset:48009*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48009*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8ffff800; valaddr_reg:x3; val_offset:48012*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48012*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8ffffc00; valaddr_reg:x3; val_offset:48015*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48015*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16006:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8ffffe00; valaddr_reg:x3; val_offset:48018*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48018*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16007:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8fffff00; valaddr_reg:x3; val_offset:48021*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48021*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16008:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8fffff80; valaddr_reg:x3; val_offset:48024*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48024*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16009:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8fffffc0; valaddr_reg:x3; val_offset:48027*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48027*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16010:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8fffffe0; valaddr_reg:x3; val_offset:48030*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48030*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16011:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8ffffff0; valaddr_reg:x3; val_offset:48033*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48033*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16012:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8ffffff8; valaddr_reg:x3; val_offset:48036*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48036*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16013:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8ffffffc; valaddr_reg:x3; val_offset:48039*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48039*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16014:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8ffffffe; valaddr_reg:x3; val_offset:48042*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48042*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16015:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1f9b30 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9f9b30; op2val:0x80000000;
op3val:0x8fffffff; valaddr_reg:x3; val_offset:48045*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48045*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b000000; valaddr_reg:x3; val_offset:48048*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48048*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b000001; valaddr_reg:x3; val_offset:48051*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48051*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b000003; valaddr_reg:x3; val_offset:48054*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48054*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b000007; valaddr_reg:x3; val_offset:48057*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48057*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b00000f; valaddr_reg:x3; val_offset:48060*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48060*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16021:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b00001f; valaddr_reg:x3; val_offset:48063*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48063*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16022:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b00003f; valaddr_reg:x3; val_offset:48066*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48066*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16023:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b00007f; valaddr_reg:x3; val_offset:48069*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48069*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16024:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b0000ff; valaddr_reg:x3; val_offset:48072*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48072*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16025:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b0001ff; valaddr_reg:x3; val_offset:48075*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48075*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b0003ff; valaddr_reg:x3; val_offset:48078*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48078*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b0007ff; valaddr_reg:x3; val_offset:48081*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48081*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b000fff; valaddr_reg:x3; val_offset:48084*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48084*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b001fff; valaddr_reg:x3; val_offset:48087*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48087*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b003fff; valaddr_reg:x3; val_offset:48090*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48090*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16031:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b007fff; valaddr_reg:x3; val_offset:48093*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48093*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16032:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b00ffff; valaddr_reg:x3; val_offset:48096*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48096*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16033:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b01ffff; valaddr_reg:x3; val_offset:48099*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48099*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16034:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b03ffff; valaddr_reg:x3; val_offset:48102*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48102*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16035:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b07ffff; valaddr_reg:x3; val_offset:48105*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48105*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b0fffff; valaddr_reg:x3; val_offset:48108*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48108*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b1fffff; valaddr_reg:x3; val_offset:48111*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48111*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b3fffff; valaddr_reg:x3; val_offset:48114*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48114*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b400000; valaddr_reg:x3; val_offset:48117*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48117*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b600000; valaddr_reg:x3; val_offset:48120*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48120*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b700000; valaddr_reg:x3; val_offset:48123*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48123*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b780000; valaddr_reg:x3; val_offset:48126*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48126*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7c0000; valaddr_reg:x3; val_offset:48129*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48129*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7e0000; valaddr_reg:x3; val_offset:48132*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48132*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7f0000; valaddr_reg:x3; val_offset:48135*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48135*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7f8000; valaddr_reg:x3; val_offset:48138*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48138*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7fc000; valaddr_reg:x3; val_offset:48141*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48141*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7fe000; valaddr_reg:x3; val_offset:48144*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48144*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7ff000; valaddr_reg:x3; val_offset:48147*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48147*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7ff800; valaddr_reg:x3; val_offset:48150*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48150*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7ffc00; valaddr_reg:x3; val_offset:48153*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48153*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7ffe00; valaddr_reg:x3; val_offset:48156*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48156*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7fff00; valaddr_reg:x3; val_offset:48159*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48159*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7fff80; valaddr_reg:x3; val_offset:48162*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48162*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7fffc0; valaddr_reg:x3; val_offset:48165*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48165*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7fffe0; valaddr_reg:x3; val_offset:48168*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48168*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7ffff0; valaddr_reg:x3; val_offset:48171*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48171*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7ffff8; valaddr_reg:x3; val_offset:48174*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48174*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7ffffc; valaddr_reg:x3; val_offset:48177*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48177*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7ffffe; valaddr_reg:x3; val_offset:48180*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48180*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xf6 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7b7fffff; valaddr_reg:x3; val_offset:48183*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48183*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f000001; valaddr_reg:x3; val_offset:48186*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48186*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f000003; valaddr_reg:x3; val_offset:48189*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48189*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f000007; valaddr_reg:x3; val_offset:48192*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48192*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f199999; valaddr_reg:x3; val_offset:48195*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48195*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f249249; valaddr_reg:x3; val_offset:48198*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48198*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f333333; valaddr_reg:x3; val_offset:48201*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48201*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:48204*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48204*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:48207*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48207*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f444444; valaddr_reg:x3; val_offset:48210*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48210*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:48213*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48213*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:48216*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48216*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f666666; valaddr_reg:x3; val_offset:48219*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48219*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:48222*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48222*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:48225*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48225*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:48228*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48228*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x20081f and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4cc266 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea0081f; op2val:0x404cc266;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:48231*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48231*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f000000; valaddr_reg:x3; val_offset:48234*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48234*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f000001; valaddr_reg:x3; val_offset:48237*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48237*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f000003; valaddr_reg:x3; val_offset:48240*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48240*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f000007; valaddr_reg:x3; val_offset:48243*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48243*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f00000f; valaddr_reg:x3; val_offset:48246*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48246*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f00001f; valaddr_reg:x3; val_offset:48249*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48249*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f00003f; valaddr_reg:x3; val_offset:48252*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48252*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f00007f; valaddr_reg:x3; val_offset:48255*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48255*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f0000ff; valaddr_reg:x3; val_offset:48258*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48258*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f0001ff; valaddr_reg:x3; val_offset:48261*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48261*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f0003ff; valaddr_reg:x3; val_offset:48264*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48264*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f0007ff; valaddr_reg:x3; val_offset:48267*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48267*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f000fff; valaddr_reg:x3; val_offset:48270*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48270*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16091:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f001fff; valaddr_reg:x3; val_offset:48273*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48273*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16092:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f003fff; valaddr_reg:x3; val_offset:48276*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48276*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16093:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f007fff; valaddr_reg:x3; val_offset:48279*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48279*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16094:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f00ffff; valaddr_reg:x3; val_offset:48282*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48282*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16095:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f01ffff; valaddr_reg:x3; val_offset:48285*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48285*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16096:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f03ffff; valaddr_reg:x3; val_offset:48288*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48288*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16097:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f07ffff; valaddr_reg:x3; val_offset:48291*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48291*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16098:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f0fffff; valaddr_reg:x3; val_offset:48294*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48294*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16099:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f1fffff; valaddr_reg:x3; val_offset:48297*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48297*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f3fffff; valaddr_reg:x3; val_offset:48300*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48300*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16101:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f400000; valaddr_reg:x3; val_offset:48303*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48303*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f600000; valaddr_reg:x3; val_offset:48306*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48306*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16103:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f700000; valaddr_reg:x3; val_offset:48309*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48309*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16104:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f780000; valaddr_reg:x3; val_offset:48312*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48312*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16105:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7c0000; valaddr_reg:x3; val_offset:48315*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48315*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16106:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7e0000; valaddr_reg:x3; val_offset:48318*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48318*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16107:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7f0000; valaddr_reg:x3; val_offset:48321*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48321*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16108:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7f8000; valaddr_reg:x3; val_offset:48324*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48324*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16109:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7fc000; valaddr_reg:x3; val_offset:48327*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48327*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16110:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7fe000; valaddr_reg:x3; val_offset:48330*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48330*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16111:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7ff000; valaddr_reg:x3; val_offset:48333*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48333*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16112:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7ff800; valaddr_reg:x3; val_offset:48336*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48336*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16113:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7ffc00; valaddr_reg:x3; val_offset:48339*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48339*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7ffe00; valaddr_reg:x3; val_offset:48342*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48342*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7fff00; valaddr_reg:x3; val_offset:48345*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48345*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16116:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7fff80; valaddr_reg:x3; val_offset:48348*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48348*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16117:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7fffc0; valaddr_reg:x3; val_offset:48351*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48351*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16118:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7fffe0; valaddr_reg:x3; val_offset:48354*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48354*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16119:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7ffff0; valaddr_reg:x3; val_offset:48357*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48357*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16120:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7ffff8; valaddr_reg:x3; val_offset:48360*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48360*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16121:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7ffffc; valaddr_reg:x3; val_offset:48363*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48363*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16122:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7ffffe; valaddr_reg:x3; val_offset:48366*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48366*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xbe and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x5f7fffff; valaddr_reg:x3; val_offset:48369*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48369*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16124:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x7f000001; valaddr_reg:x3; val_offset:48372*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48372*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16125:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x7f000003; valaddr_reg:x3; val_offset:48375*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48375*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x7f000007; valaddr_reg:x3; val_offset:48378*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48378*0 + 3*125*FLEN/8, x4, x1, x2)

inst_16127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2022af and fs2 == 0 and fe2 == 0x80 and fm2 == 0x4ca070 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ea022af; op2val:0x404ca070;
op3val:0x7f199999; valaddr_reg:x3; val_offset:48381*0 + 3*125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 48381*0 + 3*125*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415886336,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415902720,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415910912,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415915008,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415917056,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415918080,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415918592,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415918848,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415918976,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919040,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919072,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919088,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919096,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919100,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919102,32,FLEN)
NAN_BOXED(2124389168,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919103,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063597568,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063597569,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063597571,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063597575,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063597583,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063597599,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063597631,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063597695,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063597823,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063598079,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063598591,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063599615,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063601663,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063605759,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063613951,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063630335,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063663103,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063728639,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2063859711,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2064121855,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2064646143,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2065694719,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2067791871,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2067791872,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2069889024,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2070937600,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071461888,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071724032,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071855104,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071920640,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071953408,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071969792,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071977984,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071982080,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071984128,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071985152,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071985664,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071985920,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071986048,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071986112,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071986144,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071986160,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071986168,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071986172,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071986174,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2071986175,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2124417055,32,FLEN)
NAN_BOXED(1078772326,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593835520,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593835521,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593835523,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593835527,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593835535,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593835551,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593835583,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593835647,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593835775,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593836031,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593836543,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593837567,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593839615,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593843711,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593851903,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593868287,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593901055,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1593966591,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1594097663,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1594359807,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1594884095,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1595932671,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1598029823,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1598029824,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1600126976,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1601175552,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1601699840,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1601961984,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602093056,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602158592,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602191360,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602207744,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602215936,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602220032,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602222080,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602223104,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602223616,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602223872,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602224000,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602224064,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602224096,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602224112,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602224120,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602224124,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602224126,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(1602224127,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2124423855,32,FLEN)
NAN_BOXED(1078763632,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
