Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 22 16:24:43 2024
| Host         : Raunak-Thinkpad running 64-bit major release  (build 9200)
| Command      : report_methodology -file MainTopModule_methodology_drc_routed.rpt -pb MainTopModule_methodology_drc_routed.pb -rpx MainTopModule_methodology_drc_routed.rpx
| Design       : MainTopModule
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 11
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell   | 2          |
| TIMING-18 | Warning  | Missing input or output delay | 2          |
| TIMING-20 | Warning  | Non-clocked latch             | 7          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin L3/temp_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin L3/temp_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on load_btn relative to clock(s) mclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) mclk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch L6/Seg_reg[0] cannot be properly analyzed as its control pin L6/Seg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch L6/Seg_reg[1] cannot be properly analyzed as its control pin L6/Seg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch L6/Seg_reg[2] cannot be properly analyzed as its control pin L6/Seg_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch L6/Seg_reg[3] cannot be properly analyzed as its control pin L6/Seg_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch L6/Seg_reg[4] cannot be properly analyzed as its control pin L6/Seg_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch L6/Seg_reg[5] cannot be properly analyzed as its control pin L6/Seg_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch L6/Seg_reg[6] cannot be properly analyzed as its control pin L6/Seg_reg[6]/G is not reached by a timing clock
Related violations: <none>


