-------------------------------------------------------------
General setup:
C++ high resolution clock is used.
The clock precision seems to be 1.00000e+01ns
-------------------------------------------------------------
Selected Platform: Intel(R) FPGA SDK for OpenCL(TM)
-------------------------------------------------------------
Selection summary:
Platform Name: Intel(R) FPGA SDK for OpenCL(TM)
Device Name:   p520_hpc_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)
-------------------------------------------------------------
-------------------------------------------------------------
FPGA Setup:../../synthesis_artifacts/FFT/520n-21.2.0-20.4.0/fft1d_float_8.aocx
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Prepared FPGA successfully for global Execution!
-------------------------------------------------------------
Implementation of the FFT benchmark proposed in the HPCC benchmark suite for FPGA.
Version: 1.4
MPI Version:  3.1
Config. Time: Fri Oct 08 10:41:31 UTC 2021
Git Commit:   b678d6d

Summary:
Batch Size                    4096
Communication Type            UNSUPPORTED
FFT Size                      4096
Kernel File                   ../../synthesis_artifacts/FFT/520n-21.2.0-20.4.0/fft1d_float_8.aocx
Kernel Replications           2
MPI Ranks                     26
Repetitions                   10
Test Mode                     No
Device                        p520_hpc_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)

-------------------------------------------------------------
Start benchmark using the given configuration. Generating data...
-------------------------------------------------------------
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Generation Time: 3.50506e-01 s
-------------------------------------------------------------
Execute benchmark kernel...
-------------------------------------------------------------
Execution Time: 8.68225e-02 s
-------------------------------------------------------------
Validate output...
-------------------------------------------------------------
     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

Validation Time: 9.39561e+00 s
     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
    3.00463e-01    1.19209e-07

     res. error      mach. eps
                           avg           best
     Time in s:    5.13639e-07    5.12607e-07
        GFLOPS:    6.22009e+03    6.23261e+03
Validation: SUCCESS!
    3.00463e-01    1.19209e-07

