# system info address_decoder_top on 2023.02.16.09:33:18
system_info:
name,value
DEVICE,10CX220YF780I5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for address_decoder_top on 2023.02.16.09:33:18
files:
filepath,kind,attributes,module,is_top
sim/address_decoder_top.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_top,true
altera_mm_interconnect_181/sim/address_decoder_top_altera_mm_interconnect_181_hhyhgxq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_top_altera_mm_interconnect_181_hhyhgxq,false
altera_mm_interconnect_181/sim/address_decoder_top_altera_mm_interconnect_181_mvzerxq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_top_altera_mm_interconnect_181_mvzerxq,false
altera_reset_controller_181/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_181/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_181/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_181/sim/address_decoder_top_altera_merlin_master_translator_181_mhudjri.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_master_translator_181_mhudjri,false
altera_merlin_slave_translator_181/sim/address_decoder_top_altera_merlin_slave_translator_181_5aswt6a.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_slave_translator_181_5aswt6a,false
altera_merlin_master_agent_181/sim/address_decoder_top_altera_merlin_master_agent_181_t5eyqrq.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_master_agent_181_t5eyqrq,false
altera_merlin_slave_agent_181/sim/address_decoder_top_altera_merlin_slave_agent_181_a7g37xa.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_slave_agent_181_a7g37xa,false
altera_merlin_slave_agent_181/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_slave_agent_181_a7g37xa,false
altera_merlin_router_181/sim/address_decoder_top_altera_merlin_router_181_2teq4gq.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_router_181_2teq4gq,false
altera_merlin_router_181/sim/address_decoder_top_altera_merlin_router_181_5mbgx3i.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_router_181_5mbgx3i,false
altera_merlin_demultiplexer_181/sim/address_decoder_top_altera_merlin_demultiplexer_181_un3nz3q.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_demultiplexer_181_un3nz3q,false
altera_merlin_multiplexer_181/sim/address_decoder_top_altera_merlin_multiplexer_181_6ijft6i.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_multiplexer_181_6ijft6i,false
altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_multiplexer_181_6ijft6i,false
altera_merlin_demultiplexer_181/sim/address_decoder_top_altera_merlin_demultiplexer_181_uk2r53q.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_demultiplexer_181_uk2r53q,false
altera_merlin_multiplexer_181/sim/address_decoder_top_altera_merlin_multiplexer_181_ckol5lq.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_multiplexer_181_ckol5lq,false
altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_multiplexer_181_ckol5lq,false
altera_merlin_router_181/sim/address_decoder_top_altera_merlin_router_181_qvlxg5i.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_router_181_qvlxg5i,false
altera_merlin_router_181/sim/address_decoder_top_altera_merlin_router_181_jwtnfeq.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_router_181_jwtnfeq,false
altera_merlin_traffic_limiter_181/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_traffic_limiter_181_reppfiq,false
altera_merlin_traffic_limiter_181/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_traffic_limiter_181_reppfiq,false
altera_merlin_traffic_limiter_181/sim/address_decoder_top_altera_merlin_traffic_limiter_181_reppfiq.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_traffic_limiter_181_reppfiq,false
altera_merlin_demultiplexer_181/sim/address_decoder_top_altera_merlin_demultiplexer_181_sejibda.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_demultiplexer_181_sejibda,false
altera_merlin_multiplexer_181/sim/address_decoder_top_altera_merlin_multiplexer_181_igrmv7i.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_multiplexer_181_igrmv7i,false
altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_multiplexer_181_igrmv7i,false
altera_merlin_demultiplexer_181/sim/address_decoder_top_altera_merlin_demultiplexer_181_leqbaoi.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_demultiplexer_181_leqbaoi,false
altera_merlin_multiplexer_181/sim/address_decoder_top_altera_merlin_multiplexer_181_qmou4ia.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_multiplexer_181_qmou4ia,false
altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,address_decoder_top_altera_merlin_multiplexer_181_qmou4ia,false
altera_merlin_traffic_limiter_181/sim/address_decoder_top_altera_merlin_traffic_limiter_181_3qlefua.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_top_altera_merlin_traffic_limiter_181_3qlefua,false
altera_avalon_sc_fifo_181/sim/address_decoder_top_altera_avalon_sc_fifo_181_hseo73i.v,VERILOG,,address_decoder_top_altera_avalon_sc_fifo_181_hseo73i,false
altera_merlin_traffic_limiter_181/sim/address_decoder_top_altera_merlin_traffic_limiter_181_cjprurq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_top_altera_merlin_traffic_limiter_181_cjprurq,false
alt_hiconnect_sc_fifo_181/sim/address_decoder_top_alt_hiconnect_sc_fifo_181_cjmuh4a.sv,SYSTEM_VERILOG,,address_decoder_top_alt_hiconnect_sc_fifo_181_cjmuh4a,false
alt_hiconnect_sc_fifo_181/sim/alt_st_infer_scfifo.sv,SYSTEM_VERILOG,,address_decoder_top_alt_hiconnect_sc_fifo_181_cjmuh4a,false
alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo.sv,SYSTEM_VERILOG,,address_decoder_top_alt_hiconnect_sc_fifo_181_cjmuh4a,false
alt_hiconnect_sc_fifo_181/sim/alt_st_fifo_empty.sv,SYSTEM_VERILOG,,address_decoder_top_alt_hiconnect_sc_fifo_181_cjmuh4a,false
alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo_a6.sv,SYSTEM_VERILOG,,address_decoder_top_alt_hiconnect_sc_fifo_181_cjmuh4a,false
alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo_a7.sv,SYSTEM_VERILOG,,address_decoder_top_alt_hiconnect_sc_fifo_181_cjmuh4a,false
alt_hiconnect_sc_fifo_181/sim/alt_st_reg_scfifo.sv,SYSTEM_VERILOG,,address_decoder_top_alt_hiconnect_sc_fifo_181_cjmuh4a,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
address_decoder_top.csr_clk,address_decoder_top_csr_clk
address_decoder_top.mac_clk,address_decoder_top_mac_clk
address_decoder_top.master,address_decoder_top_master
address_decoder_top.mm_clock_crossing_bridge,address_decoder_top_mm_clock_crossing_bridge
address_decoder_top.multi_channel,address_decoder_top_multi_channel
address_decoder_top.traffic_controller_ch_0_1,address_decoder_top_traffic_controller_ch_0_1
address_decoder_top.traffic_controller_ch_10_11,address_decoder_top_traffic_controller_ch_10_11
address_decoder_top.traffic_controller_ch_2_3,address_decoder_top_traffic_controller_ch_2_3
address_decoder_top.traffic_controller_ch_4_5,address_decoder_top_traffic_controller_ch_4_5
address_decoder_top.traffic_controller_ch_6_7,address_decoder_top_traffic_controller_ch_6_7
address_decoder_top.traffic_controller_ch_8_9,address_decoder_top_traffic_controller_ch_8_9
address_decoder_top.mm_interconnect_0,address_decoder_top_altera_mm_interconnect_181_hhyhgxq
address_decoder_top.mm_interconnect_0.master_avalon_universal_master_0_translator,address_decoder_top_altera_merlin_master_translator_181_mhudjri
address_decoder_top.mm_interconnect_0.multi_channel_avalon_universal_slave_0_translator,address_decoder_top_altera_merlin_slave_translator_181_5aswt6a
address_decoder_top.mm_interconnect_0.mm_clock_crossing_bridge_s0_translator,address_decoder_top_altera_merlin_slave_translator_181_5aswt6a
address_decoder_top.mm_interconnect_0.master_avalon_universal_master_0_agent,address_decoder_top_altera_merlin_master_agent_181_t5eyqrq
address_decoder_top.mm_interconnect_0.multi_channel_avalon_universal_slave_0_agent,address_decoder_top_altera_merlin_slave_agent_181_a7g37xa
address_decoder_top.mm_interconnect_0.mm_clock_crossing_bridge_s0_agent,address_decoder_top_altera_merlin_slave_agent_181_a7g37xa
address_decoder_top.mm_interconnect_0.multi_channel_avalon_universal_slave_0_agent_rsp_fifo,address_decoder_top_altera_avalon_sc_fifo_181_hseo73i
address_decoder_top.mm_interconnect_0.mm_clock_crossing_bridge_s0_agent_rsp_fifo,address_decoder_top_altera_avalon_sc_fifo_181_hseo73i
address_decoder_top.mm_interconnect_0.router,address_decoder_top_altera_merlin_router_181_2teq4gq
address_decoder_top.mm_interconnect_0.router_001,address_decoder_top_altera_merlin_router_181_5mbgx3i
address_decoder_top.mm_interconnect_0.router_002,address_decoder_top_altera_merlin_router_181_5mbgx3i
address_decoder_top.mm_interconnect_0.cmd_demux,address_decoder_top_altera_merlin_demultiplexer_181_un3nz3q
address_decoder_top.mm_interconnect_0.cmd_mux,address_decoder_top_altera_merlin_multiplexer_181_6ijft6i
address_decoder_top.mm_interconnect_0.cmd_mux_001,address_decoder_top_altera_merlin_multiplexer_181_6ijft6i
address_decoder_top.mm_interconnect_0.rsp_demux,address_decoder_top_altera_merlin_demultiplexer_181_uk2r53q
address_decoder_top.mm_interconnect_0.rsp_demux_001,address_decoder_top_altera_merlin_demultiplexer_181_uk2r53q
address_decoder_top.mm_interconnect_0.rsp_mux,address_decoder_top_altera_merlin_multiplexer_181_ckol5lq
address_decoder_top.mm_interconnect_1,address_decoder_top_altera_mm_interconnect_181_mvzerxq
address_decoder_top.mm_interconnect_1.mm_clock_crossing_bridge_m0_translator,address_decoder_top_altera_merlin_master_translator_181_mhudjri
address_decoder_top.mm_interconnect_1.traffic_controller_ch_0_1_avalon_universal_slave_0_translator,address_decoder_top_altera_merlin_slave_translator_181_5aswt6a
address_decoder_top.mm_interconnect_1.traffic_controller_ch_2_3_avalon_universal_slave_0_translator,address_decoder_top_altera_merlin_slave_translator_181_5aswt6a
address_decoder_top.mm_interconnect_1.traffic_controller_ch_4_5_avalon_universal_slave_0_translator,address_decoder_top_altera_merlin_slave_translator_181_5aswt6a
address_decoder_top.mm_interconnect_1.traffic_controller_ch_6_7_avalon_universal_slave_0_translator,address_decoder_top_altera_merlin_slave_translator_181_5aswt6a
address_decoder_top.mm_interconnect_1.traffic_controller_ch_8_9_avalon_universal_slave_0_translator,address_decoder_top_altera_merlin_slave_translator_181_5aswt6a
address_decoder_top.mm_interconnect_1.traffic_controller_ch_10_11_avalon_universal_slave_0_translator,address_decoder_top_altera_merlin_slave_translator_181_5aswt6a
address_decoder_top.mm_interconnect_1.mm_clock_crossing_bridge_m0_agent,address_decoder_top_altera_merlin_master_agent_181_t5eyqrq
address_decoder_top.mm_interconnect_1.traffic_controller_ch_0_1_avalon_universal_slave_0_agent,address_decoder_top_altera_merlin_slave_agent_181_a7g37xa
address_decoder_top.mm_interconnect_1.traffic_controller_ch_2_3_avalon_universal_slave_0_agent,address_decoder_top_altera_merlin_slave_agent_181_a7g37xa
address_decoder_top.mm_interconnect_1.traffic_controller_ch_4_5_avalon_universal_slave_0_agent,address_decoder_top_altera_merlin_slave_agent_181_a7g37xa
address_decoder_top.mm_interconnect_1.traffic_controller_ch_6_7_avalon_universal_slave_0_agent,address_decoder_top_altera_merlin_slave_agent_181_a7g37xa
address_decoder_top.mm_interconnect_1.traffic_controller_ch_8_9_avalon_universal_slave_0_agent,address_decoder_top_altera_merlin_slave_agent_181_a7g37xa
address_decoder_top.mm_interconnect_1.traffic_controller_ch_10_11_avalon_universal_slave_0_agent,address_decoder_top_altera_merlin_slave_agent_181_a7g37xa
address_decoder_top.mm_interconnect_1.traffic_controller_ch_0_1_avalon_universal_slave_0_agent_rsp_fifo,address_decoder_top_altera_avalon_sc_fifo_181_hseo73i
address_decoder_top.mm_interconnect_1.traffic_controller_ch_2_3_avalon_universal_slave_0_agent_rsp_fifo,address_decoder_top_altera_avalon_sc_fifo_181_hseo73i
address_decoder_top.mm_interconnect_1.traffic_controller_ch_4_5_avalon_universal_slave_0_agent_rsp_fifo,address_decoder_top_altera_avalon_sc_fifo_181_hseo73i
address_decoder_top.mm_interconnect_1.traffic_controller_ch_6_7_avalon_universal_slave_0_agent_rsp_fifo,address_decoder_top_altera_avalon_sc_fifo_181_hseo73i
address_decoder_top.mm_interconnect_1.traffic_controller_ch_8_9_avalon_universal_slave_0_agent_rsp_fifo,address_decoder_top_altera_avalon_sc_fifo_181_hseo73i
address_decoder_top.mm_interconnect_1.traffic_controller_ch_10_11_avalon_universal_slave_0_agent_rsp_fifo,address_decoder_top_altera_avalon_sc_fifo_181_hseo73i
address_decoder_top.mm_interconnect_1.router,address_decoder_top_altera_merlin_router_181_qvlxg5i
address_decoder_top.mm_interconnect_1.router_001,address_decoder_top_altera_merlin_router_181_jwtnfeq
address_decoder_top.mm_interconnect_1.router_002,address_decoder_top_altera_merlin_router_181_jwtnfeq
address_decoder_top.mm_interconnect_1.router_003,address_decoder_top_altera_merlin_router_181_jwtnfeq
address_decoder_top.mm_interconnect_1.router_004,address_decoder_top_altera_merlin_router_181_jwtnfeq
address_decoder_top.mm_interconnect_1.router_005,address_decoder_top_altera_merlin_router_181_jwtnfeq
address_decoder_top.mm_interconnect_1.router_006,address_decoder_top_altera_merlin_router_181_jwtnfeq
address_decoder_top.mm_interconnect_1.mm_clock_crossing_bridge_m0_limiter,address_decoder_top_altera_merlin_traffic_limiter_181_reppfiq
address_decoder_top.mm_interconnect_1.mm_clock_crossing_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,address_decoder_top_altera_merlin_traffic_limiter_181_3qlefua
address_decoder_top.mm_interconnect_1.mm_clock_crossing_bridge_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,address_decoder_top_altera_avalon_sc_fifo_181_hseo73i
address_decoder_top.mm_interconnect_1.mm_clock_crossing_bridge_m0_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo,address_decoder_top_altera_merlin_traffic_limiter_181_cjprurq
address_decoder_top.mm_interconnect_1.mm_clock_crossing_bridge_m0_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo.my_alt_hiconnect_sc_fifo_dest_id_fifo,address_decoder_top_alt_hiconnect_sc_fifo_181_cjmuh4a
address_decoder_top.mm_interconnect_1.cmd_demux,address_decoder_top_altera_merlin_demultiplexer_181_sejibda
address_decoder_top.mm_interconnect_1.cmd_mux,address_decoder_top_altera_merlin_multiplexer_181_igrmv7i
address_decoder_top.mm_interconnect_1.cmd_mux_001,address_decoder_top_altera_merlin_multiplexer_181_igrmv7i
address_decoder_top.mm_interconnect_1.cmd_mux_002,address_decoder_top_altera_merlin_multiplexer_181_igrmv7i
address_decoder_top.mm_interconnect_1.cmd_mux_003,address_decoder_top_altera_merlin_multiplexer_181_igrmv7i
address_decoder_top.mm_interconnect_1.cmd_mux_004,address_decoder_top_altera_merlin_multiplexer_181_igrmv7i
address_decoder_top.mm_interconnect_1.cmd_mux_005,address_decoder_top_altera_merlin_multiplexer_181_igrmv7i
address_decoder_top.mm_interconnect_1.rsp_demux,address_decoder_top_altera_merlin_demultiplexer_181_leqbaoi
address_decoder_top.mm_interconnect_1.rsp_demux_001,address_decoder_top_altera_merlin_demultiplexer_181_leqbaoi
address_decoder_top.mm_interconnect_1.rsp_demux_002,address_decoder_top_altera_merlin_demultiplexer_181_leqbaoi
address_decoder_top.mm_interconnect_1.rsp_demux_003,address_decoder_top_altera_merlin_demultiplexer_181_leqbaoi
address_decoder_top.mm_interconnect_1.rsp_demux_004,address_decoder_top_altera_merlin_demultiplexer_181_leqbaoi
address_decoder_top.mm_interconnect_1.rsp_demux_005,address_decoder_top_altera_merlin_demultiplexer_181_leqbaoi
address_decoder_top.mm_interconnect_1.rsp_mux,address_decoder_top_altera_merlin_multiplexer_181_qmou4ia
address_decoder_top.rst_controller,altera_reset_controller
address_decoder_top.rst_controller_001,altera_reset_controller
