Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Nov  6 10:15:25 2019
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             119 |           37 |
| No           | No                    | Yes                    |              56 |           18 |
| No           | Yes                   | No                     |              66 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              91 |           29 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                    Enable Signal                    |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+
|  video_pll_m0/inst/clk_out1 |                                                     | wav_display_m0/timing_gen_xy_m0/v_data_reg[4]_0                     |                1 |              4 |
|  video_pll_m0/inst/clk_out1 |                                                     | grid_display_m0/timing_gen_xy_m0/SR[0]                              |                3 |              9 |
|  adda_pll_m0/inst/clk_out2  |                                                     |                                                                     |                3 |              9 |
|  video_pll_m0/inst/clk_out1 |                                                     | rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0 |                3 |             10 |
|  adda_pll_m0/inst/clk_out1  |                                                     | ad9280_sample_m0/rst0                                               |                4 |             10 |
|  video_pll_m0/inst/clk_out1 |                                                     | wav_display_m0/timing_gen_xy_m0/SR[0]                               |                2 |             11 |
|  adda_pll_m0/inst/clk_out1  | ad9280_sample_m0/E[0]                               | ad9280_sample_m0/rst0                                               |                4 |             11 |
|  video_pll_m0/inst/clk_out1 | color_bar_m0/active_x[11]_i_1_n_0                   | ad9280_sample_m0/rst0                                               |                4 |             12 |
|  video_pll_m0/inst/clk_out1 | color_bar_m0/v_cnt                                  | ad9280_sample_m0/rst0                                               |                3 |             12 |
|  video_pll_m0/inst/clk_out1 | grid_display_m0/timing_gen_xy_m0/y_cnt[0]_i_1_n_0   | ad9280_sample_m0/rst0                                               |                3 |             12 |
|  video_pll_m0/inst/clk_out1 | wav_display_m0/timing_gen_xy_m0/y_cnt[0]_i_1__0_n_0 | ad9280_sample_m0/rst0                                               |                3 |             12 |
|  video_pll_m0/inst/clk_out1 |                                                     | rgb2dvi_m0/U0/DataEncoders[0].DataEncoder/SR[0]                     |               13 |             32 |
|  adda_pll_m0/inst/clk_out1  | ad9280_sample_m0/wait_cnt[31]_i_1_n_0               | ad9280_sample_m0/rst0                                               |               12 |             32 |
|  video_pll_m0/inst/clk_out1 |                                                     | ad9280_sample_m0/rst0                                               |               14 |             46 |
|  video_pll_m0/inst/clk_out1 |                                                     |                                                                     |               37 |            117 |
+-----------------------------+-----------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 9      |                     2 |
| 10     |                     2 |
| 11     |                     2 |
| 12     |                     4 |
| 16+    |                     4 |
+--------+-----------------------+


