
TCC_FEATURES4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001110  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000018  20000000  00001110  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000d0  20000018  00001128  00020018  2**2
                  ALLOC
  3 .stack        00000400  200000e8  000011f8  00020018  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002270e  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000035c9  00000000  00000000  000427a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_aranges 000004d0  00000000  00000000  00045d70  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 000004e8  00000000  00000000  00046240  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_macro  000166ad  00000000  00000000  00046728  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000a7df  00000000  00000000  0005cdd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00079386  00000000  00000000  000675b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000b00  00000000  00000000  000e093c  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000419b  00000000  00000000  000e143c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	e8 04 00 20 79 0e 00 00 75 0e 00 00 75 0e 00 00     ... y...u...u...
	...
      2c:	75 0e 00 00 00 00 00 00 00 00 00 00 75 0e 00 00     u...........u...
      3c:	75 0e 00 00 75 0e 00 00 75 0e 00 00 75 0e 00 00     u...u...u...u...
      4c:	75 0e 00 00 f5 01 00 00 75 0e 00 00 75 0e 00 00     u.......u...u...
      5c:	75 0e 00 00 95 01 00 00 f1 02 00 00 01 03 00 00     u...............
      6c:	11 03 00 00 65 0e 00 00 75 0e 00 00 75 0e 00 00     ....e...u...u...
      7c:	75 0e 00 00 75 0e 00 00 75 0e 00 00 75 0e 00 00     u...u...u...u...

0000008c <__do_global_dtors_aux>:
      8c:	b510      	push	{r4, lr}
      8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
      90:	7823      	ldrb	r3, [r4, #0]
      92:	2b00      	cmp	r3, #0
      94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
      96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
      98:	2b00      	cmp	r3, #0
      9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
      9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
      9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
      a0:	bf00      	nop
      a2:	2301      	movs	r3, #1
      a4:	7023      	strb	r3, [r4, #0]
      a6:	bd10      	pop	{r4, pc}
      a8:	20000018 	.word	0x20000018
      ac:	00000000 	.word	0x00000000
      b0:	00001110 	.word	0x00001110

000000b4 <frame_dummy>:
      b4:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
      b6:	b510      	push	{r4, lr}
      b8:	2b00      	cmp	r3, #0
      ba:	d003      	beq.n	c4 <frame_dummy+0x10>
      bc:	4907      	ldr	r1, [pc, #28]	; (dc <frame_dummy+0x28>)
      be:	4808      	ldr	r0, [pc, #32]	; (e0 <frame_dummy+0x2c>)
      c0:	e000      	b.n	c4 <frame_dummy+0x10>
      c2:	bf00      	nop
      c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
      c6:	6803      	ldr	r3, [r0, #0]
      c8:	2b00      	cmp	r3, #0
      ca:	d100      	bne.n	ce <frame_dummy+0x1a>
      cc:	bd10      	pop	{r4, pc}
      ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
      d0:	2b00      	cmp	r3, #0
      d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
      d4:	4798      	blx	r3
      d6:	e7f9      	b.n	cc <frame_dummy+0x18>
      d8:	00000000 	.word	0x00000000
      dc:	2000001c 	.word	0x2000001c
      e0:	00001110 	.word	0x00001110
      e4:	00001110 	.word	0x00001110
      e8:	00000000 	.word	0x00000000

000000ec <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
      ec:	4b0c      	ldr	r3, [pc, #48]	; (120 <cpu_irq_enter_critical+0x34>)
      ee:	681b      	ldr	r3, [r3, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d106      	bne.n	102 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
      f4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
      f8:	2b00      	cmp	r3, #0
      fa:	d007      	beq.n	10c <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
      fc:	2200      	movs	r2, #0
      fe:	4b09      	ldr	r3, [pc, #36]	; (124 <cpu_irq_enter_critical+0x38>)
     100:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     102:	4a07      	ldr	r2, [pc, #28]	; (120 <cpu_irq_enter_critical+0x34>)
     104:	6813      	ldr	r3, [r2, #0]
     106:	3301      	adds	r3, #1
     108:	6013      	str	r3, [r2, #0]
}
     10a:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     10c:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     10e:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     112:	2200      	movs	r2, #0
     114:	4b04      	ldr	r3, [pc, #16]	; (128 <cpu_irq_enter_critical+0x3c>)
     116:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     118:	3201      	adds	r2, #1
     11a:	4b02      	ldr	r3, [pc, #8]	; (124 <cpu_irq_enter_critical+0x38>)
     11c:	701a      	strb	r2, [r3, #0]
     11e:	e7f0      	b.n	102 <cpu_irq_enter_critical+0x16>
     120:	20000034 	.word	0x20000034
     124:	20000038 	.word	0x20000038
     128:	20000000 	.word	0x20000000

0000012c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     12c:	4b08      	ldr	r3, [pc, #32]	; (150 <cpu_irq_leave_critical+0x24>)
     12e:	681a      	ldr	r2, [r3, #0]
     130:	3a01      	subs	r2, #1
     132:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     134:	681b      	ldr	r3, [r3, #0]
     136:	2b00      	cmp	r3, #0
     138:	d109      	bne.n	14e <cpu_irq_leave_critical+0x22>
     13a:	4b06      	ldr	r3, [pc, #24]	; (154 <cpu_irq_leave_critical+0x28>)
     13c:	781b      	ldrb	r3, [r3, #0]
     13e:	2b00      	cmp	r3, #0
     140:	d005      	beq.n	14e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     142:	2201      	movs	r2, #1
     144:	4b04      	ldr	r3, [pc, #16]	; (158 <cpu_irq_leave_critical+0x2c>)
     146:	701a      	strb	r2, [r3, #0]
     148:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     14c:	b662      	cpsie	i
	}
}
     14e:	4770      	bx	lr
     150:	20000034 	.word	0x20000034
     154:	20000038 	.word	0x20000038
     158:	20000000 	.word	0x20000000

0000015c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     160:	ac01      	add	r4, sp, #4
     162:	2501      	movs	r5, #1
     164:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     166:	2700      	movs	r7, #0
     168:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     16a:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     16c:	0021      	movs	r1, r4
     16e:	2010      	movs	r0, #16
     170:	4e06      	ldr	r6, [pc, #24]	; (18c <system_board_init+0x30>)
     172:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     174:	2280      	movs	r2, #128	; 0x80
     176:	0252      	lsls	r2, r2, #9
     178:	4b05      	ldr	r3, [pc, #20]	; (190 <system_board_init+0x34>)
     17a:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     17c:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     17e:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     180:	0021      	movs	r1, r4
     182:	200e      	movs	r0, #14
     184:	47b0      	blx	r6
}
     186:	b003      	add	sp, #12
     188:	bdf0      	pop	{r4, r5, r6, r7, pc}
     18a:	46c0      	nop			; (mov r8, r8)
     18c:	000002cd 	.word	0x000002cd
     190:	41004400 	.word	0x41004400

00000194 <EVSYS_Handler>:

	return STATUS_OK;
}

void EVSYS_Handler(void)
{
     194:	b510      	push	{r4, lr}
	struct events_hook *current_hook = _events_inst.hook_list;
     196:	4b0b      	ldr	r3, [pc, #44]	; (1c4 <EVSYS_Handler+0x30>)
     198:	691c      	ldr	r4, [r3, #16]
	uint32_t flag;

	/* Synch the interrupt flag buffer with the hardware register */
	flag = EVSYS->INTFLAG.reg;
     19a:	490b      	ldr	r1, [pc, #44]	; (1c8 <EVSYS_Handler+0x34>)
     19c:	698a      	ldr	r2, [r1, #24]
	_events_inst.interrupt_flag_buffer |= flag;
     19e:	6898      	ldr	r0, [r3, #8]
     1a0:	4302      	orrs	r2, r0
     1a2:	609a      	str	r2, [r3, #8]
	/* Clear all hardware interrupt flags */
	EVSYS->INTFLAG.reg = _EVENTS_INTFLAGS_MASK;
     1a4:	4b09      	ldr	r3, [pc, #36]	; (1cc <EVSYS_Handler+0x38>)
     1a6:	618b      	str	r3, [r1, #24]

	/* Traverse the linked list */
	while (current_hook != NULL) {
     1a8:	2c00      	cmp	r4, #0
     1aa:	d005      	beq.n	1b8 <EVSYS_Handler+0x24>
		current_hook->hook_func(current_hook->resource);
     1ac:	6820      	ldr	r0, [r4, #0]
     1ae:	6863      	ldr	r3, [r4, #4]
     1b0:	4798      	blx	r3
		current_hook = current_hook->next;
     1b2:	68a4      	ldr	r4, [r4, #8]
	while (current_hook != NULL) {
     1b4:	2c00      	cmp	r4, #0
     1b6:	d1f9      	bne.n	1ac <EVSYS_Handler+0x18>
	}

	/* Clear acknowledged interrupt sources from the interrupt flag buffer */
	flag = _events_inst.interrupt_flag_ack_buffer;
     1b8:	4b02      	ldr	r3, [pc, #8]	; (1c4 <EVSYS_Handler+0x30>)
     1ba:	68d9      	ldr	r1, [r3, #12]
	_events_inst.interrupt_flag_buffer &= ~flag;
     1bc:	689a      	ldr	r2, [r3, #8]
     1be:	438a      	bics	r2, r1
     1c0:	609a      	str	r2, [r3, #8]
}
     1c2:	bd10      	pop	{r4, pc}
     1c4:	20000004 	.word	0x20000004
     1c8:	42000400 	.word	0x42000400
     1cc:	0f0fffff 	.word	0x0f0fffff

000001d0 <_system_events_init>:
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     1d0:	4a06      	ldr	r2, [pc, #24]	; (1ec <_system_events_init+0x1c>)
     1d2:	6a13      	ldr	r3, [r2, #32]
     1d4:	2102      	movs	r1, #2
     1d6:	430b      	orrs	r3, r1
     1d8:	6213      	str	r3, [r2, #32]
{
	/* Enable EVSYS register interface */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_EVSYS);

	/* Make sure the EVSYS module is properly reset */
	EVSYS->CTRL.reg = EVSYS_CTRL_SWRST;
     1da:	2201      	movs	r2, #1
     1dc:	4b04      	ldr	r3, [pc, #16]	; (1f0 <_system_events_init+0x20>)
     1de:	701a      	strb	r2, [r3, #0]

	while (EVSYS->CTRL.reg & EVSYS_CTRL_SWRST) {
     1e0:	0019      	movs	r1, r3
     1e2:	780b      	ldrb	r3, [r1, #0]
     1e4:	4213      	tst	r3, r2
     1e6:	d1fc      	bne.n	1e2 <_system_events_init+0x12>
	}
}
     1e8:	4770      	bx	lr
     1ea:	46c0      	nop			; (mov r8, r8)
     1ec:	40000400 	.word	0x40000400
     1f0:	42000400 	.word	0x42000400

000001f4 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     1f4:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     1f6:	2200      	movs	r2, #0
     1f8:	4b10      	ldr	r3, [pc, #64]	; (23c <EIC_Handler+0x48>)
     1fa:	701a      	strb	r2, [r3, #0]
     1fc:	2300      	movs	r3, #0

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     1fe:	4910      	ldr	r1, [pc, #64]	; (240 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     200:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     202:	4e10      	ldr	r6, [pc, #64]	; (244 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     204:	4c0d      	ldr	r4, [pc, #52]	; (23c <EIC_Handler+0x48>)
     206:	e00a      	b.n	21e <EIC_Handler+0x2a>
		return eics[eic_index];
     208:	490d      	ldr	r1, [pc, #52]	; (240 <EIC_Handler+0x4c>)
     20a:	e008      	b.n	21e <EIC_Handler+0x2a>
     20c:	7823      	ldrb	r3, [r4, #0]
     20e:	3301      	adds	r3, #1
     210:	b2db      	uxtb	r3, r3
     212:	7023      	strb	r3, [r4, #0]
     214:	2b0f      	cmp	r3, #15
     216:	d810      	bhi.n	23a <EIC_Handler+0x46>
		return NULL;
     218:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     21a:	2b1f      	cmp	r3, #31
     21c:	d9f4      	bls.n	208 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     21e:	0028      	movs	r0, r5
     220:	4018      	ands	r0, r3
     222:	2201      	movs	r2, #1
     224:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     226:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     228:	4210      	tst	r0, r2
     22a:	d0ef      	beq.n	20c <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     22c:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     22e:	009b      	lsls	r3, r3, #2
     230:	599b      	ldr	r3, [r3, r6]
     232:	2b00      	cmp	r3, #0
     234:	d0ea      	beq.n	20c <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     236:	4798      	blx	r3
     238:	e7e8      	b.n	20c <EIC_Handler+0x18>
			}
		}
	}
}
     23a:	bd70      	pop	{r4, r5, r6, pc}
     23c:	20000061 	.word	0x20000061
     240:	40001800 	.word	0x40001800
     244:	20000064 	.word	0x20000064

00000248 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     248:	4a04      	ldr	r2, [pc, #16]	; (25c <_extint_enable+0x14>)
     24a:	7813      	ldrb	r3, [r2, #0]
     24c:	2102      	movs	r1, #2
     24e:	430b      	orrs	r3, r1
     250:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     252:	7853      	ldrb	r3, [r2, #1]
     254:	b25b      	sxtb	r3, r3
     256:	2b00      	cmp	r3, #0
     258:	dbfb      	blt.n	252 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     25a:	4770      	bx	lr
     25c:	40001800 	.word	0x40001800

00000260 <_system_extint_init>:
{
     260:	b500      	push	{lr}
     262:	b083      	sub	sp, #12
			PM->APBAMASK.reg |= mask;
     264:	4a12      	ldr	r2, [pc, #72]	; (2b0 <_system_extint_init+0x50>)
     266:	6993      	ldr	r3, [r2, #24]
     268:	2140      	movs	r1, #64	; 0x40
     26a:	430b      	orrs	r3, r1
     26c:	6193      	str	r3, [r2, #24]
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
     26e:	a901      	add	r1, sp, #4
     270:	2301      	movs	r3, #1
     272:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     274:	2005      	movs	r0, #5
     276:	4b0f      	ldr	r3, [pc, #60]	; (2b4 <_system_extint_init+0x54>)
     278:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     27a:	2005      	movs	r0, #5
     27c:	4b0e      	ldr	r3, [pc, #56]	; (2b8 <_system_extint_init+0x58>)
     27e:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     280:	4a0e      	ldr	r2, [pc, #56]	; (2bc <_system_extint_init+0x5c>)
     282:	7813      	ldrb	r3, [r2, #0]
     284:	2101      	movs	r1, #1
     286:	430b      	orrs	r3, r1
     288:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     28a:	7853      	ldrb	r3, [r2, #1]
     28c:	b25b      	sxtb	r3, r3
     28e:	2b00      	cmp	r3, #0
     290:	dbfb      	blt.n	28a <_system_extint_init+0x2a>
     292:	4b0b      	ldr	r3, [pc, #44]	; (2c0 <_system_extint_init+0x60>)
     294:	0019      	movs	r1, r3
     296:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     298:	2200      	movs	r2, #0
     29a:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     29c:	4299      	cmp	r1, r3
     29e:	d1fc      	bne.n	29a <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     2a0:	2210      	movs	r2, #16
     2a2:	4b08      	ldr	r3, [pc, #32]	; (2c4 <_system_extint_init+0x64>)
     2a4:	601a      	str	r2, [r3, #0]
	_extint_enable();
     2a6:	4b08      	ldr	r3, [pc, #32]	; (2c8 <_system_extint_init+0x68>)
     2a8:	4798      	blx	r3
}
     2aa:	b003      	add	sp, #12
     2ac:	bd00      	pop	{pc}
     2ae:	46c0      	nop			; (mov r8, r8)
     2b0:	40000400 	.word	0x40000400
     2b4:	0000082d 	.word	0x0000082d
     2b8:	000007a1 	.word	0x000007a1
     2bc:	40001800 	.word	0x40001800
     2c0:	20000064 	.word	0x20000064
     2c4:	e000e100 	.word	0xe000e100
     2c8:	00000249 	.word	0x00000249

000002cc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     2cc:	b500      	push	{lr}
     2ce:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     2d0:	ab01      	add	r3, sp, #4
     2d2:	2280      	movs	r2, #128	; 0x80
     2d4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     2d6:	780a      	ldrb	r2, [r1, #0]
     2d8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     2da:	784a      	ldrb	r2, [r1, #1]
     2dc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     2de:	788a      	ldrb	r2, [r1, #2]
     2e0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     2e2:	0019      	movs	r1, r3
     2e4:	4b01      	ldr	r3, [pc, #4]	; (2ec <port_pin_set_config+0x20>)
     2e6:	4798      	blx	r3
}
     2e8:	b003      	add	sp, #12
     2ea:	bd00      	pop	{pc}
     2ec:	000008f1 	.word	0x000008f1

000002f0 <SERCOM0_Handler>:
	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
}

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     2f0:	b510      	push	{r4, lr}
     2f2:	4b02      	ldr	r3, [pc, #8]	; (2fc <SERCOM0_Handler+0xc>)
     2f4:	681b      	ldr	r3, [r3, #0]
     2f6:	2000      	movs	r0, #0
     2f8:	4798      	blx	r3
     2fa:	bd10      	pop	{r4, pc}
     2fc:	2000003c 	.word	0x2000003c

00000300 <SERCOM1_Handler>:
     300:	b510      	push	{r4, lr}
     302:	4b02      	ldr	r3, [pc, #8]	; (30c <SERCOM1_Handler+0xc>)
     304:	685b      	ldr	r3, [r3, #4]
     306:	2001      	movs	r0, #1
     308:	4798      	blx	r3
     30a:	bd10      	pop	{r4, pc}
     30c:	2000003c 	.word	0x2000003c

00000310 <SERCOM2_Handler>:
     310:	b510      	push	{r4, lr}
     312:	4b02      	ldr	r3, [pc, #8]	; (31c <SERCOM2_Handler+0xc>)
     314:	689b      	ldr	r3, [r3, #8]
     316:	2002      	movs	r0, #2
     318:	4798      	blx	r3
     31a:	bd10      	pop	{r4, pc}
     31c:	2000003c 	.word	0x2000003c

00000320 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     320:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     322:	490c      	ldr	r1, [pc, #48]	; (354 <system_clock_source_osc8m_set_config+0x34>)
     324:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     326:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     328:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     32a:	7840      	ldrb	r0, [r0, #1]
     32c:	2201      	movs	r2, #1
     32e:	4010      	ands	r0, r2
     330:	0180      	lsls	r0, r0, #6
     332:	2640      	movs	r6, #64	; 0x40
     334:	43b3      	bics	r3, r6
     336:	4303      	orrs	r3, r0
     338:	402a      	ands	r2, r5
     33a:	01d2      	lsls	r2, r2, #7
     33c:	2080      	movs	r0, #128	; 0x80
     33e:	4383      	bics	r3, r0
     340:	4313      	orrs	r3, r2
     342:	2203      	movs	r2, #3
     344:	4022      	ands	r2, r4
     346:	0212      	lsls	r2, r2, #8
     348:	4803      	ldr	r0, [pc, #12]	; (358 <system_clock_source_osc8m_set_config+0x38>)
     34a:	4003      	ands	r3, r0
     34c:	4313      	orrs	r3, r2
     34e:	620b      	str	r3, [r1, #32]
}
     350:	bd70      	pop	{r4, r5, r6, pc}
     352:	46c0      	nop			; (mov r8, r8)
     354:	40000800 	.word	0x40000800
     358:	fffffcff 	.word	0xfffffcff

0000035c <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
     35c:	b5f0      	push	{r4, r5, r6, r7, lr}
     35e:	46ce      	mov	lr, r9
     360:	4647      	mov	r7, r8
     362:	b580      	push	{r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
     364:	4b19      	ldr	r3, [pc, #100]	; (3cc <system_clock_source_osc32k_set_config+0x70>)
     366:	4699      	mov	r9, r3
     368:	699b      	ldr	r3, [r3, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
     36a:	7841      	ldrb	r1, [r0, #1]
     36c:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
     36e:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     370:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
     372:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
     374:	7944      	ldrb	r4, [r0, #5]

	SYSCTRL->OSC32K  = temp;
     376:	7880      	ldrb	r0, [r0, #2]
     378:	2101      	movs	r1, #1
     37a:	4008      	ands	r0, r1
     37c:	0080      	lsls	r0, r0, #2
     37e:	2204      	movs	r2, #4
     380:	4393      	bics	r3, r2
     382:	4303      	orrs	r3, r0
     384:	4660      	mov	r0, ip
     386:	4008      	ands	r0, r1
     388:	00c0      	lsls	r0, r0, #3
     38a:	3204      	adds	r2, #4
     38c:	4393      	bics	r3, r2
     38e:	4303      	orrs	r3, r0
     390:	0038      	movs	r0, r7
     392:	4008      	ands	r0, r1
     394:	0180      	lsls	r0, r0, #6
     396:	2740      	movs	r7, #64	; 0x40
     398:	43bb      	bics	r3, r7
     39a:	4303      	orrs	r3, r0
     39c:	0030      	movs	r0, r6
     39e:	4008      	ands	r0, r1
     3a0:	01c0      	lsls	r0, r0, #7
     3a2:	2680      	movs	r6, #128	; 0x80
     3a4:	43b3      	bics	r3, r6
     3a6:	4303      	orrs	r3, r0
     3a8:	2007      	movs	r0, #7
     3aa:	4005      	ands	r5, r0
     3ac:	022d      	lsls	r5, r5, #8
     3ae:	4808      	ldr	r0, [pc, #32]	; (3d0 <system_clock_source_osc32k_set_config+0x74>)
     3b0:	4003      	ands	r3, r0
     3b2:	432b      	orrs	r3, r5
     3b4:	4021      	ands	r1, r4
     3b6:	0309      	lsls	r1, r1, #12
     3b8:	4806      	ldr	r0, [pc, #24]	; (3d4 <system_clock_source_osc32k_set_config+0x78>)
     3ba:	4003      	ands	r3, r0
     3bc:	430b      	orrs	r3, r1
     3be:	464a      	mov	r2, r9
     3c0:	6193      	str	r3, [r2, #24]
}
     3c2:	bc0c      	pop	{r2, r3}
     3c4:	4690      	mov	r8, r2
     3c6:	4699      	mov	r9, r3
     3c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3ca:	46c0      	nop			; (mov r8, r8)
     3cc:	40000800 	.word	0x40000800
     3d0:	fffff8ff 	.word	0xfffff8ff
     3d4:	ffffefff 	.word	0xffffefff

000003d8 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
     3d8:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     3da:	7a03      	ldrb	r3, [r0, #8]
     3dc:	069b      	lsls	r3, r3, #26
     3de:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
     3e0:	8942      	ldrh	r2, [r0, #10]
     3e2:	0592      	lsls	r2, r2, #22
     3e4:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     3e6:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
     3e8:	4918      	ldr	r1, [pc, #96]	; (44c <STACK_SIZE+0x4c>)
     3ea:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
     3ec:	7983      	ldrb	r3, [r0, #6]
     3ee:	79c2      	ldrb	r2, [r0, #7]
     3f0:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
     3f2:	8842      	ldrh	r2, [r0, #2]
     3f4:	8884      	ldrh	r4, [r0, #4]
     3f6:	4322      	orrs	r2, r4
     3f8:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
     3fa:	7842      	ldrb	r2, [r0, #1]
     3fc:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
     3fe:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
     400:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
     402:	7803      	ldrb	r3, [r0, #0]
     404:	2b04      	cmp	r3, #4
     406:	d011      	beq.n	42c <STACK_SIZE+0x2c>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
     408:	2b20      	cmp	r3, #32
     40a:	d10e      	bne.n	42a <STACK_SIZE+0x2a>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     40c:	7b03      	ldrb	r3, [r0, #12]
     40e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     410:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
     412:	4313      	orrs	r3, r2
     414:	89c2      	ldrh	r2, [r0, #14]
     416:	0412      	lsls	r2, r2, #16
     418:	490d      	ldr	r1, [pc, #52]	; (450 <STACK_SIZE+0x50>)
     41a:	400a      	ands	r2, r1
     41c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
     41e:	4a0b      	ldr	r2, [pc, #44]	; (44c <STACK_SIZE+0x4c>)
     420:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
     422:	6811      	ldr	r1, [r2, #0]
     424:	4b0b      	ldr	r3, [pc, #44]	; (454 <STACK_SIZE+0x54>)
     426:	430b      	orrs	r3, r1
     428:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
     42a:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     42c:	7b03      	ldrb	r3, [r0, #12]
     42e:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     430:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
     432:	4313      	orrs	r3, r2
     434:	89c2      	ldrh	r2, [r0, #14]
     436:	0412      	lsls	r2, r2, #16
     438:	4905      	ldr	r1, [pc, #20]	; (450 <STACK_SIZE+0x50>)
     43a:	400a      	ands	r2, r1
     43c:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
     43e:	4a03      	ldr	r2, [pc, #12]	; (44c <STACK_SIZE+0x4c>)
     440:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
     442:	6813      	ldr	r3, [r2, #0]
     444:	2104      	movs	r1, #4
     446:	430b      	orrs	r3, r1
     448:	6013      	str	r3, [r2, #0]
     44a:	e7ee      	b.n	42a <STACK_SIZE+0x2a>
     44c:	20000048 	.word	0x20000048
     450:	03ff0000 	.word	0x03ff0000
     454:	00000424 	.word	0x00000424

00000458 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     458:	2808      	cmp	r0, #8
     45a:	d803      	bhi.n	464 <system_clock_source_enable+0xc>
     45c:	0080      	lsls	r0, r0, #2
     45e:	4b25      	ldr	r3, [pc, #148]	; (4f4 <system_clock_source_enable+0x9c>)
     460:	581b      	ldr	r3, [r3, r0]
     462:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     464:	2017      	movs	r0, #23
     466:	e044      	b.n	4f2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     468:	4a23      	ldr	r2, [pc, #140]	; (4f8 <system_clock_source_enable+0xa0>)
     46a:	6a13      	ldr	r3, [r2, #32]
     46c:	2102      	movs	r1, #2
     46e:	430b      	orrs	r3, r1
     470:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     472:	2000      	movs	r0, #0
     474:	e03d      	b.n	4f2 <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     476:	4a20      	ldr	r2, [pc, #128]	; (4f8 <system_clock_source_enable+0xa0>)
     478:	6993      	ldr	r3, [r2, #24]
     47a:	2102      	movs	r1, #2
     47c:	430b      	orrs	r3, r1
     47e:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     480:	2000      	movs	r0, #0
		break;
     482:	e036      	b.n	4f2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     484:	4a1c      	ldr	r2, [pc, #112]	; (4f8 <system_clock_source_enable+0xa0>)
     486:	8a13      	ldrh	r3, [r2, #16]
     488:	2102      	movs	r1, #2
     48a:	430b      	orrs	r3, r1
     48c:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     48e:	2000      	movs	r0, #0
		break;
     490:	e02f      	b.n	4f2 <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     492:	4a19      	ldr	r2, [pc, #100]	; (4f8 <system_clock_source_enable+0xa0>)
     494:	8a93      	ldrh	r3, [r2, #20]
     496:	2102      	movs	r1, #2
     498:	430b      	orrs	r3, r1
     49a:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     49c:	2000      	movs	r0, #0
		break;
     49e:	e028      	b.n	4f2 <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     4a0:	4916      	ldr	r1, [pc, #88]	; (4fc <system_clock_source_enable+0xa4>)
     4a2:	680b      	ldr	r3, [r1, #0]
     4a4:	2202      	movs	r2, #2
     4a6:	4313      	orrs	r3, r2
     4a8:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     4aa:	4b13      	ldr	r3, [pc, #76]	; (4f8 <system_clock_source_enable+0xa0>)
     4ac:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     4ae:	0019      	movs	r1, r3
     4b0:	320e      	adds	r2, #14
     4b2:	68cb      	ldr	r3, [r1, #12]
     4b4:	421a      	tst	r2, r3
     4b6:	d0fc      	beq.n	4b2 <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     4b8:	4a10      	ldr	r2, [pc, #64]	; (4fc <system_clock_source_enable+0xa4>)
     4ba:	6891      	ldr	r1, [r2, #8]
     4bc:	4b0e      	ldr	r3, [pc, #56]	; (4f8 <system_clock_source_enable+0xa0>)
     4be:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     4c0:	6852      	ldr	r2, [r2, #4]
     4c2:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     4c4:	2200      	movs	r2, #0
     4c6:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     4c8:	0019      	movs	r1, r3
     4ca:	3210      	adds	r2, #16
     4cc:	68cb      	ldr	r3, [r1, #12]
     4ce:	421a      	tst	r2, r3
     4d0:	d0fc      	beq.n	4cc <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     4d2:	4b0a      	ldr	r3, [pc, #40]	; (4fc <system_clock_source_enable+0xa4>)
     4d4:	681b      	ldr	r3, [r3, #0]
     4d6:	b29b      	uxth	r3, r3
     4d8:	4a07      	ldr	r2, [pc, #28]	; (4f8 <system_clock_source_enable+0xa0>)
     4da:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     4dc:	2000      	movs	r0, #0
     4de:	e008      	b.n	4f2 <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     4e0:	4905      	ldr	r1, [pc, #20]	; (4f8 <system_clock_source_enable+0xa0>)
     4e2:	2244      	movs	r2, #68	; 0x44
     4e4:	5c8b      	ldrb	r3, [r1, r2]
     4e6:	2002      	movs	r0, #2
     4e8:	4303      	orrs	r3, r0
     4ea:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     4ec:	2000      	movs	r0, #0
		break;
     4ee:	e000      	b.n	4f2 <system_clock_source_enable+0x9a>
		return STATUS_OK;
     4f0:	2000      	movs	r0, #0
}
     4f2:	4770      	bx	lr
     4f4:	0000109c 	.word	0x0000109c
     4f8:	40000800 	.word	0x40000800
     4fc:	20000048 	.word	0x20000048

00000500 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     500:	b5f0      	push	{r4, r5, r6, r7, lr}
     502:	46d6      	mov	lr, sl
     504:	464f      	mov	r7, r9
     506:	4646      	mov	r6, r8
     508:	b5c0      	push	{r6, r7, lr}
     50a:	b08c      	sub	sp, #48	; 0x30
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     50c:	22c2      	movs	r2, #194	; 0xc2
     50e:	00d2      	lsls	r2, r2, #3
     510:	4b4d      	ldr	r3, [pc, #308]	; (648 <system_clock_init+0x148>)
     512:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     514:	494d      	ldr	r1, [pc, #308]	; (64c <system_clock_init+0x14c>)
     516:	684b      	ldr	r3, [r1, #4]
     518:	221e      	movs	r2, #30
     51a:	4393      	bics	r3, r2
     51c:	3a1c      	subs	r2, #28
     51e:	4313      	orrs	r3, r2
     520:	604b      	str	r3, [r1, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
     522:	ab01      	add	r3, sp, #4
     524:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     526:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     528:	4d49      	ldr	r5, [pc, #292]	; (650 <system_clock_init+0x150>)
     52a:	b2e0      	uxtb	r0, r4
     52c:	a901      	add	r1, sp, #4
     52e:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     530:	3401      	adds	r4, #1
     532:	2c18      	cmp	r4, #24
     534:	d1f9      	bne.n	52a <system_clock_init+0x2a>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			(*(uint32_t *)FUSES_OSC32K_ADDR >> FUSES_OSC32K_Pos);
     536:	4c47      	ldr	r4, [pc, #284]	; (654 <system_clock_init+0x154>)
     538:	6823      	ldr	r3, [r4, #0]
     53a:	04db      	lsls	r3, r3, #19
	SYSCTRL->OSC32K.bit.CALIB =
     53c:	4942      	ldr	r1, [pc, #264]	; (648 <system_clock_init+0x148>)
     53e:	698a      	ldr	r2, [r1, #24]
     540:	0e5b      	lsrs	r3, r3, #25
     542:	041b      	lsls	r3, r3, #16
     544:	4844      	ldr	r0, [pc, #272]	; (658 <system_clock_init+0x158>)
     546:	4002      	ands	r2, r0
     548:	4313      	orrs	r3, r2
     54a:	618b      	str	r3, [r1, #24]
	config->enable_1khz_output  = true;
     54c:	a80a      	add	r0, sp, #40	; 0x28
     54e:	2301      	movs	r3, #1
     550:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
     552:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
     554:	2500      	movs	r5, #0
     556:	70c5      	strb	r5, [r0, #3]
	config->on_demand           = true;
     558:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
     55a:	3306      	adds	r3, #6
     55c:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
     55e:	7145      	strb	r5, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
     560:	4b3e      	ldr	r3, [pc, #248]	; (65c <system_clock_init+0x15c>)
     562:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
     564:	2004      	movs	r0, #4
     566:	4b3e      	ldr	r3, [pc, #248]	; (660 <system_clock_init+0x160>)
     568:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
     56a:	ab05      	add	r3, sp, #20
     56c:	2200      	movs	r2, #0
     56e:	805d      	strh	r5, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
     570:	809d      	strh	r5, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
     572:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
     574:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
     576:	213f      	movs	r1, #63	; 0x3f
     578:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
     57a:	393b      	subs	r1, #59	; 0x3b
     57c:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
     57e:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
     580:	6823      	ldr	r3, [r4, #0]
     582:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
     584:	2b3f      	cmp	r3, #63	; 0x3f
     586:	d05d      	beq.n	644 <system_clock_init+0x144>
		coarse = 0x1f;
	}

	dfll_conf.coarse_value = coarse;
     588:	a805      	add	r0, sp, #20
     58a:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
     58c:	23b7      	movs	r3, #183	; 0xb7
     58e:	00db      	lsls	r3, r3, #3
     590:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
     592:	2307      	movs	r3, #7
     594:	4699      	mov	r9, r3
     596:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
     598:	233f      	movs	r3, #63	; 0x3f
     59a:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
     59c:	4b31      	ldr	r3, [pc, #196]	; (664 <system_clock_init+0x164>)
     59e:	4798      	blx	r3
	config->run_in_standby  = false;
     5a0:	a804      	add	r0, sp, #16
     5a2:	2500      	movs	r5, #0
     5a4:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
     5a6:	2601      	movs	r6, #1
     5a8:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
     5aa:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
     5ac:	4b2e      	ldr	r3, [pc, #184]	; (668 <system_clock_init+0x168>)
     5ae:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
     5b0:	2006      	movs	r0, #6
     5b2:	4f2b      	ldr	r7, [pc, #172]	; (660 <system_clock_init+0x160>)
     5b4:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
     5b6:	4b2d      	ldr	r3, [pc, #180]	; (66c <system_clock_init+0x16c>)
     5b8:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
     5ba:	ac01      	add	r4, sp, #4
     5bc:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
     5be:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
     5c0:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
     5c2:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
     5c4:	2304      	movs	r3, #4
     5c6:	7023      	strb	r3, [r4, #0]
     5c8:	0021      	movs	r1, r4
     5ca:	2001      	movs	r0, #1
     5cc:	4b28      	ldr	r3, [pc, #160]	; (670 <system_clock_init+0x170>)
     5ce:	469a      	mov	sl, r3
     5d0:	4798      	blx	r3
     5d2:	2001      	movs	r0, #1
     5d4:	4b27      	ldr	r3, [pc, #156]	; (674 <system_clock_init+0x174>)
     5d6:	4698      	mov	r8, r3
     5d8:	4798      	blx	r3
	config->division_factor    = 1;
     5da:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
     5dc:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
     5de:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
     5e0:	7265      	strb	r5, [r4, #9]
     5e2:	464b      	mov	r3, r9
     5e4:	7023      	strb	r3, [r4, #0]
     5e6:	0021      	movs	r1, r4
     5e8:	2003      	movs	r0, #3
     5ea:	47d0      	blx	sl
     5ec:	2003      	movs	r0, #3
     5ee:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
     5f0:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
     5f2:	0021      	movs	r1, r4
     5f4:	2000      	movs	r0, #0
     5f6:	4b16      	ldr	r3, [pc, #88]	; (650 <system_clock_init+0x150>)
     5f8:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
     5fa:	2000      	movs	r0, #0
     5fc:	4b1e      	ldr	r3, [pc, #120]	; (678 <system_clock_init+0x178>)
     5fe:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
     600:	2007      	movs	r0, #7
     602:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
     604:	4910      	ldr	r1, [pc, #64]	; (648 <system_clock_init+0x148>)
     606:	22d0      	movs	r2, #208	; 0xd0
     608:	68cb      	ldr	r3, [r1, #12]
     60a:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
     60c:	2bd0      	cmp	r3, #208	; 0xd0
     60e:	d1fb      	bne.n	608 <system_clock_init+0x108>
	PM->CPUSEL.reg = (uint32_t)divider;
     610:	4a1a      	ldr	r2, [pc, #104]	; (67c <system_clock_init+0x17c>)
     612:	2300      	movs	r3, #0
     614:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
     616:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
     618:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
     61a:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
     61c:	a901      	add	r1, sp, #4
     61e:	2201      	movs	r2, #1
     620:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
     622:	704b      	strb	r3, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
     624:	3205      	adds	r2, #5
     626:	700a      	strb	r2, [r1, #0]
	config->run_in_standby     = false;
     628:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
     62a:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
     62c:	2000      	movs	r0, #0
     62e:	4b10      	ldr	r3, [pc, #64]	; (670 <system_clock_init+0x170>)
     630:	4798      	blx	r3
     632:	2000      	movs	r0, #0
     634:	4b0f      	ldr	r3, [pc, #60]	; (674 <system_clock_init+0x174>)
     636:	4798      	blx	r3
#endif
}
     638:	b00c      	add	sp, #48	; 0x30
     63a:	bc1c      	pop	{r2, r3, r4}
     63c:	4690      	mov	r8, r2
     63e:	4699      	mov	r9, r3
     640:	46a2      	mov	sl, r4
     642:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
     644:	3b20      	subs	r3, #32
     646:	e79f      	b.n	588 <system_clock_init+0x88>
     648:	40000800 	.word	0x40000800
     64c:	41004000 	.word	0x41004000
     650:	0000082d 	.word	0x0000082d
     654:	00806024 	.word	0x00806024
     658:	ff80ffff 	.word	0xff80ffff
     65c:	0000035d 	.word	0x0000035d
     660:	00000459 	.word	0x00000459
     664:	000003d9 	.word	0x000003d9
     668:	00000321 	.word	0x00000321
     66c:	00000681 	.word	0x00000681
     670:	000006a5 	.word	0x000006a5
     674:	0000075d 	.word	0x0000075d
     678:	000007a1 	.word	0x000007a1
     67c:	40000400 	.word	0x40000400

00000680 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
     680:	4a06      	ldr	r2, [pc, #24]	; (69c <system_gclk_init+0x1c>)
     682:	6993      	ldr	r3, [r2, #24]
     684:	2108      	movs	r1, #8
     686:	430b      	orrs	r3, r1
     688:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
     68a:	2201      	movs	r2, #1
     68c:	4b04      	ldr	r3, [pc, #16]	; (6a0 <system_gclk_init+0x20>)
     68e:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
     690:	0019      	movs	r1, r3
     692:	780b      	ldrb	r3, [r1, #0]
     694:	4213      	tst	r3, r2
     696:	d1fc      	bne.n	692 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
     698:	4770      	bx	lr
     69a:	46c0      	nop			; (mov r8, r8)
     69c:	40000400 	.word	0x40000400
     6a0:	40000c00 	.word	0x40000c00

000006a4 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
     6a4:	b570      	push	{r4, r5, r6, lr}
     6a6:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
     6a8:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
     6aa:	780d      	ldrb	r5, [r1, #0]
     6ac:	022d      	lsls	r5, r5, #8
     6ae:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
     6b0:	784b      	ldrb	r3, [r1, #1]
     6b2:	2b00      	cmp	r3, #0
     6b4:	d002      	beq.n	6bc <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
     6b6:	2380      	movs	r3, #128	; 0x80
     6b8:	02db      	lsls	r3, r3, #11
     6ba:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
     6bc:	7a4b      	ldrb	r3, [r1, #9]
     6be:	2b00      	cmp	r3, #0
     6c0:	d002      	beq.n	6c8 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
     6c2:	2380      	movs	r3, #128	; 0x80
     6c4:	031b      	lsls	r3, r3, #12
     6c6:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
     6c8:	6848      	ldr	r0, [r1, #4]
     6ca:	2801      	cmp	r0, #1
     6cc:	d910      	bls.n	6f0 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
     6ce:	1e43      	subs	r3, r0, #1
     6d0:	4218      	tst	r0, r3
     6d2:	d134      	bne.n	73e <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
     6d4:	2802      	cmp	r0, #2
     6d6:	d930      	bls.n	73a <system_gclk_gen_set_config+0x96>
     6d8:	2302      	movs	r3, #2
     6da:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
     6dc:	3201      	adds	r2, #1
						mask <<= 1) {
     6de:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
     6e0:	4298      	cmp	r0, r3
     6e2:	d8fb      	bhi.n	6dc <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
     6e4:	0212      	lsls	r2, r2, #8
     6e6:	4332      	orrs	r2, r6
     6e8:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
     6ea:	2380      	movs	r3, #128	; 0x80
     6ec:	035b      	lsls	r3, r3, #13
     6ee:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
     6f0:	7a0b      	ldrb	r3, [r1, #8]
     6f2:	2b00      	cmp	r3, #0
     6f4:	d002      	beq.n	6fc <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
     6f6:	2380      	movs	r3, #128	; 0x80
     6f8:	039b      	lsls	r3, r3, #14
     6fa:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     6fc:	4a13      	ldr	r2, [pc, #76]	; (74c <system_gclk_gen_set_config+0xa8>)
     6fe:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
     700:	b25b      	sxtb	r3, r3
     702:	2b00      	cmp	r3, #0
     704:	dbfb      	blt.n	6fe <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
     706:	4b12      	ldr	r3, [pc, #72]	; (750 <system_gclk_gen_set_config+0xac>)
     708:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
     70a:	4b12      	ldr	r3, [pc, #72]	; (754 <system_gclk_gen_set_config+0xb0>)
     70c:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     70e:	4a0f      	ldr	r2, [pc, #60]	; (74c <system_gclk_gen_set_config+0xa8>)
     710:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
     712:	b25b      	sxtb	r3, r3
     714:	2b00      	cmp	r3, #0
     716:	dbfb      	blt.n	710 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
     718:	4b0c      	ldr	r3, [pc, #48]	; (74c <system_gclk_gen_set_config+0xa8>)
     71a:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     71c:	001a      	movs	r2, r3
     71e:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
     720:	b25b      	sxtb	r3, r3
     722:	2b00      	cmp	r3, #0
     724:	dbfb      	blt.n	71e <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
     726:	4a09      	ldr	r2, [pc, #36]	; (74c <system_gclk_gen_set_config+0xa8>)
     728:	6853      	ldr	r3, [r2, #4]
     72a:	2180      	movs	r1, #128	; 0x80
     72c:	0249      	lsls	r1, r1, #9
     72e:	400b      	ands	r3, r1
     730:	431d      	orrs	r5, r3
     732:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
     734:	4b08      	ldr	r3, [pc, #32]	; (758 <system_gclk_gen_set_config+0xb4>)
     736:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     738:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
     73a:	2200      	movs	r2, #0
     73c:	e7d2      	b.n	6e4 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
     73e:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
     740:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
     742:	2380      	movs	r3, #128	; 0x80
     744:	029b      	lsls	r3, r3, #10
     746:	431d      	orrs	r5, r3
     748:	e7d2      	b.n	6f0 <system_gclk_gen_set_config+0x4c>
     74a:	46c0      	nop			; (mov r8, r8)
     74c:	40000c00 	.word	0x40000c00
     750:	000000ed 	.word	0x000000ed
     754:	40000c08 	.word	0x40000c08
     758:	0000012d 	.word	0x0000012d

0000075c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
     75c:	b510      	push	{r4, lr}
     75e:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     760:	4a0b      	ldr	r2, [pc, #44]	; (790 <system_gclk_gen_enable+0x34>)
     762:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     764:	b25b      	sxtb	r3, r3
     766:	2b00      	cmp	r3, #0
     768:	dbfb      	blt.n	762 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
     76a:	4b0a      	ldr	r3, [pc, #40]	; (794 <system_gclk_gen_enable+0x38>)
     76c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
     76e:	4b0a      	ldr	r3, [pc, #40]	; (798 <system_gclk_gen_enable+0x3c>)
     770:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
     772:	4a07      	ldr	r2, [pc, #28]	; (790 <system_gclk_gen_enable+0x34>)
     774:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
     776:	b25b      	sxtb	r3, r3
     778:	2b00      	cmp	r3, #0
     77a:	dbfb      	blt.n	774 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
     77c:	4a04      	ldr	r2, [pc, #16]	; (790 <system_gclk_gen_enable+0x34>)
     77e:	6851      	ldr	r1, [r2, #4]
     780:	2380      	movs	r3, #128	; 0x80
     782:	025b      	lsls	r3, r3, #9
     784:	430b      	orrs	r3, r1
     786:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
     788:	4b04      	ldr	r3, [pc, #16]	; (79c <system_gclk_gen_enable+0x40>)
     78a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     78c:	bd10      	pop	{r4, pc}
     78e:	46c0      	nop			; (mov r8, r8)
     790:	40000c00 	.word	0x40000c00
     794:	000000ed 	.word	0x000000ed
     798:	40000c04 	.word	0x40000c04
     79c:	0000012d 	.word	0x0000012d

000007a0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
     7a0:	b510      	push	{r4, lr}
     7a2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     7a4:	4b06      	ldr	r3, [pc, #24]	; (7c0 <system_gclk_chan_enable+0x20>)
     7a6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     7a8:	4b06      	ldr	r3, [pc, #24]	; (7c4 <system_gclk_chan_enable+0x24>)
     7aa:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
     7ac:	4a06      	ldr	r2, [pc, #24]	; (7c8 <system_gclk_chan_enable+0x28>)
     7ae:	8853      	ldrh	r3, [r2, #2]
     7b0:	2180      	movs	r1, #128	; 0x80
     7b2:	01c9      	lsls	r1, r1, #7
     7b4:	430b      	orrs	r3, r1
     7b6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
     7b8:	4b04      	ldr	r3, [pc, #16]	; (7cc <system_gclk_chan_enable+0x2c>)
     7ba:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     7bc:	bd10      	pop	{r4, pc}
     7be:	46c0      	nop			; (mov r8, r8)
     7c0:	000000ed 	.word	0x000000ed
     7c4:	40000c02 	.word	0x40000c02
     7c8:	40000c00 	.word	0x40000c00
     7cc:	0000012d 	.word	0x0000012d

000007d0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
     7d0:	b510      	push	{r4, lr}
     7d2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     7d4:	4b0f      	ldr	r3, [pc, #60]	; (814 <system_gclk_chan_disable+0x44>)
     7d6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
     7d8:	4b0f      	ldr	r3, [pc, #60]	; (818 <system_gclk_chan_disable+0x48>)
     7da:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
     7dc:	4a0f      	ldr	r2, [pc, #60]	; (81c <system_gclk_chan_disable+0x4c>)
     7de:	8853      	ldrh	r3, [r2, #2]
     7e0:	051b      	lsls	r3, r3, #20
     7e2:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
     7e4:	8853      	ldrh	r3, [r2, #2]
     7e6:	490e      	ldr	r1, [pc, #56]	; (820 <system_gclk_chan_disable+0x50>)
     7e8:	400b      	ands	r3, r1
     7ea:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
     7ec:	8853      	ldrh	r3, [r2, #2]
     7ee:	490d      	ldr	r1, [pc, #52]	; (824 <system_gclk_chan_disable+0x54>)
     7f0:	400b      	ands	r3, r1
     7f2:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
     7f4:	0011      	movs	r1, r2
     7f6:	2280      	movs	r2, #128	; 0x80
     7f8:	01d2      	lsls	r2, r2, #7
     7fa:	884b      	ldrh	r3, [r1, #2]
     7fc:	4213      	tst	r3, r2
     7fe:	d1fc      	bne.n	7fa <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
     800:	4906      	ldr	r1, [pc, #24]	; (81c <system_gclk_chan_disable+0x4c>)
     802:	884a      	ldrh	r2, [r1, #2]
     804:	0203      	lsls	r3, r0, #8
     806:	4806      	ldr	r0, [pc, #24]	; (820 <system_gclk_chan_disable+0x50>)
     808:	4002      	ands	r2, r0
     80a:	4313      	orrs	r3, r2
     80c:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
     80e:	4b06      	ldr	r3, [pc, #24]	; (828 <system_gclk_chan_disable+0x58>)
     810:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
     812:	bd10      	pop	{r4, pc}
     814:	000000ed 	.word	0x000000ed
     818:	40000c02 	.word	0x40000c02
     81c:	40000c00 	.word	0x40000c00
     820:	fffff0ff 	.word	0xfffff0ff
     824:	ffffbfff 	.word	0xffffbfff
     828:	0000012d 	.word	0x0000012d

0000082c <system_gclk_chan_set_config>:
{
     82c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
     82e:	780c      	ldrb	r4, [r1, #0]
     830:	0224      	lsls	r4, r4, #8
     832:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
     834:	4b02      	ldr	r3, [pc, #8]	; (840 <system_gclk_chan_set_config+0x14>)
     836:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
     838:	b2a4      	uxth	r4, r4
     83a:	4b02      	ldr	r3, [pc, #8]	; (844 <system_gclk_chan_set_config+0x18>)
     83c:	805c      	strh	r4, [r3, #2]
}
     83e:	bd10      	pop	{r4, pc}
     840:	000007d1 	.word	0x000007d1
     844:	40000c00 	.word	0x40000c00

00000848 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
     848:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
     84a:	78d3      	ldrb	r3, [r2, #3]
     84c:	2b00      	cmp	r3, #0
     84e:	d135      	bne.n	8bc <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
     850:	7813      	ldrb	r3, [r2, #0]
     852:	2b80      	cmp	r3, #128	; 0x80
     854:	d029      	beq.n	8aa <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
     856:	061b      	lsls	r3, r3, #24
     858:	2480      	movs	r4, #128	; 0x80
     85a:	0264      	lsls	r4, r4, #9
     85c:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
     85e:	7854      	ldrb	r4, [r2, #1]
     860:	2502      	movs	r5, #2
     862:	43ac      	bics	r4, r5
     864:	d106      	bne.n	874 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
     866:	7894      	ldrb	r4, [r2, #2]
     868:	2c00      	cmp	r4, #0
     86a:	d120      	bne.n	8ae <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
     86c:	2480      	movs	r4, #128	; 0x80
     86e:	02a4      	lsls	r4, r4, #10
     870:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
     872:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
     874:	7854      	ldrb	r4, [r2, #1]
     876:	3c01      	subs	r4, #1
     878:	2c01      	cmp	r4, #1
     87a:	d91c      	bls.n	8b6 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
     87c:	040d      	lsls	r5, r1, #16
     87e:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
     880:	24a0      	movs	r4, #160	; 0xa0
     882:	05e4      	lsls	r4, r4, #23
     884:	432c      	orrs	r4, r5
     886:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
     888:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
     88a:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
     88c:	24d0      	movs	r4, #208	; 0xd0
     88e:	0624      	lsls	r4, r4, #24
     890:	432c      	orrs	r4, r5
     892:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
     894:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
     896:	78d4      	ldrb	r4, [r2, #3]
     898:	2c00      	cmp	r4, #0
     89a:	d122      	bne.n	8e2 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
     89c:	035b      	lsls	r3, r3, #13
     89e:	d51c      	bpl.n	8da <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
     8a0:	7893      	ldrb	r3, [r2, #2]
     8a2:	2b01      	cmp	r3, #1
     8a4:	d01e      	beq.n	8e4 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
     8a6:	6141      	str	r1, [r0, #20]
     8a8:	e017      	b.n	8da <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
     8aa:	2300      	movs	r3, #0
     8ac:	e7d7      	b.n	85e <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
     8ae:	24c0      	movs	r4, #192	; 0xc0
     8b0:	02e4      	lsls	r4, r4, #11
     8b2:	4323      	orrs	r3, r4
     8b4:	e7dd      	b.n	872 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
     8b6:	4c0d      	ldr	r4, [pc, #52]	; (8ec <_system_pinmux_config+0xa4>)
     8b8:	4023      	ands	r3, r4
     8ba:	e7df      	b.n	87c <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
     8bc:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
     8be:	040c      	lsls	r4, r1, #16
     8c0:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
     8c2:	23a0      	movs	r3, #160	; 0xa0
     8c4:	05db      	lsls	r3, r3, #23
     8c6:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
     8c8:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
     8ca:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
     8cc:	23d0      	movs	r3, #208	; 0xd0
     8ce:	061b      	lsls	r3, r3, #24
     8d0:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
     8d2:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
     8d4:	78d3      	ldrb	r3, [r2, #3]
     8d6:	2b00      	cmp	r3, #0
     8d8:	d103      	bne.n	8e2 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
     8da:	7853      	ldrb	r3, [r2, #1]
     8dc:	3b01      	subs	r3, #1
     8de:	2b01      	cmp	r3, #1
     8e0:	d902      	bls.n	8e8 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
     8e2:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
     8e4:	6181      	str	r1, [r0, #24]
     8e6:	e7f8      	b.n	8da <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
     8e8:	6081      	str	r1, [r0, #8]
}
     8ea:	e7fa      	b.n	8e2 <_system_pinmux_config+0x9a>
     8ec:	fffbffff 	.word	0xfffbffff

000008f0 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
     8f0:	b510      	push	{r4, lr}
     8f2:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     8f4:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     8f6:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
     8f8:	2900      	cmp	r1, #0
     8fa:	d104      	bne.n	906 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
     8fc:	0943      	lsrs	r3, r0, #5
     8fe:	01db      	lsls	r3, r3, #7
     900:	4905      	ldr	r1, [pc, #20]	; (918 <system_pinmux_pin_set_config+0x28>)
     902:	468c      	mov	ip, r1
     904:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
     906:	241f      	movs	r4, #31
     908:	4020      	ands	r0, r4
     90a:	2101      	movs	r1, #1
     90c:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
     90e:	0018      	movs	r0, r3
     910:	4b02      	ldr	r3, [pc, #8]	; (91c <system_pinmux_pin_set_config+0x2c>)
     912:	4798      	blx	r3
}
     914:	bd10      	pop	{r4, pc}
     916:	46c0      	nop			; (mov r8, r8)
     918:	41004400 	.word	0x41004400
     91c:	00000849 	.word	0x00000849

00000920 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
     920:	4770      	bx	lr
	...

00000924 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
     924:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
     926:	4b05      	ldr	r3, [pc, #20]	; (93c <system_init+0x18>)
     928:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
     92a:	4b05      	ldr	r3, [pc, #20]	; (940 <system_init+0x1c>)
     92c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
     92e:	4b05      	ldr	r3, [pc, #20]	; (944 <system_init+0x20>)
     930:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
     932:	4b05      	ldr	r3, [pc, #20]	; (948 <system_init+0x24>)
     934:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
     936:	4b05      	ldr	r3, [pc, #20]	; (94c <system_init+0x28>)
     938:	4798      	blx	r3
}
     93a:	bd10      	pop	{r4, pc}
     93c:	00000501 	.word	0x00000501
     940:	0000015d 	.word	0x0000015d
     944:	000001d1 	.word	0x000001d1
     948:	00000261 	.word	0x00000261
     94c:	00000921 	.word	0x00000921

00000950 <_tcc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     950:	2000      	movs	r0, #0
     952:	4770      	bx	lr

00000954 <tcc_get_config_defaults>:
{
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);

	/* Base counter defaults */
	config->counter.count                  = 0;
     954:	2300      	movs	r3, #0
     956:	6003      	str	r3, [r0, #0]

	config->counter.period                 = _tcc_maxs[module_index];
     958:	4a4c      	ldr	r2, [pc, #304]	; (a8c <tcc_get_config_defaults+0x138>)
     95a:	6042      	str	r2, [r0, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
     95c:	7283      	strb	r3, [r0, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
     95e:	72c3      	strb	r3, [r0, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
     960:	7303      	strb	r3, [r0, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
     962:	7243      	strb	r3, [r0, #9]
	config->counter.oneshot                = false;
     964:	7203      	strb	r3, [r0, #8]
#endif

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
     966:	61c3      	str	r3, [r0, #28]
     968:	6203      	str	r3, [r0, #32]
     96a:	6243      	str	r3, [r0, #36]	; 0x24
     96c:	6283      	str	r3, [r0, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
     96e:	7503      	strb	r3, [r0, #20]
     970:	7543      	strb	r3, [r0, #21]
     972:	7583      	strb	r3, [r0, #22]
     974:	75c3      	strb	r3, [r0, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
     976:	7603      	strb	r3, [r0, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
     978:	7643      	strb	r3, [r0, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
     97a:	7403      	strb	r3, [r0, #16]
     97c:	7443      	strb	r3, [r0, #17]
     97e:	7483      	strb	r3, [r0, #18]
     980:	74c3      	strb	r3, [r0, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
     982:	222c      	movs	r2, #44	; 0x2c
     984:	5483      	strb	r3, [r0, r2]
     986:	3201      	adds	r2, #1
     988:	5483      	strb	r3, [r0, r2]
     98a:	3201      	adds	r2, #1
     98c:	5483      	strb	r3, [r0, r2]
     98e:	3201      	adds	r2, #1
     990:	5483      	strb	r3, [r0, r2]
     992:	3201      	adds	r2, #1
     994:	5483      	strb	r3, [r0, r2]
     996:	3201      	adds	r2, #1
     998:	5483      	strb	r3, [r0, r2]
     99a:	3201      	adds	r2, #1
     99c:	5483      	strb	r3, [r0, r2]
     99e:	3201      	adds	r2, #1
     9a0:	5483      	strb	r3, [r0, r2]
     9a2:	3201      	adds	r2, #1
     9a4:	5483      	strb	r3, [r0, r2]
     9a6:	3201      	adds	r2, #1
     9a8:	5483      	strb	r3, [r0, r2]
     9aa:	3201      	adds	r2, #1
     9ac:	5483      	strb	r3, [r0, r2]
     9ae:	3201      	adds	r2, #1
     9b0:	5483      	strb	r3, [r0, r2]
     9b2:	3201      	adds	r2, #1
     9b4:	5483      	strb	r3, [r0, r2]
     9b6:	3201      	adds	r2, #1
     9b8:	5483      	strb	r3, [r0, r2]
     9ba:	3201      	adds	r2, #1
     9bc:	5483      	strb	r3, [r0, r2]
     9be:	3201      	adds	r2, #1
     9c0:	5483      	strb	r3, [r0, r2]
     9c2:	3201      	adds	r2, #1
     9c4:	5483      	strb	r3, [r0, r2]
     9c6:	3201      	adds	r2, #1
     9c8:	5483      	strb	r3, [r0, r2]
     9ca:	3201      	adds	r2, #1
     9cc:	5483      	strb	r3, [r0, r2]
     9ce:	3201      	adds	r2, #1
     9d0:	5483      	strb	r3, [r0, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
     9d2:	3201      	adds	r2, #1
     9d4:	5483      	strb	r3, [r0, r2]
     9d6:	3201      	adds	r2, #1
     9d8:	5483      	strb	r3, [r0, r2]
     9da:	3201      	adds	r2, #1
     9dc:	5483      	strb	r3, [r0, r2]
     9de:	3201      	adds	r2, #1
     9e0:	5483      	strb	r3, [r0, r2]
     9e2:	3201      	adds	r2, #1
     9e4:	5483      	strb	r3, [r0, r2]
     9e6:	3201      	adds	r2, #1
     9e8:	5483      	strb	r3, [r0, r2]
     9ea:	3201      	adds	r2, #1
     9ec:	5483      	strb	r3, [r0, r2]
     9ee:	3201      	adds	r2, #1
     9f0:	5483      	strb	r3, [r0, r2]
     9f2:	3201      	adds	r2, #1
     9f4:	5483      	strb	r3, [r0, r2]
     9f6:	3201      	adds	r2, #1
     9f8:	5483      	strb	r3, [r0, r2]
     9fa:	3201      	adds	r2, #1
     9fc:	5483      	strb	r3, [r0, r2]
     9fe:	3201      	adds	r2, #1
     a00:	5483      	strb	r3, [r0, r2]
     a02:	3201      	adds	r2, #1
     a04:	5483      	strb	r3, [r0, r2]
     a06:	3201      	adds	r2, #1
     a08:	5483      	strb	r3, [r0, r2]
     a0a:	3201      	adds	r2, #1
     a0c:	5483      	strb	r3, [r0, r2]
     a0e:	3201      	adds	r2, #1
     a10:	5483      	strb	r3, [r0, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
     a12:	3201      	adds	r2, #1
     a14:	5483      	strb	r3, [r0, r2]
     a16:	3201      	adds	r2, #1
     a18:	5483      	strb	r3, [r0, r2]
     a1a:	3201      	adds	r2, #1
     a1c:	5483      	strb	r3, [r0, r2]
     a1e:	3201      	adds	r2, #1
     a20:	5483      	strb	r3, [r0, r2]
     a22:	3201      	adds	r2, #1
     a24:	5483      	strb	r3, [r0, r2]
     a26:	3201      	adds	r2, #1
     a28:	5483      	strb	r3, [r0, r2]
     a2a:	3201      	adds	r2, #1
     a2c:	5483      	strb	r3, [r0, r2]
     a2e:	3201      	adds	r2, #1
     a30:	5483      	strb	r3, [r0, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
     a32:	3241      	adds	r2, #65	; 0x41
     a34:	5483      	strb	r3, [r0, r2]
     a36:	6583      	str	r3, [r0, #88]	; 0x58
     a38:	6783      	str	r3, [r0, #120]	; 0x78
     a3a:	3201      	adds	r2, #1
     a3c:	5483      	strb	r3, [r0, r2]
     a3e:	65c3      	str	r3, [r0, #92]	; 0x5c
     a40:	67c3      	str	r3, [r0, #124]	; 0x7c
     a42:	3201      	adds	r2, #1
     a44:	5483      	strb	r3, [r0, r2]
     a46:	6603      	str	r3, [r0, #96]	; 0x60
     a48:	3a1a      	subs	r2, #26
     a4a:	5083      	str	r3, [r0, r2]
     a4c:	321b      	adds	r2, #27
     a4e:	5483      	strb	r3, [r0, r2]
     a50:	6643      	str	r3, [r0, #100]	; 0x64
     a52:	3a17      	subs	r2, #23
     a54:	5083      	str	r3, [r0, r2]
     a56:	3218      	adds	r2, #24
     a58:	5483      	strb	r3, [r0, r2]
     a5a:	6683      	str	r3, [r0, #104]	; 0x68
     a5c:	3a14      	subs	r2, #20
     a5e:	5083      	str	r3, [r0, r2]
     a60:	3215      	adds	r2, #21
     a62:	5483      	strb	r3, [r0, r2]
     a64:	66c3      	str	r3, [r0, #108]	; 0x6c
     a66:	3a11      	subs	r2, #17
     a68:	5083      	str	r3, [r0, r2]
     a6a:	3212      	adds	r2, #18
     a6c:	5483      	strb	r3, [r0, r2]
     a6e:	6703      	str	r3, [r0, #112]	; 0x70
     a70:	3a0e      	subs	r2, #14
     a72:	5083      	str	r3, [r0, r2]
     a74:	320f      	adds	r2, #15
     a76:	5483      	strb	r3, [r0, r2]
     a78:	6743      	str	r3, [r0, #116]	; 0x74
     a7a:	3a0b      	subs	r2, #11
     a7c:	5083      	str	r3, [r0, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
     a7e:	2101      	movs	r1, #1
     a80:	320c      	adds	r2, #12
     a82:	5481      	strb	r1, [r0, r2]
	config->run_in_standby            = false;
     a84:	3201      	adds	r2, #1
     a86:	5483      	strb	r3, [r0, r2]
}
     a88:	4770      	bx	lr
     a8a:	46c0      	nop			; (mov r8, r8)
     a8c:	00ffffff 	.word	0x00ffffff

00000a90 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
     a90:	b5f0      	push	{r4, r5, r6, r7, lr}
     a92:	46de      	mov	lr, fp
     a94:	4657      	mov	r7, sl
     a96:	464e      	mov	r6, r9
     a98:	4645      	mov	r5, r8
     a9a:	b5e0      	push	{r5, r6, r7, lr}
     a9c:	b08d      	sub	sp, #52	; 0x34
     a9e:	0006      	movs	r6, r0
     aa0:	000c      	movs	r4, r1
     aa2:	0015      	movs	r5, r2
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
     aa4:	0008      	movs	r0, r1
     aa6:	4bcd      	ldr	r3, [pc, #820]	; (ddc <tcc_init+0x34c>)
     aa8:	4798      	blx	r3
     aaa:	0003      	movs	r3, r0
			PM->APBCMASK.reg |= mask;
     aac:	49cc      	ldr	r1, [pc, #816]	; (de0 <tcc_init+0x350>)
     aae:	6a0a      	ldr	r2, [r1, #32]
     ab0:	2020      	movs	r0, #32
     ab2:	4302      	orrs	r2, r0
     ab4:	620a      	str	r2, [r1, #32]
	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
     ab6:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
     ab8:	3804      	subs	r0, #4
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
     aba:	0792      	lsls	r2, r2, #30
     abc:	d506      	bpl.n	acc <tcc_init+0x3c>
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
}
     abe:	b00d      	add	sp, #52	; 0x34
     ac0:	bc3c      	pop	{r2, r3, r4, r5}
     ac2:	4690      	mov	r8, r2
     ac4:	4699      	mov	r9, r3
     ac6:	46a2      	mov	sl, r4
     ac8:	46ab      	mov	fp, r5
     aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
     acc:	6822      	ldr	r2, [r4, #0]
     ace:	2701      	movs	r7, #1
     ad0:	4017      	ands	r7, r2
     ad2:	d1f4      	bne.n	abe <tcc_init+0x2e>
	if ((config->counter.count > count_max)
     ad4:	4ac3      	ldr	r2, [pc, #780]	; (de4 <tcc_init+0x354>)
		return STATUS_ERR_INVALID_ARG;
     ad6:	3805      	subs	r0, #5
	if ((config->counter.count > count_max)
     ad8:	6829      	ldr	r1, [r5, #0]
     ada:	4291      	cmp	r1, r2
     adc:	d8ef      	bhi.n	abe <tcc_init+0x2e>
		|| (config->counter.period > count_max)
     ade:	6869      	ldr	r1, [r5, #4]
     ae0:	4291      	cmp	r1, r2
     ae2:	d8ec      	bhi.n	abe <tcc_init+0x2e>
		if ((config->compare.match[i] > count_max)
     ae4:	69e9      	ldr	r1, [r5, #28]
     ae6:	4291      	cmp	r1, r2
     ae8:	d900      	bls.n	aec <tcc_init+0x5c>
     aea:	e18b      	b.n	e04 <tcc_init+0x374>
     aec:	6a29      	ldr	r1, [r5, #32]
     aee:	4291      	cmp	r1, r2
     af0:	d900      	bls.n	af4 <tcc_init+0x64>
     af2:	e189      	b.n	e08 <tcc_init+0x378>
     af4:	6a69      	ldr	r1, [r5, #36]	; 0x24
     af6:	4291      	cmp	r1, r2
     af8:	d900      	bls.n	afc <tcc_init+0x6c>
     afa:	e187      	b.n	e0c <tcc_init+0x37c>
     afc:	6aa9      	ldr	r1, [r5, #40]	; 0x28
     afe:	4291      	cmp	r1, r2
     b00:	d900      	bls.n	b04 <tcc_init+0x74>
     b02:	e185      	b.n	e10 <tcc_init+0x380>
		if (config->capture.channel_function[i] ==
     b04:	7c2a      	ldrb	r2, [r5, #16]
     b06:	3a01      	subs	r2, #1
     b08:	4250      	negs	r0, r2
     b0a:	4150      	adcs	r0, r2
     b0c:	0602      	lsls	r2, r0, #24
     b0e:	9201      	str	r2, [sp, #4]
     b10:	7c6a      	ldrb	r2, [r5, #17]
     b12:	2a01      	cmp	r2, #1
     b14:	d031      	beq.n	b7a <tcc_init+0xea>
     b16:	7caa      	ldrb	r2, [r5, #18]
     b18:	2a01      	cmp	r2, #1
     b1a:	d034      	beq.n	b86 <tcc_init+0xf6>
     b1c:	7cea      	ldrb	r2, [r5, #19]
     b1e:	2a01      	cmp	r2, #1
     b20:	d037      	beq.n	b92 <tcc_init+0x102>
	if (config->run_in_standby) {
     b22:	22a1      	movs	r2, #161	; 0xa1
     b24:	5caa      	ldrb	r2, [r5, r2]
     b26:	2a00      	cmp	r2, #0
     b28:	d004      	beq.n	b34 <tcc_init+0xa4>
		ctrla |= TCC_CTRLA_RUNSTDBY;
     b2a:	2280      	movs	r2, #128	; 0x80
     b2c:	0112      	lsls	r2, r2, #4
     b2e:	9901      	ldr	r1, [sp, #4]
     b30:	4311      	orrs	r1, r2
     b32:	9101      	str	r1, [sp, #4]
	if (config->counter.oneshot) {
     b34:	7a2a      	ldrb	r2, [r5, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
     b36:	1e51      	subs	r1, r2, #1
     b38:	418a      	sbcs	r2, r1
     b3a:	0092      	lsls	r2, r2, #2
     b3c:	9203      	str	r2, [sp, #12]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
     b3e:	7a6a      	ldrb	r2, [r5, #9]
     b40:	2a01      	cmp	r2, #1
     b42:	d02c      	beq.n	b9e <tcc_init+0x10e>
		if (cfg->capture_channel >= cc_num) {
     b44:	2235      	movs	r2, #53	; 0x35
     b46:	5caa      	ldrb	r2, [r5, r2]
     b48:	2a03      	cmp	r2, #3
     b4a:	d900      	bls.n	b4e <tcc_init+0xbe>
     b4c:	e162      	b.n	e14 <tcc_init+0x384>
		if (cfg->filter_value > 0xF) {
     b4e:	212c      	movs	r1, #44	; 0x2c
     b50:	5c69      	ldrb	r1, [r5, r1]
     b52:	290f      	cmp	r1, #15
     b54:	d900      	bls.n	b58 <tcc_init+0xc8>
     b56:	e15d      	b.n	e14 <tcc_init+0x384>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
     b58:	7b28      	ldrb	r0, [r5, #12]
     b5a:	9004      	str	r0, [sp, #16]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
     b5c:	7ae8      	ldrb	r0, [r5, #11]
     b5e:	9005      	str	r0, [sp, #20]
     b60:	202d      	movs	r0, #45	; 0x2d
     b62:	4682      	mov	sl, r0
     b64:	44aa      	add	sl, r5
     b66:	2000      	movs	r0, #0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
     b68:	9702      	str	r7, [sp, #8]
     b6a:	4684      	mov	ip, r0
     b6c:	9606      	str	r6, [sp, #24]
     b6e:	000e      	movs	r6, r1
     b70:	46a0      	mov	r8, r4
     b72:	4654      	mov	r4, sl
     b74:	46a9      	mov	r9, r5
     b76:	9307      	str	r3, [sp, #28]
     b78:	e047      	b.n	c0a <tcc_init+0x17a>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
     b7a:	2280      	movs	r2, #128	; 0x80
     b7c:	0492      	lsls	r2, r2, #18
     b7e:	9901      	ldr	r1, [sp, #4]
     b80:	4311      	orrs	r1, r2
     b82:	9101      	str	r1, [sp, #4]
     b84:	e7c7      	b.n	b16 <tcc_init+0x86>
     b86:	2280      	movs	r2, #128	; 0x80
     b88:	04d2      	lsls	r2, r2, #19
     b8a:	9901      	ldr	r1, [sp, #4]
     b8c:	4311      	orrs	r1, r2
     b8e:	9101      	str	r1, [sp, #4]
     b90:	e7c4      	b.n	b1c <tcc_init+0x8c>
     b92:	2280      	movs	r2, #128	; 0x80
     b94:	0512      	lsls	r2, r2, #20
     b96:	9901      	ldr	r1, [sp, #4]
     b98:	4311      	orrs	r1, r2
     b9a:	9101      	str	r1, [sp, #4]
     b9c:	e7c1      	b.n	b22 <tcc_init+0x92>
		ctrlb |= TCC_CTRLBSET_DIR;
     b9e:	9903      	ldr	r1, [sp, #12]
     ba0:	4311      	orrs	r1, r2
     ba2:	9103      	str	r1, [sp, #12]
     ba4:	e7ce      	b.n	b44 <tcc_init+0xb4>
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
     ba6:	0292      	lsls	r2, r2, #10
     ba8:	25c0      	movs	r5, #192	; 0xc0
     baa:	012d      	lsls	r5, r5, #4
     bac:	402a      	ands	r2, r5
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     bae:	4332      	orrs	r2, r6
				| TCC_FCTRLA_SRC(cfg->source)
     bb0:	790d      	ldrb	r5, [r1, #4]
     bb2:	2603      	movs	r6, #3
     bb4:	402e      	ands	r6, r5
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     bb6:	4332      	orrs	r2, r6
     bb8:	4655      	mov	r5, sl
     bba:	432a      	orrs	r2, r5
				| TCC_FCTRLA_BLANK(cfg->blanking)
     bbc:	794e      	ldrb	r6, [r1, #5]
     bbe:	0176      	lsls	r6, r6, #5
     bc0:	2560      	movs	r5, #96	; 0x60
     bc2:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     bc4:	432a      	orrs	r2, r5
				| TCC_FCTRLA_HALT(cfg->halt_action)
     bc6:	798d      	ldrb	r5, [r1, #6]
     bc8:	022d      	lsls	r5, r5, #8
     bca:	26c0      	movs	r6, #192	; 0xc0
     bcc:	00b6      	lsls	r6, r6, #2
     bce:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     bd0:	432a      	orrs	r2, r5
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
     bd2:	79cd      	ldrb	r5, [r1, #7]
     bd4:	032d      	lsls	r5, r5, #12
     bd6:	26e0      	movs	r6, #224	; 0xe0
     bd8:	01f6      	lsls	r6, r6, #7
     bda:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     bdc:	432a      	orrs	r2, r5
     bde:	4310      	orrs	r0, r2
     be0:	4303      	orrs	r3, r0
     be2:	431f      	orrs	r7, r3
		value_buffer[i] = fault;
     be4:	ab08      	add	r3, sp, #32
     be6:	4662      	mov	r2, ip
     be8:	2008      	movs	r0, #8
     bea:	181b      	adds	r3, r3, r0
     bec:	509f      	str	r7, [r3, r2]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
     bee:	2a04      	cmp	r2, #4
     bf0:	d028      	beq.n	c44 <tcc_init+0x1b4>
		if (cfg->capture_channel >= cc_num) {
     bf2:	7c8a      	ldrb	r2, [r1, #18]
     bf4:	2a03      	cmp	r2, #3
     bf6:	d900      	bls.n	bfa <tcc_init+0x16a>
     bf8:	e10c      	b.n	e14 <tcc_init+0x384>
		if (cfg->filter_value > 0xF) {
     bfa:	7a4e      	ldrb	r6, [r1, #9]
     bfc:	340a      	adds	r4, #10
     bfe:	2304      	movs	r3, #4
     c00:	469a      	mov	sl, r3
     c02:	44d4      	add	ip, sl
     c04:	2e0f      	cmp	r6, #15
     c06:	d900      	bls.n	c0a <tcc_init+0x17a>
     c08:	e104      	b.n	e14 <tcc_init+0x384>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     c0a:	0636      	lsls	r6, r6, #24
     c0c:	23f0      	movs	r3, #240	; 0xf0
     c0e:	051b      	lsls	r3, r3, #20
     c10:	401e      	ands	r6, r3
     c12:	0021      	movs	r1, r4
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
     c14:	7825      	ldrb	r5, [r4, #0]
     c16:	042d      	lsls	r5, r5, #16
     c18:	23ff      	movs	r3, #255	; 0xff
     c1a:	041b      	lsls	r3, r3, #16
     c1c:	401d      	ands	r5, r3
     c1e:	46aa      	mov	sl, r5
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
     c20:	7863      	ldrb	r3, [r4, #1]
     c22:	2080      	movs	r0, #128	; 0x80
     c24:	2b00      	cmp	r3, #0
     c26:	d100      	bne.n	c2a <tcc_init+0x19a>
     c28:	9802      	ldr	r0, [sp, #8]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
     c2a:	788f      	ldrb	r7, [r1, #2]
     c2c:	2308      	movs	r3, #8
     c2e:	2f00      	cmp	r7, #0
     c30:	d100      	bne.n	c34 <tcc_init+0x1a4>
     c32:	9b02      	ldr	r3, [sp, #8]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
     c34:	78cf      	ldrb	r7, [r1, #3]
     c36:	46bb      	mov	fp, r7
     c38:	2710      	movs	r7, #16
     c3a:	465d      	mov	r5, fp
     c3c:	2d00      	cmp	r5, #0
     c3e:	d1b2      	bne.n	ba6 <tcc_init+0x116>
     c40:	9f02      	ldr	r7, [sp, #8]
     c42:	e7b0      	b.n	ba6 <tcc_init+0x116>
     c44:	9e06      	ldr	r6, [sp, #24]
     c46:	4644      	mov	r4, r8
     c48:	464d      	mov	r5, r9
     c4a:	9b07      	ldr	r3, [sp, #28]
     c4c:	4648      	mov	r0, r9
     c4e:	3050      	adds	r0, #80	; 0x50
     c50:	4649      	mov	r1, r9
     c52:	3141      	adds	r1, #65	; 0x41
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
     c54:	2200      	movs	r2, #0
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
     c56:	2780      	movs	r7, #128	; 0x80
     c58:	027f      	lsls	r7, r7, #9
     c5a:	46bc      	mov	ip, r7
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
     c5c:	2701      	movs	r7, #1
     c5e:	46b9      	mov	r9, r7
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
     c60:	2702      	movs	r7, #2
     c62:	37ff      	adds	r7, #255	; 0xff
     c64:	46ba      	mov	sl, r7
     c66:	001f      	movs	r7, r3
     c68:	0013      	movs	r3, r2
     c6a:	46a0      	mov	r8, r4
     c6c:	003c      	movs	r4, r7
     c6e:	e007      	b.n	c80 <tcc_init+0x1f0>
     c70:	4657      	mov	r7, sl
     c72:	4097      	lsls	r7, r2
     c74:	433b      	orrs	r3, r7
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
     c76:	3201      	adds	r2, #1
     c78:	3001      	adds	r0, #1
     c7a:	3102      	adds	r1, #2
     c7c:	2a08      	cmp	r2, #8
     c7e:	d00e      	beq.n	c9e <tcc_init+0x20e>
		if (config->wave_ext.invert[i]) {
     c80:	7807      	ldrb	r7, [r0, #0]
     c82:	2f00      	cmp	r7, #0
     c84:	d002      	beq.n	c8c <tcc_init+0x1fc>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
     c86:	4667      	mov	r7, ip
     c88:	4097      	lsls	r7, r2
     c8a:	433b      	orrs	r3, r7
		if (config->wave_ext.non_recoverable_fault[i].output !=
     c8c:	780f      	ldrb	r7, [r1, #0]
     c8e:	2f00      	cmp	r7, #0
     c90:	d0f1      	beq.n	c76 <tcc_init+0x1e6>
			if (config->wave_ext.non_recoverable_fault[i].output ==
     c92:	2f02      	cmp	r7, #2
     c94:	d0ec      	beq.n	c70 <tcc_init+0x1e0>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
     c96:	464f      	mov	r7, r9
     c98:	4097      	lsls	r7, r2
     c9a:	433b      	orrs	r3, r7
     c9c:	e7eb      	b.n	c76 <tcc_init+0x1e6>
     c9e:	0022      	movs	r2, r4
     ca0:	4644      	mov	r4, r8
     ca2:	4698      	mov	r8, r3
     ca4:	0013      	movs	r3, r2
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
     ca6:	7e6a      	ldrb	r2, [r5, #25]
     ca8:	0112      	lsls	r2, r2, #4
     caa:	2130      	movs	r1, #48	; 0x30
     cac:	4011      	ands	r1, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
     cae:	7e28      	ldrb	r0, [r5, #24]
     cb0:	2207      	movs	r2, #7
     cb2:	4002      	ands	r2, r0
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
     cb4:	4311      	orrs	r1, r2
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
     cb6:	2200      	movs	r2, #0
			wave |= (TCC_WAVE_POL0 << n);
     cb8:	2080      	movs	r0, #128	; 0x80
     cba:	0240      	lsls	r0, r0, #9
     cbc:	000f      	movs	r7, r1
     cbe:	e002      	b.n	cc6 <tcc_init+0x236>
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
     cc0:	3201      	adds	r2, #1
     cc2:	2a04      	cmp	r2, #4
     cc4:	d007      	beq.n	cd6 <tcc_init+0x246>
		if (wav_cfg->wave_polarity[n]) {
     cc6:	18a9      	adds	r1, r5, r2
     cc8:	7d09      	ldrb	r1, [r1, #20]
     cca:	2900      	cmp	r1, #0
     ccc:	d0f8      	beq.n	cc0 <tcc_init+0x230>
			wave |= (TCC_WAVE_POL0 << n);
     cce:	0001      	movs	r1, r0
     cd0:	4091      	lsls	r1, r2
     cd2:	430f      	orrs	r7, r1
     cd4:	e7f4      	b.n	cc0 <tcc_init+0x230>
     cd6:	46b9      	mov	r9, r7
     cd8:	1d32      	adds	r2, r6, #4
     cda:	0030      	movs	r0, r6
     cdc:	3034      	adds	r0, #52	; 0x34
		module_inst->callback[i] = NULL;
     cde:	2100      	movs	r1, #0
     ce0:	c202      	stmia	r2!, {r1}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     ce2:	4290      	cmp	r0, r2
     ce4:	d1fc      	bne.n	ce0 <tcc_init+0x250>
	module_inst->register_callback_mask = 0;
     ce6:	2200      	movs	r2, #0
     ce8:	6372      	str	r2, [r6, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
     cea:	63b2      	str	r2, [r6, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
     cec:	009b      	lsls	r3, r3, #2
     cee:	4a3e      	ldr	r2, [pc, #248]	; (de8 <tcc_init+0x358>)
     cf0:	509e      	str	r6, [r3, r2]
	module_inst->hw = hw;
     cf2:	6034      	str	r4, [r6, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
     cf4:	23a0      	movs	r3, #160	; 0xa0
     cf6:	5cea      	ldrb	r2, [r5, r3]
     cf8:	3b64      	subs	r3, #100	; 0x64
     cfa:	54f2      	strb	r2, [r6, r3]
	gclk_chan_config.source_generator = config->counter.clock_source;
     cfc:	a909      	add	r1, sp, #36	; 0x24
     cfe:	7aab      	ldrb	r3, [r5, #10]
     d00:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
     d02:	2011      	movs	r0, #17
     d04:	4b39      	ldr	r3, [pc, #228]	; (dec <tcc_init+0x35c>)
     d06:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
     d08:	2011      	movs	r0, #17
     d0a:	4b39      	ldr	r3, [pc, #228]	; (df0 <tcc_init+0x360>)
     d0c:	4798      	blx	r3
     d0e:	002f      	movs	r7, r5
     d10:	3798      	adds	r7, #152	; 0x98
     d12:	002e      	movs	r6, r5
     d14:	3658      	adds	r6, #88	; 0x58
     d16:	2378      	movs	r3, #120	; 0x78
     d18:	469a      	mov	sl, r3
     d1a:	44aa      	add	sl, r5
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     d1c:	3b77      	subs	r3, #119	; 0x77
     d1e:	469b      	mov	fp, r3
		system_pinmux_pin_set_config(
     d20:	0023      	movs	r3, r4
     d22:	4654      	mov	r4, sl
     d24:	469a      	mov	sl, r3
     d26:	e003      	b.n	d30 <tcc_init+0x2a0>
     d28:	3701      	adds	r7, #1
     d2a:	3604      	adds	r6, #4
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
     d2c:	42b4      	cmp	r4, r6
     d2e:	d014      	beq.n	d5a <tcc_init+0x2ca>
		if (!config->pins.enable_wave_out_pin[i]) {
     d30:	783b      	ldrb	r3, [r7, #0]
     d32:	2b00      	cmp	r3, #0
     d34:	d0f8      	beq.n	d28 <tcc_init+0x298>
     d36:	ab08      	add	r3, sp, #32
     d38:	465a      	mov	r2, fp
     d3a:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     d3c:	2300      	movs	r3, #0
     d3e:	aa08      	add	r2, sp, #32
     d40:	70d3      	strb	r3, [r2, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
     d42:	0013      	movs	r3, r2
     d44:	2220      	movs	r2, #32
     d46:	18b2      	adds	r2, r6, r2
     d48:	7812      	ldrb	r2, [r2, #0]
     d4a:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     d4c:	465a      	mov	r2, fp
     d4e:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
     d50:	7830      	ldrb	r0, [r6, #0]
     d52:	0019      	movs	r1, r3
     d54:	4b27      	ldr	r3, [pc, #156]	; (df4 <tcc_init+0x364>)
     d56:	4798      	blx	r3
     d58:	e7e6      	b.n	d28 <tcc_init+0x298>
     d5a:	4654      	mov	r4, sl
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
     d5c:	9b04      	ldr	r3, [sp, #16]
     d5e:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
     d60:	9a05      	ldr	r2, [sp, #20]
     d62:	0212      	lsls	r2, r2, #8
     d64:	4313      	orrs	r3, r2
     d66:	9a01      	ldr	r2, [sp, #4]
     d68:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
     d6a:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     d6c:	2204      	movs	r2, #4
     d6e:	68a3      	ldr	r3, [r4, #8]
     d70:	421a      	tst	r2, r3
     d72:	d1fc      	bne.n	d6e <tcc_init+0x2de>
	hw->CTRLBCLR.reg = 0xFF;
     d74:	23ff      	movs	r3, #255	; 0xff
     d76:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     d78:	2204      	movs	r2, #4
     d7a:	68a3      	ldr	r3, [r4, #8]
     d7c:	421a      	tst	r2, r3
     d7e:	d1fc      	bne.n	d7a <tcc_init+0x2ea>
	hw->CTRLBSET.reg = ctrlb;
     d80:	466b      	mov	r3, sp
     d82:	7b1b      	ldrb	r3, [r3, #12]
     d84:	7163      	strb	r3, [r4, #5]
	hw->FCTRLA.reg = faults[0];
     d86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     d88:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
     d8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
     d8c:	6123      	str	r3, [r4, #16]
	hw->DRVCTRL.reg = drvctrl;
     d8e:	4643      	mov	r3, r8
     d90:	61a3      	str	r3, [r4, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
     d92:	4a19      	ldr	r2, [pc, #100]	; (df8 <tcc_init+0x368>)
     d94:	68a3      	ldr	r3, [r4, #8]
     d96:	4213      	tst	r3, r2
     d98:	d1fc      	bne.n	d94 <tcc_init+0x304>
	hw->WAVE.reg = waves[0];
     d9a:	464b      	mov	r3, r9
     d9c:	63e3      	str	r3, [r4, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
     d9e:	2210      	movs	r2, #16
     da0:	68a3      	ldr	r3, [r4, #8]
     da2:	421a      	tst	r2, r3
     da4:	d1fc      	bne.n	da0 <tcc_init+0x310>
	hw->COUNT.reg = config->counter.count;
     da6:	682b      	ldr	r3, [r5, #0]
     da8:	6363      	str	r3, [r4, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
     daa:	4a14      	ldr	r2, [pc, #80]	; (dfc <tcc_init+0x36c>)
     dac:	68a3      	ldr	r3, [r4, #8]
     dae:	4213      	tst	r3, r2
     db0:	d1fc      	bne.n	dac <tcc_init+0x31c>
	hw->PER.reg = (config->counter.period);
     db2:	686b      	ldr	r3, [r5, #4]
     db4:	6423      	str	r3, [r4, #64]	; 0x40
     db6:	351c      	adds	r5, #28
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
     db8:	2100      	movs	r1, #0
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
     dba:	4811      	ldr	r0, [pc, #68]	; (e00 <tcc_init+0x370>)
     dbc:	0002      	movs	r2, r0
     dbe:	408a      	lsls	r2, r1
		while (hw->SYNCBUSY.reg & (
     dc0:	68a3      	ldr	r3, [r4, #8]
     dc2:	421a      	tst	r2, r3
     dc4:	d1fc      	bne.n	dc0 <tcc_init+0x330>
		hw->CC[i].reg = (config->compare.match[i]);
     dc6:	cd04      	ldmia	r5!, {r2}
     dc8:	000b      	movs	r3, r1
     dca:	3310      	adds	r3, #16
     dcc:	009b      	lsls	r3, r3, #2
     dce:	18e3      	adds	r3, r4, r3
     dd0:	605a      	str	r2, [r3, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
     dd2:	3101      	adds	r1, #1
     dd4:	2904      	cmp	r1, #4
     dd6:	d1f1      	bne.n	dbc <tcc_init+0x32c>
	return STATUS_OK;
     dd8:	2000      	movs	r0, #0
     dda:	e670      	b.n	abe <tcc_init+0x2e>
     ddc:	00000951 	.word	0x00000951
     de0:	40000400 	.word	0x40000400
     de4:	00ffffff 	.word	0x00ffffff
     de8:	200000a4 	.word	0x200000a4
     dec:	0000082d 	.word	0x0000082d
     df0:	000007a1 	.word	0x000007a1
     df4:	000008f1 	.word	0x000008f1
     df8:	00020040 	.word	0x00020040
     dfc:	00040080 	.word	0x00040080
     e00:	00080100 	.word	0x00080100
			return STATUS_ERR_INVALID_ARG;
     e04:	2017      	movs	r0, #23
     e06:	e65a      	b.n	abe <tcc_init+0x2e>
     e08:	2017      	movs	r0, #23
     e0a:	e658      	b.n	abe <tcc_init+0x2e>
     e0c:	2017      	movs	r0, #23
     e0e:	e656      	b.n	abe <tcc_init+0x2e>
     e10:	2017      	movs	r0, #23
     e12:	e654      	b.n	abe <tcc_init+0x2e>
     e14:	2017      	movs	r0, #23
     e16:	e652      	b.n	abe <tcc_init+0x2e>

00000e18 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
     e18:	b5f0      	push	{r4, r5, r6, r7, lr}
     e1a:	46c6      	mov	lr, r8
     e1c:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
     e1e:	0080      	lsls	r0, r0, #2
     e20:	4b0e      	ldr	r3, [pc, #56]	; (e5c <_tcc_interrupt_handler+0x44>)
     e22:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
     e24:	683b      	ldr	r3, [r7, #0]
     e26:	6ade      	ldr	r6, [r3, #44]	; 0x2c
     e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
     e2c:	4013      	ands	r3, r2
     e2e:	401e      	ands	r6, r3
     e30:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     e32:	4b0b      	ldr	r3, [pc, #44]	; (e60 <_tcc_interrupt_handler+0x48>)
     e34:	4698      	mov	r8, r3
     e36:	e002      	b.n	e3e <_tcc_interrupt_handler+0x26>
     e38:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     e3a:	2c30      	cmp	r4, #48	; 0x30
     e3c:	d00a      	beq.n	e54 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
     e3e:	4643      	mov	r3, r8
     e40:	58e5      	ldr	r5, [r4, r3]
     e42:	4235      	tst	r5, r6
     e44:	d0f8      	beq.n	e38 <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
     e46:	193b      	adds	r3, r7, r4
     e48:	685b      	ldr	r3, [r3, #4]
     e4a:	0038      	movs	r0, r7
     e4c:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
     e4e:	683b      	ldr	r3, [r7, #0]
     e50:	62dd      	str	r5, [r3, #44]	; 0x2c
     e52:	e7f1      	b.n	e38 <_tcc_interrupt_handler+0x20>
		}
	}
}
     e54:	bc04      	pop	{r2}
     e56:	4690      	mov	r8, r2
     e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e5a:	46c0      	nop			; (mov r8, r8)
     e5c:	200000a4 	.word	0x200000a4
     e60:	000010c0 	.word	0x000010c0

00000e64 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
     e64:	b510      	push	{r4, lr}
     e66:	2000      	movs	r0, #0
     e68:	4b01      	ldr	r3, [pc, #4]	; (e70 <TCC0_Handler+0xc>)
     e6a:	4798      	blx	r3
     e6c:	bd10      	pop	{r4, pc}
     e6e:	46c0      	nop			; (mov r8, r8)
     e70:	00000e19 	.word	0x00000e19

00000e74 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     e74:	e7fe      	b.n	e74 <Dummy_Handler>
	...

00000e78 <Reset_Handler>:
{
     e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     e7a:	4a2a      	ldr	r2, [pc, #168]	; (f24 <Reset_Handler+0xac>)
     e7c:	4b2a      	ldr	r3, [pc, #168]	; (f28 <Reset_Handler+0xb0>)
     e7e:	429a      	cmp	r2, r3
     e80:	d011      	beq.n	ea6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     e82:	001a      	movs	r2, r3
     e84:	4b29      	ldr	r3, [pc, #164]	; (f2c <Reset_Handler+0xb4>)
     e86:	429a      	cmp	r2, r3
     e88:	d20d      	bcs.n	ea6 <Reset_Handler+0x2e>
     e8a:	4a29      	ldr	r2, [pc, #164]	; (f30 <Reset_Handler+0xb8>)
     e8c:	3303      	adds	r3, #3
     e8e:	1a9b      	subs	r3, r3, r2
     e90:	089b      	lsrs	r3, r3, #2
     e92:	3301      	adds	r3, #1
     e94:	009b      	lsls	r3, r3, #2
     e96:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     e98:	4823      	ldr	r0, [pc, #140]	; (f28 <Reset_Handler+0xb0>)
     e9a:	4922      	ldr	r1, [pc, #136]	; (f24 <Reset_Handler+0xac>)
     e9c:	588c      	ldr	r4, [r1, r2]
     e9e:	5084      	str	r4, [r0, r2]
     ea0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     ea2:	429a      	cmp	r2, r3
     ea4:	d1fa      	bne.n	e9c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     ea6:	4a23      	ldr	r2, [pc, #140]	; (f34 <Reset_Handler+0xbc>)
     ea8:	4b23      	ldr	r3, [pc, #140]	; (f38 <Reset_Handler+0xc0>)
     eaa:	429a      	cmp	r2, r3
     eac:	d20a      	bcs.n	ec4 <Reset_Handler+0x4c>
     eae:	43d3      	mvns	r3, r2
     eb0:	4921      	ldr	r1, [pc, #132]	; (f38 <Reset_Handler+0xc0>)
     eb2:	185b      	adds	r3, r3, r1
     eb4:	2103      	movs	r1, #3
     eb6:	438b      	bics	r3, r1
     eb8:	3304      	adds	r3, #4
     eba:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     ebc:	2100      	movs	r1, #0
     ebe:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     ec0:	4293      	cmp	r3, r2
     ec2:	d1fc      	bne.n	ebe <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     ec4:	4a1d      	ldr	r2, [pc, #116]	; (f3c <Reset_Handler+0xc4>)
     ec6:	21ff      	movs	r1, #255	; 0xff
     ec8:	4b1d      	ldr	r3, [pc, #116]	; (f40 <Reset_Handler+0xc8>)
     eca:	438b      	bics	r3, r1
     ecc:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     ece:	39fd      	subs	r1, #253	; 0xfd
     ed0:	2390      	movs	r3, #144	; 0x90
     ed2:	005b      	lsls	r3, r3, #1
     ed4:	4a1b      	ldr	r2, [pc, #108]	; (f44 <Reset_Handler+0xcc>)
     ed6:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     ed8:	4a1b      	ldr	r2, [pc, #108]	; (f48 <Reset_Handler+0xd0>)
     eda:	78d3      	ldrb	r3, [r2, #3]
     edc:	2503      	movs	r5, #3
     ede:	43ab      	bics	r3, r5
     ee0:	2402      	movs	r4, #2
     ee2:	4323      	orrs	r3, r4
     ee4:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     ee6:	78d3      	ldrb	r3, [r2, #3]
     ee8:	270c      	movs	r7, #12
     eea:	43bb      	bics	r3, r7
     eec:	2608      	movs	r6, #8
     eee:	4333      	orrs	r3, r6
     ef0:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     ef2:	4b16      	ldr	r3, [pc, #88]	; (f4c <Reset_Handler+0xd4>)
     ef4:	7b98      	ldrb	r0, [r3, #14]
     ef6:	2230      	movs	r2, #48	; 0x30
     ef8:	4390      	bics	r0, r2
     efa:	2220      	movs	r2, #32
     efc:	4310      	orrs	r0, r2
     efe:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     f00:	7b99      	ldrb	r1, [r3, #14]
     f02:	43b9      	bics	r1, r7
     f04:	4331      	orrs	r1, r6
     f06:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     f08:	7b9a      	ldrb	r2, [r3, #14]
     f0a:	43aa      	bics	r2, r5
     f0c:	4322      	orrs	r2, r4
     f0e:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     f10:	4a0f      	ldr	r2, [pc, #60]	; (f50 <Reset_Handler+0xd8>)
     f12:	6853      	ldr	r3, [r2, #4]
     f14:	2180      	movs	r1, #128	; 0x80
     f16:	430b      	orrs	r3, r1
     f18:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     f1a:	4b0e      	ldr	r3, [pc, #56]	; (f54 <Reset_Handler+0xdc>)
     f1c:	4798      	blx	r3
        main();
     f1e:	4b0e      	ldr	r3, [pc, #56]	; (f58 <Reset_Handler+0xe0>)
     f20:	4798      	blx	r3
     f22:	e7fe      	b.n	f22 <Reset_Handler+0xaa>
     f24:	00001110 	.word	0x00001110
     f28:	20000000 	.word	0x20000000
     f2c:	20000018 	.word	0x20000018
     f30:	20000004 	.word	0x20000004
     f34:	20000018 	.word	0x20000018
     f38:	200000e8 	.word	0x200000e8
     f3c:	e000ed00 	.word	0xe000ed00
     f40:	00000000 	.word	0x00000000
     f44:	41007000 	.word	0x41007000
     f48:	41005000 	.word	0x41005000
     f4c:	41004800 	.word	0x41004800
     f50:	41004000 	.word	0x41004000
     f54:	00001055 	.word	0x00001055
     f58:	00001031 	.word	0x00001031

00000f5c <configure_tcc>:
/* 
 * Function to configure TCC, this will configure TCC for other than Capture,
 * Counter and Fault mode related operations.
 */
void configure_tcc(void)
{
     f5c:	b570      	push	{r4, r5, r6, lr}
     f5e:	b0aa      	sub	sp, #168	; 0xa8
// Structure used to store the TCC configuration parameters
	struct tcc_config config_tcc;

// Fill the Structure with the default values
	tcc_get_config_defaults(&config_tcc, CONF_PWM_MODULE);
     f60:	4d2b      	ldr	r5, [pc, #172]	; (1010 <configure_tcc+0xb4>)
     f62:	ac01      	add	r4, sp, #4
     f64:	0029      	movs	r1, r5
     f66:	0020      	movs	r0, r4
     f68:	4b2a      	ldr	r3, [pc, #168]	; (1014 <configure_tcc+0xb8>)
     f6a:	4798      	blx	r3
	config_tcc.compare.match[TCC_MATCH_CAPTURE_CHANNEL_0]   = CONF_DEFAULT_MATCH_COMPARE;
	config_tcc.counter.period                               = CONF_DEFAULT_PERIOD;
     f6c:	4b2a      	ldr	r3, [pc, #168]	; (1018 <configure_tcc+0xbc>)
     f6e:	6063      	str	r3, [r4, #4]
	config_tcc.compare.wave_polarity[TCC_CHANNEL_NUM_0] = 1;
     f70:	2301      	movs	r3, #1
     f72:	7523      	strb	r3, [r4, #20]
	config_tcc.compare.wave_polarity[TCC_CHANNEL_NUM_1] = 1;
     f74:	7563      	strb	r3, [r4, #21]
	config_tcc.compare.wave_polarity[TCC_CHANNEL_NUM_2] = 1;
     f76:	75a3      	strb	r3, [r4, #22]
	config_tcc.compare.wave_polarity[TCC_CHANNEL_NUM_3] = 1;
     f78:	75e3      	strb	r3, [r4, #23]

	
#ifdef TCC_MODE_DUAL_SLOPE
	config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_DOUBLE_SLOPE_TOP;
     f7a:	2207      	movs	r2, #7
     f7c:	7622      	strb	r2, [r4, #24]
	
	config_tcc.pins.enable_wave_out_pin[TCC_CHANNEL_NUM_0]    = true;
     f7e:	3291      	adds	r2, #145	; 0x91
     f80:	54a3      	strb	r3, [r4, r2]
	config_tcc.pins.wave_out_pin[TCC_CHANNEL_NUM_0]           = PIN_PA04F_TCC0_WO0;
     f82:	2104      	movs	r1, #4
     f84:	65a1      	str	r1, [r4, #88]	; 0x58
	config_tcc.pins.wave_out_pin_mux[TCC_CHANNEL_NUM_0]       = MUX_PA04F_TCC0_WO0;
     f86:	3a93      	subs	r2, #147	; 0x93
     f88:	67a2      	str	r2, [r4, #120]	; 0x78
	config_tcc.compare.match[TCC_MATCH_CAPTURE_CHANNEL_0]   = 0x0FF;
     f8a:	20ff      	movs	r0, #255	; 0xff
     f8c:	61e0      	str	r0, [r4, #28]

	config_tcc.pins.enable_wave_out_pin[TCC_CHANNEL_NUM_1]    = true;
     f8e:	3866      	subs	r0, #102	; 0x66
     f90:	5423      	strb	r3, [r4, r0]
	config_tcc.pins.wave_out_pin[TCC_CHANNEL_NUM_1]           = PIN_PA05F_TCC0_WO1;
     f92:	65e2      	str	r2, [r4, #92]	; 0x5c
	config_tcc.pins.wave_out_pin_mux[TCC_CHANNEL_NUM_1]       = MUX_PA05F_TCC0_WO1;
     f94:	67e2      	str	r2, [r4, #124]	; 0x7c
	config_tcc.compare.match[TCC_MATCH_CAPTURE_CHANNEL_1]   = 0x1FF;
     f96:	4821      	ldr	r0, [pc, #132]	; (101c <configure_tcc+0xc0>)
     f98:	6220      	str	r0, [r4, #32]

	config_tcc.pins.enable_wave_out_pin[TCC_CHANNEL_NUM_2]    = true;
     f9a:	3866      	subs	r0, #102	; 0x66
     f9c:	38ff      	subs	r0, #255	; 0xff
     f9e:	5423      	strb	r3, [r4, r0]
	config_tcc.pins.wave_out_pin[TCC_CHANNEL_NUM_2]           = PIN_PA08E_TCC0_WO2;
     fa0:	3892      	subs	r0, #146	; 0x92
     fa2:	6620      	str	r0, [r4, #96]	; 0x60
	config_tcc.pins.wave_out_pin_mux[TCC_CHANNEL_NUM_2]       = MUX_PA08E_TCC0_WO2;
     fa4:	3078      	adds	r0, #120	; 0x78
     fa6:	5021      	str	r1, [r4, r0]
	config_tcc.compare.match[TCC_MATCH_CAPTURE_CHANNEL_2]   = 0x2FF;
     fa8:	491d      	ldr	r1, [pc, #116]	; (1020 <configure_tcc+0xc4>)
     faa:	6261      	str	r1, [r4, #36]	; 0x24

	config_tcc.pins.enable_wave_out_pin[TCC_CHANNEL_NUM_5]    = true;
     fac:	219d      	movs	r1, #157	; 0x9d
     fae:	5463      	strb	r3, [r4, r1]
	config_tcc.pins.wave_out_pin[TCC_CHANNEL_NUM_5]           = PIN_PA09F_TCC0_WO5;
     fb0:	3308      	adds	r3, #8
     fb2:	66e3      	str	r3, [r4, #108]	; 0x6c
	config_tcc.pins.wave_out_pin_mux[TCC_CHANNEL_NUM_5]       = MUX_PA09F_TCC0_WO5;
     fb4:	3383      	adds	r3, #131	; 0x83
     fb6:	50e2      	str	r2, [r4, r3]
	config_tcc.compare.match[TCC_MATCH_CAPTURE_CHANNEL_3]   = 0X200;
     fb8:	3375      	adds	r3, #117	; 0x75
     fba:	33ff      	adds	r3, #255	; 0xff
     fbc:	62a3      	str	r3, [r4, #40]	; 0x28
#else
// Configure the single slope PWM waveform generation for waveform output.
	config_tcc.compare.wave_generation                      = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
#endif
// Configure the TCC clock source and its divider value.
	config_tcc.counter.clock_source                         = GLCK_SOURCE;
     fbe:	2300      	movs	r3, #0
     fc0:	72a3      	strb	r3, [r4, #10]
	config_tcc.counter.clock_prescaler                      = TCC_CLOCK_DIVIDER;
     fc2:	72e3      	strb	r3, [r4, #11]

/* 
 * Initialize the TCC0 channel and define the its registers with 
 * configuration defined in the config_tcc 
 */
	stat = tcc_init(&tcc_instance, CONF_PWM_MODULE, &config_tcc);
     fc4:	4e17      	ldr	r6, [pc, #92]	; (1024 <configure_tcc+0xc8>)
     fc6:	0022      	movs	r2, r4
     fc8:	0029      	movs	r1, r5
     fca:	0030      	movs	r0, r6
     fcc:	4b16      	ldr	r3, [pc, #88]	; (1028 <configure_tcc+0xcc>)
     fce:	4798      	blx	r3
     fd0:	4b16      	ldr	r3, [pc, #88]	; (102c <configure_tcc+0xd0>)
     fd2:	7018      	strb	r0, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
     fd4:	6832      	ldr	r2, [r6, #0]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
     fd6:	2102      	movs	r1, #2
     fd8:	6893      	ldr	r3, [r2, #8]
     fda:	4219      	tst	r1, r3
     fdc:	d1fc      	bne.n	fd8 <configure_tcc+0x7c>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
     fde:	6813      	ldr	r3, [r2, #0]
     fe0:	2102      	movs	r1, #2
     fe2:	430b      	orrs	r3, r1
     fe4:	6013      	str	r3, [r2, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
     fe6:	4b0f      	ldr	r3, [pc, #60]	; (1024 <configure_tcc+0xc8>)
     fe8:	681a      	ldr	r2, [r3, #0]
	uint32_t last_cmd;

	/* Wait until last command is done */
	do {
		while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     fea:	3102      	adds	r1, #2
			/* Wait for sync */
		}
		last_cmd = tcc_module->CTRLBSET.reg & TCC_CTRLBSET_CMD_Msk;
     fec:	201f      	movs	r0, #31
		} else if (last_cmd == TCC_CTRLBSET_CMD_RETRIGGER) {
			/* Command have been issued */
			return;
		} else if (last_cmd == TCC_CTRLBSET_CMD_STOP) {
			/* Cancel STOP command and issue RETRIGGER */
			tcc_module->CTRLBCLR.reg = TCC_CTRLBCLR_CMD_Msk;
     fee:	24e0      	movs	r4, #224	; 0xe0
		while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     ff0:	6893      	ldr	r3, [r2, #8]
     ff2:	4219      	tst	r1, r3
     ff4:	d1fc      	bne.n	ff0 <configure_tcc+0x94>
		last_cmd = tcc_module->CTRLBSET.reg & TCC_CTRLBSET_CMD_Msk;
     ff6:	7953      	ldrb	r3, [r2, #5]
     ff8:	4383      	bics	r3, r0
		if (last_cmd == TCC_CTRLBSET_CMD_NONE) {
     ffa:	d005      	beq.n	1008 <configure_tcc+0xac>
		} else if (last_cmd == TCC_CTRLBSET_CMD_RETRIGGER) {
     ffc:	2b20      	cmp	r3, #32
     ffe:	d005      	beq.n	100c <configure_tcc+0xb0>
		} else if (last_cmd == TCC_CTRLBSET_CMD_STOP) {
    1000:	2b40      	cmp	r3, #64	; 0x40
    1002:	d1f5      	bne.n	ff0 <configure_tcc+0x94>
			tcc_module->CTRLBCLR.reg = TCC_CTRLBCLR_CMD_Msk;
    1004:	7114      	strb	r4, [r2, #4]
    1006:	e7f3      	b.n	ff0 <configure_tcc+0x94>
		}
	} while (1);

	/* Write command to execute */
	tcc_module->CTRLBSET.reg = TCC_CTRLBSET_CMD_RETRIGGER;
    1008:	2320      	movs	r3, #32
    100a:	7153      	strb	r3, [r2, #5]
#endif

// Enable the TCC module 
	tcc_enable(&tcc_instance);
	tcc_restart_counter(&tcc_instance);
}
    100c:	b02a      	add	sp, #168	; 0xa8
    100e:	bd70      	pop	{r4, r5, r6, pc}
    1010:	42001400 	.word	0x42001400
    1014:	00000955 	.word	0x00000955
    1018:	000003ff 	.word	0x000003ff
    101c:	000001ff 	.word	0x000001ff
    1020:	000002ff 	.word	0x000002ff
    1024:	200000a8 	.word	0x200000a8
    1028:	00000a91 	.word	0x00000a91
    102c:	20000060 	.word	0x20000060

00001030 <main>:
#endif

///////////START OF MAIN ENTRY//////////////////////////////////////////

int main (void)
{
    1030:	b510      	push	{r4, lr}
// system initialization - includes, clock and board initialization.
	system_init();
    1032:	4b05      	ldr	r3, [pc, #20]	; (1048 <main+0x18>)
    1034:	4798      	blx	r3
	cpu_irq_enable();
    1036:	2201      	movs	r2, #1
    1038:	4b04      	ldr	r3, [pc, #16]	; (104c <main+0x1c>)
    103a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
    103c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1040:	b662      	cpsie	i
#endif

#ifdef TCC_MODE_CAPTURE
	configu_tcc();
#else
	configure_tcc();
    1042:	4b03      	ldr	r3, [pc, #12]	; (1050 <main+0x20>)
    1044:	4798      	blx	r3
    1046:	e7fe      	b.n	1046 <main+0x16>
    1048:	00000925 	.word	0x00000925
    104c:	20000000 	.word	0x20000000
    1050:	00000f5d 	.word	0x00000f5d

00001054 <__libc_init_array>:
    1054:	b570      	push	{r4, r5, r6, lr}
    1056:	2600      	movs	r6, #0
    1058:	4d0c      	ldr	r5, [pc, #48]	; (108c <__libc_init_array+0x38>)
    105a:	4c0d      	ldr	r4, [pc, #52]	; (1090 <__libc_init_array+0x3c>)
    105c:	1b64      	subs	r4, r4, r5
    105e:	10a4      	asrs	r4, r4, #2
    1060:	42a6      	cmp	r6, r4
    1062:	d109      	bne.n	1078 <__libc_init_array+0x24>
    1064:	2600      	movs	r6, #0
    1066:	f000 f843 	bl	10f0 <_init>
    106a:	4d0a      	ldr	r5, [pc, #40]	; (1094 <__libc_init_array+0x40>)
    106c:	4c0a      	ldr	r4, [pc, #40]	; (1098 <__libc_init_array+0x44>)
    106e:	1b64      	subs	r4, r4, r5
    1070:	10a4      	asrs	r4, r4, #2
    1072:	42a6      	cmp	r6, r4
    1074:	d105      	bne.n	1082 <__libc_init_array+0x2e>
    1076:	bd70      	pop	{r4, r5, r6, pc}
    1078:	00b3      	lsls	r3, r6, #2
    107a:	58eb      	ldr	r3, [r5, r3]
    107c:	4798      	blx	r3
    107e:	3601      	adds	r6, #1
    1080:	e7ee      	b.n	1060 <__libc_init_array+0xc>
    1082:	00b3      	lsls	r3, r6, #2
    1084:	58eb      	ldr	r3, [r5, r3]
    1086:	4798      	blx	r3
    1088:	3601      	adds	r6, #1
    108a:	e7f2      	b.n	1072 <__libc_init_array+0x1e>
    108c:	000010fc 	.word	0x000010fc
    1090:	000010fc 	.word	0x000010fc
    1094:	000010fc 	.word	0x000010fc
    1098:	00001100 	.word	0x00001100
    109c:	00000484 	.word	0x00000484
    10a0:	00000464 	.word	0x00000464
    10a4:	00000464 	.word	0x00000464
    10a8:	000004f0 	.word	0x000004f0
    10ac:	00000476 	.word	0x00000476
    10b0:	00000492 	.word	0x00000492
    10b4:	00000468 	.word	0x00000468
    10b8:	000004a0 	.word	0x000004a0
    10bc:	000004e0 	.word	0x000004e0

000010c0 <_tcc_intflag>:
    10c0:	00000001 00000002 00000004 00000008     ................
    10d0:	00001000 00002000 00004000 00008000     ..... ...@......
    10e0:	00010000 00020000 00040000 00080000     ................

000010f0 <_init>:
    10f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    10f2:	46c0      	nop			; (mov r8, r8)
    10f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    10f6:	bc08      	pop	{r3}
    10f8:	469e      	mov	lr, r3
    10fa:	4770      	bx	lr

000010fc <__init_array_start>:
    10fc:	000000b5 	.word	0x000000b5

00001100 <_fini>:
    1100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1102:	46c0      	nop			; (mov r8, r8)
    1104:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1106:	bc08      	pop	{r3}
    1108:	469e      	mov	lr, r3
    110a:	4770      	bx	lr

0000110c <__fini_array_start>:
    110c:	0000008d 	.word	0x0000008d
