# Reading C:/Microsemi/Libero_SoC_v12.3/ModelSim/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim Microsemi vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap IGLOO2 C:/Microsemi/Libero_SoC_v12.3/Designer/lib/modelsimpro/precompiled/vlog/smartfusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:35:51 on Dec 17,2020
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Libero_Projects/SCCB_Test/hdl/SCCB_CTRL.v 
# -- Compiling module SCCB_CTRL
# 
# Top level modules:
# 	SCCB_CTRL
# End time: 13:35:51 on Dec 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:35:51 on Dec 17,2020
# vlog -reportprogress 300 -sv -work presynth C:/Users/cheec/Desktop/Libero_Projects/SCCB_Test/component/work/sccb_design/sccb_design.v 
# -- Compiling module sccb_design
# 
# Top level modules:
# 	sccb_design
# End time: 13:35:51 on Dec 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 13:35:51 on Dec 17,2020
# vlog -reportprogress 300 "+incdir+C:/Users/cheec/Desktop/Libero_Projects/SCCB_Test/stimulus" -sv -work presynth C:/Users/cheec/Desktop/Libero_Projects/SCCB_Test/stimulus/SCCB_tb.v 
# -- Compiling module SCCB_tb
# 
# Top level modules:
# 	SCCB_tb
# End time: 13:35:51 on Dec 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L IGLOO2 -L presynth -t 1fs presynth.SCCB_tb 
# Start time: 13:35:52 on Dec 17,2020
# //  ModelSim Microsemi 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading presynth.SCCB_tb
# Loading presynth.SCCB_CTRL
add wave -position insertpoint  \
sim:/SCCB_tb/S0/XCLK_FREQ \
sim:/SCCB_tb/S0/SCCB_CLK_FREQ \
sim:/SCCB_tb/S0/SCCB_CLK_PERIOD \
sim:/SCCB_tb/S0/XCLK \
sim:/SCCB_tb/S0/RST_N \
sim:/SCCB_tb/S0/RW \
sim:/SCCB_tb/S0/data_in \
sim:/SCCB_tb/S0/addr_id \
sim:/SCCB_tb/S0/addr_reg \
sim:/SCCB_tb/S0/data_out \
sim:/SCCB_tb/S0/SIO_D \
sim:/SCCB_tb/S0/SIO_C \
sim:/SCCB_tb/S0/SCCB_CLK_cnt \
sim:/SCCB_tb/S0/SCCB_CLK \
sim:/SCCB_tb/S0/step \
sim:/SCCB_tb/S0/idle \
sim:/SCCB_tb/S0/data_send \
sim:/SCCB_tb/S0/sccb_clk_step \
sim:/SCCB_tb/S0/start
restart
run
run -all
restart
run
run
run
run
run
run
run
run
run
run
run
# End time: 15:23:04 on Dec 17,2020, Elapsed time: 1:47:12
# Errors: 2, Warnings: 0
