Info Session started: Sat Nov 11 20:07:24 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUBU-VX-SEW16_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vx
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUBU-VX-SEW16_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUBU-VX-SEW16_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUBU-VX-SEW16_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:24 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUBU-VX-SEW16_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000e74 0x00000e74 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUBU-VX-SEW16_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 2 0x4e94
Info (ICV_FN) Finishing coverage at 0x80000e40
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUBU-VX-SEW16_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vx
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/32 :   3.12%
Info   Coverage points hit   : 98/2910 :   3.37%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
432b4e94
214f6f1f
1011d5fd
48d46aff
04663633
e31ffa64
c737ad3a
e54c8c1e
48d46aff
5ec83633
02331288
71907d32
639c569d
7ca660db
0692dadf
2c63c847
c737ad3a
e54cda9d
7ca6ca0f
c253b46d
2c63c847
fbba7ae7
195b62bf
f600a3d1
be54b06e
834aed70
9632e424
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
06f7c68e
f600ba7a
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
1a5c07ea
34267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
d96af8e3
c1279cd8
a91ad26f
ea4d9b29
8c7fc46b
9be0a039
e41e9e19
e8dfbeed
18fc1b28
37bf446a
c83b2038
d1bc7dd8
a9683eec
62f6cb6d
5b086787
3874f8a5
e41e9e19
e8dfbeed
d4b5d4c0
b17ce5b7
3874f8a5
6075c1a2
951e8621
4ff09378
5b084426
3874f8a5
faaac1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
2c3b5cd1
468f3f11
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
4d994c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
dad8848f
fe4fcd04
9b1a8042
da4cc022
426b8dfb
e0e9c6fe
f6328497
fb1ae156
4d8d4021
6d264b43
213546fd
70740496
7b191ea9
4bfb003d
86b081d4
f22b6484
f6320496
73b31ea9
39da003d
25fe001f
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
25fe001f
435840ea
79163242
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
0cc9b73c
8a64ef64
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
8b4fde75
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
45fe568b
270940f5
222f5466
751b7f0d
293f40f2
3cf5086f
05f449da
623e2eb9
6c0181e3
202537d8
33db93b3
fcda5d71
5924658c
47c6f638
c3a22eae
4ed86866
85f4c9da
e23faeb9
9271b2c7
a3e4fb1d
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3a22eae
4ed81757
276c3433
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
f35cd08f
a6d6cb6b
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
11a2dfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
dbee5e94
982bc336
65e3c70c
1a9a047e
262323d8
dbee5e94
982b2f4a
65e3619b
32f26386
5b2638fb
700a2440
69f82b4b
48165d9c
2ef25f87
572634fc
3f312041
63b91dcd
04b11e73
355e64a2
db26b8fc
c331a441
63b91dcd
b1dd8ee7
355e64a2
95a74545
8b4ecba8
cd1b37e5
31dd0ee7
02590f3a
1aaf3251
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 902
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.04 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.06 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:24 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:24 2023

