{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550157771101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550157771102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 14 15:22:50 2019 " "Processing started: Thu Feb 14 15:22:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550157771102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550157771102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Demux_B -c Demux_B --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Demux_B -c Demux_B --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550157771102 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1550157771937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demux_B-behavioral " "Found design unit 1: Demux_B-behavioral" {  } { { "Demux_B.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/Demux_B.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550157772679 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demux_B " "Found entity 1: Demux_B" {  } { { "Demux_B.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/Demux_B.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550157772679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550157772679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/a/documents/eg3205_work/vhdl/demux_b_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/a/documents/eg3205_work/vhdl/demux_b_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demux_B_TB-TB " "Found design unit 1: Demux_B_TB-TB" {  } { { "../Demux_B_TB.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Demux_B_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550157772686 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demux_B_TB " "Found entity 1: Demux_B_TB" {  } { { "../Demux_B_TB.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Demux_B_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550157772686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550157772686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Demux_B " "Elaborating entity \"Demux_B\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1550157772791 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q0 Demux_B.vhd(13) " "VHDL Process Statement warning at Demux_B.vhd(13): inferring latch(es) for signal or variable \"Q0\", which holds its previous value in one or more paths through the process" {  } { { "Demux_B.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/Demux_B.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1550157772818 "|Demux_B"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q1 Demux_B.vhd(13) " "VHDL Process Statement warning at Demux_B.vhd(13): inferring latch(es) for signal or variable \"Q1\", which holds its previous value in one or more paths through the process" {  } { { "Demux_B.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/Demux_B.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1550157772818 "|Demux_B"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q2 Demux_B.vhd(13) " "VHDL Process Statement warning at Demux_B.vhd(13): inferring latch(es) for signal or variable \"Q2\", which holds its previous value in one or more paths through the process" {  } { { "Demux_B.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/Demux_B.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1550157772818 "|Demux_B"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q3 Demux_B.vhd(13) " "VHDL Process Statement warning at Demux_B.vhd(13): inferring latch(es) for signal or variable \"Q3\", which holds its previous value in one or more paths through the process" {  } { { "Demux_B.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/Demux_B.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1550157772818 "|Demux_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q3 Demux_B.vhd(13) " "Inferred latch for \"Q3\" at Demux_B.vhd(13)" {  } { { "Demux_B.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/Demux_B.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1550157772818 "|Demux_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q2 Demux_B.vhd(13) " "Inferred latch for \"Q2\" at Demux_B.vhd(13)" {  } { { "Demux_B.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/Demux_B.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1550157772818 "|Demux_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q1 Demux_B.vhd(13) " "Inferred latch for \"Q1\" at Demux_B.vhd(13)" {  } { { "Demux_B.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/Demux_B.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1550157772819 "|Demux_B"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q0 Demux_B.vhd(13) " "Inferred latch for \"Q0\" at Demux_B.vhd(13)" {  } { { "Demux_B.vhd" "" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/Demux_B.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1550157772819 "|Demux_B"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550157773019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 14 15:22:53 2019 " "Processing ended: Thu Feb 14 15:22:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550157773019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550157773019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550157773019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550157773019 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus II Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550157773953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550157775601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550157775601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 14 15:22:54 2019 " "Processing started: Thu Feb 14 15:22:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550157775601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550157775601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Demux_B Demux_B " "Command: quartus_sh -t c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Demux_B Demux_B" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550157775601 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Demux_B Demux_B " "Quartus(args): --rtl_sim Demux_B Demux_B" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1550157775601 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1550157779466 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Quartus II" 0 0 1550157779895 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1550157779898 ""}
{ "Warning" "0" "" "Warning: File Demux_B_run_msim_rtl_vhdl.do already exists - backing up current file as Demux_B_run_msim_rtl_vhdl.do.bak5" {  } {  } 0 0 "Warning: File Demux_B_run_msim_rtl_vhdl.do already exists - backing up current file as Demux_B_run_msim_rtl_vhdl.do.bak5" 0 0 "Quartus II" 0 0 1550157780717 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/simulation/modelsim/Demux_B_run_msim_rtl_vhdl.do" {  } { { "C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/simulation/modelsim/Demux_B_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/simulation/modelsim/Demux_B_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/a/Documents/EG3205_Work/VHDL/Week_5_Behavioral/simulation/modelsim/Demux_B_run_msim_rtl_vhdl.do" 0 0 "Quartus II" 0 0 1550157780741 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1550157780762 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1550157782118 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus II Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550158448794 ""}
