
tanwaR4S.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a48  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08002b58  08002b58  00012b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bec  08002bec  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002bec  08002bec  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002bec  08002bec  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bec  08002bec  00012bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002bf0  08002bf0  00012bf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002bf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004f4  20000070  08002c64  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000564  08002c64  00020564  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010188  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e94  00000000  00000000  00030221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000930  00000000  00000000  000330b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c80  00000000  00000000  000339e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005d5a  00000000  00000000  00034668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f95e  00000000  00000000  0003a3c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a57d  00000000  00000000  00049d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d429d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b0c  00000000  00000000  000d42f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    000076cd  00000000  00000000  000d5dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000070 	.word	0x20000070
 800012c:	00000000 	.word	0x00000000
 8000130:	08002b40 	.word	0x08002b40

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000074 	.word	0x20000074
 800014c:	08002b40 	.word	0x08002b40

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <_ZN7IgniterC1EP12GPIO_TypeDeftS1_t>:
#include <Igniter.hh>

//(names of args start with '_' sign)
Igniter::Igniter(GPIO_TypeDef* _GPIO_PORT_IGNITER, uint16_t _PIN_IGNITER, GPIO_TypeDef* _IGN_GPIO_PORT_TEST_CON, uint16_t _IGN_PIN_TEST_CON){
 8000160:	b480      	push	{r7}
 8000162:	b085      	sub	sp, #20
 8000164:	af00      	add	r7, sp, #0
 8000166:	60f8      	str	r0, [r7, #12]
 8000168:	60b9      	str	r1, [r7, #8]
 800016a:	603b      	str	r3, [r7, #0]
 800016c:	4613      	mov	r3, r2
 800016e:	80fb      	strh	r3, [r7, #6]
	GPIO_PORT_IGNITER = _GPIO_PORT_IGNITER;
 8000170:	68fb      	ldr	r3, [r7, #12]
 8000172:	68ba      	ldr	r2, [r7, #8]
 8000174:	601a      	str	r2, [r3, #0]
	PIN_IGNITER = _PIN_IGNITER;
 8000176:	68fb      	ldr	r3, [r7, #12]
 8000178:	88fa      	ldrh	r2, [r7, #6]
 800017a:	809a      	strh	r2, [r3, #4]
	GPIO_PORT_TEST_CON = _IGN_GPIO_PORT_TEST_CON;
 800017c:	68fb      	ldr	r3, [r7, #12]
 800017e:	683a      	ldr	r2, [r7, #0]
 8000180:	609a      	str	r2, [r3, #8]
	PIN_TEST_CON = _IGN_PIN_TEST_CON;
 8000182:	68fb      	ldr	r3, [r7, #12]
 8000184:	8b3a      	ldrh	r2, [r7, #24]
 8000186:	819a      	strh	r2, [r3, #12]
}
 8000188:	68fb      	ldr	r3, [r7, #12]
 800018a:	4618      	mov	r0, r3
 800018c:	3714      	adds	r7, #20
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr

08000194 <_ZNK7Igniter12is_connectedEv>:

bool Igniter::is_connected() const{
 8000194:	b580      	push	{r7, lr}
 8000196:	b082      	sub	sp, #8
 8000198:	af00      	add	r7, sp, #0
 800019a:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(GPIO_PORT_TEST_CON, PIN_TEST_CON) == GPIO_PIN_SET)
 800019c:	687b      	ldr	r3, [r7, #4]
 800019e:	689a      	ldr	r2, [r3, #8]
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	899b      	ldrh	r3, [r3, #12]
 80001a4:	4619      	mov	r1, r3
 80001a6:	4610      	mov	r0, r2
 80001a8:	f001 f89e 	bl	80012e8 <HAL_GPIO_ReadPin>
 80001ac:	4603      	mov	r3, r0
 80001ae:	2b01      	cmp	r3, #1
 80001b0:	bf0c      	ite	eq
 80001b2:	2301      	moveq	r3, #1
 80001b4:	2300      	movne	r3, #0
 80001b6:	b2db      	uxtb	r3, r3
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d001      	beq.n	80001c0 <_ZNK7Igniter12is_connectedEv+0x2c>
		return 1;
 80001bc:	2301      	movs	r3, #1
 80001be:	e000      	b.n	80001c2 <_ZNK7Igniter12is_connectedEv+0x2e>
	else
		return 0;
 80001c0:	2300      	movs	r3, #0
}
 80001c2:	4618      	mov	r0, r3
 80001c4:	3708      	adds	r7, #8
 80001c6:	46bd      	mov	sp, r7
 80001c8:	bd80      	pop	{r7, pc}

080001ca <_ZN7Igniter4FIREEv>:

void Igniter::FIRE(){
 80001ca:	b580      	push	{r7, lr}
 80001cc:	b082      	sub	sp, #8
 80001ce:	af00      	add	r7, sp, #0
 80001d0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIO_PORT_IGNITER, PIN_IGNITER, GPIO_PIN_SET);
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	6818      	ldr	r0, [r3, #0]
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	889b      	ldrh	r3, [r3, #4]
 80001da:	2201      	movs	r2, #1
 80001dc:	4619      	mov	r1, r3
 80001de:	f001 f889 	bl	80012f4 <HAL_GPIO_WritePin>
}
 80001e2:	bf00      	nop
 80001e4:	3708      	adds	r7, #8
 80001e6:	46bd      	mov	sp, r7
 80001e8:	bd80      	pop	{r7, pc}
	...

080001ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80001f0:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001f2:	2400      	movs	r4, #0
 80001f4:	9404      	str	r4, [sp, #16]
 80001f6:	9405      	str	r4, [sp, #20]
 80001f8:	9406      	str	r4, [sp, #24]
 80001fa:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001fc:	4b2b      	ldr	r3, [pc, #172]	; (80002ac <MX_GPIO_Init+0xc0>)
 80001fe:	699a      	ldr	r2, [r3, #24]
 8000200:	f042 0210 	orr.w	r2, r2, #16
 8000204:	619a      	str	r2, [r3, #24]
 8000206:	699a      	ldr	r2, [r3, #24]
 8000208:	f002 0210 	and.w	r2, r2, #16
 800020c:	9200      	str	r2, [sp, #0]
 800020e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000210:	699a      	ldr	r2, [r3, #24]
 8000212:	f042 0220 	orr.w	r2, r2, #32
 8000216:	619a      	str	r2, [r3, #24]
 8000218:	699a      	ldr	r2, [r3, #24]
 800021a:	f002 0220 	and.w	r2, r2, #32
 800021e:	9201      	str	r2, [sp, #4]
 8000220:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000222:	699a      	ldr	r2, [r3, #24]
 8000224:	f042 0204 	orr.w	r2, r2, #4
 8000228:	619a      	str	r2, [r3, #24]
 800022a:	699a      	ldr	r2, [r3, #24]
 800022c:	f002 0204 	and.w	r2, r2, #4
 8000230:	9202      	str	r2, [sp, #8]
 8000232:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000234:	699a      	ldr	r2, [r3, #24]
 8000236:	f042 0208 	orr.w	r2, r2, #8
 800023a:	619a      	str	r2, [r3, #24]
 800023c:	699b      	ldr	r3, [r3, #24]
 800023e:	f003 0308 	and.w	r3, r3, #8
 8000242:	9303      	str	r3, [sp, #12]
 8000244:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUILD_IN_LED_GPIO_Port, BUILD_IN_LED_Pin, GPIO_PIN_RESET);
 8000246:	4d1a      	ldr	r5, [pc, #104]	; (80002b0 <MX_GPIO_Init+0xc4>)
 8000248:	4622      	mov	r2, r4
 800024a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800024e:	4628      	mov	r0, r5
 8000250:	f001 f850 	bl	80012f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IGN_FIRE_GPIO_Port, IGN_FIRE_Pin, GPIO_PIN_RESET);
 8000254:	4e17      	ldr	r6, [pc, #92]	; (80002b4 <MX_GPIO_Init+0xc8>)
 8000256:	4622      	mov	r2, r4
 8000258:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800025c:	4630      	mov	r0, r6
 800025e:	f001 f849 	bl	80012f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUILD_IN_LED_Pin;
 8000262:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000266:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000268:	f04f 0801 	mov.w	r8, #1
 800026c:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000270:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000272:	2702      	movs	r7, #2
 8000274:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(BUILD_IN_LED_GPIO_Port, &GPIO_InitStruct);
 8000276:	a904      	add	r1, sp, #16
 8000278:	4628      	mov	r0, r5
 800027a:	f000 ff25 	bl	80010c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IGN_TEST_CON_Pin;
 800027e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000282:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000284:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000286:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(IGN_TEST_CON_GPIO_Port, &GPIO_InitStruct);
 8000288:	a904      	add	r1, sp, #16
 800028a:	4628      	mov	r0, r5
 800028c:	f000 ff1c 	bl	80010c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IGN_FIRE_Pin;
 8000290:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000294:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000296:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800029a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800029c:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(IGN_FIRE_GPIO_Port, &GPIO_InitStruct);
 800029e:	a904      	add	r1, sp, #16
 80002a0:	4630      	mov	r0, r6
 80002a2:	f000 ff11 	bl	80010c8 <HAL_GPIO_Init>

}
 80002a6:	b008      	add	sp, #32
 80002a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80002ac:	40021000 	.word	0x40021000
 80002b0:	40011000 	.word	0x40011000
 80002b4:	40010800 	.word	0x40010800

080002b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ba:	b08d      	sub	sp, #52	; 0x34
 80002bc:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
	  HAL_Delay(1000);
 80002be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002c2:	f000 fcf9 	bl	8000cb8 <HAL_Delay>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c6:	f000 fcd3 	bl	8000c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ca:	f000 f90f 	bl	80004ec <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ce:	f7ff ff8d 	bl	80001ec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002d2:	f000 fa13 	bl	80006fc <MX_USART2_UART_Init>
  MX_USB_PCD_Init();
 80002d6:	f000 faf5 	bl	80008c4 <MX_USB_PCD_Init>
  MX_USART3_UART_Init();
 80002da:	f000 fa29 	bl	8000730 <MX_USART3_UART_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 80002de:	4b74      	ldr	r3, [pc, #464]	; (80004b0 <main+0x1f8>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	68da      	ldr	r2, [r3, #12]
 80002e4:	4b72      	ldr	r3, [pc, #456]	; (80004b0 <main+0x1f8>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	f042 0210 	orr.w	r2, r2, #16
 80002ec:	60da      	str	r2, [r3, #12]
  HAL_UART_Receive_DMA(&huart2, (uint8_t*) xbee_rx.mess_loaded, DATA_LENGTH);
 80002ee:	2232      	movs	r2, #50	; 0x32
 80002f0:	4970      	ldr	r1, [pc, #448]	; (80004b4 <main+0x1fc>)
 80002f2:	486f      	ldr	r0, [pc, #444]	; (80004b0 <main+0x1f8>)
 80002f4:	f001 fd66 	bl	8001dc4 <HAL_UART_Receive_DMA>
  xbee_init(&communication, 0x0013A20041C283E5, &huart2); //inicjalizacja modułu xbee
 80002f8:	4b6d      	ldr	r3, [pc, #436]	; (80004b0 <main+0x1f8>)
 80002fa:	9300      	str	r3, [sp, #0]
 80002fc:	a36a      	add	r3, pc, #424	; (adr r3, 80004a8 <main+0x1f0>)
 80002fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000302:	486d      	ldr	r0, [pc, #436]	; (80004b8 <main+0x200>)
 8000304:	f000 fb19 	bl	800093a <xbee_init>
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 8000308:	4b69      	ldr	r3, [pc, #420]	; (80004b0 <main+0x1f8>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	68da      	ldr	r2, [r3, #12]
 800030e:	4b68      	ldr	r3, [pc, #416]	; (80004b0 <main+0x1f8>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	f042 0220 	orr.w	r2, r2, #32
 8000316:	60da      	str	r2, [r3, #12]

  /* USER CODE END 2 */

  /* USER CODE BEGIN WHILE */

  Igniter igniter(IGN_FIRE_GPIO_Port, IGN_FIRE_Pin, IGN_TEST_CON_GPIO_Port, IGN_TEST_CON_Pin);
 8000318:	1d38      	adds	r0, r7, #4
 800031a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800031e:	9300      	str	r3, [sp, #0]
 8000320:	4b66      	ldr	r3, [pc, #408]	; (80004bc <main+0x204>)
 8000322:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000326:	4966      	ldr	r1, [pc, #408]	; (80004c0 <main+0x208>)
 8000328:	f7ff ff1a 	bl	8000160 <_ZN7IgniterC1EP12GPIO_TypeDeftS1_t>


  state currState = Init;
 800032c:	2301      	movs	r3, #1
 800032e:	75fb      	strb	r3, [r7, #23]
  while (1)
  {
	  sprintf(dataOut,"D;S%i;I%i;F%i;", currState, igniter.is_connected(), fired);
 8000330:	7dfc      	ldrb	r4, [r7, #23]
 8000332:	1d3b      	adds	r3, r7, #4
 8000334:	4618      	mov	r0, r3
 8000336:	f7ff ff2d 	bl	8000194 <_ZNK7Igniter12is_connectedEv>
 800033a:	4603      	mov	r3, r0
 800033c:	461a      	mov	r2, r3
 800033e:	4b61      	ldr	r3, [pc, #388]	; (80004c4 <main+0x20c>)
 8000340:	781b      	ldrb	r3, [r3, #0]
 8000342:	9300      	str	r3, [sp, #0]
 8000344:	4613      	mov	r3, r2
 8000346:	4622      	mov	r2, r4
 8000348:	495f      	ldr	r1, [pc, #380]	; (80004c8 <main+0x210>)
 800034a:	4860      	ldr	r0, [pc, #384]	; (80004cc <main+0x214>)
 800034c:	f002 f84c 	bl	80023e8 <siprintf>
	  xbee_transmit_char(communication, dataOut);
 8000350:	4e59      	ldr	r6, [pc, #356]	; (80004b8 <main+0x200>)
 8000352:	4b5e      	ldr	r3, [pc, #376]	; (80004cc <main+0x214>)
 8000354:	9305      	str	r3, [sp, #20]
 8000356:	466d      	mov	r5, sp
 8000358:	f106 0410 	add.w	r4, r6, #16
 800035c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800035e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000360:	6823      	ldr	r3, [r4, #0]
 8000362:	602b      	str	r3, [r5, #0]
 8000364:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000368:	f000 fbad 	bl	8000ac6 <xbee_transmit_char>
	  HAL_Delay(50);
 800036c:	2032      	movs	r0, #50	; 0x32
 800036e:	f000 fca3 	bl	8000cb8 <HAL_Delay>

	  switch(currState){
 8000372:	7dfb      	ldrb	r3, [r7, #23]
 8000374:	3b01      	subs	r3, #1
 8000376:	2b06      	cmp	r3, #6
 8000378:	f200 8092 	bhi.w	80004a0 <main+0x1e8>
 800037c:	a201      	add	r2, pc, #4	; (adr r2, 8000384 <main+0xcc>)
 800037e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000382:	bf00      	nop
 8000384:	080003a1 	.word	0x080003a1
 8000388:	080003bf 	.word	0x080003bf
 800038c:	080003dd 	.word	0x080003dd
 8000390:	08000429 	.word	0x08000429
 8000394:	080004a1 	.word	0x080004a1
 8000398:	0800048f 	.word	0x0800048f
 800039c:	08000499 	.word	0x08000499
		  case Init: //test state		//1:INIT

			  //place for random tests	//
			  if(igniter.is_connected()){
 80003a0:	1d3b      	adds	r3, r7, #4
 80003a2:	4618      	mov	r0, r3
 80003a4:	f7ff fef6 	bl	8000194 <_ZNK7Igniter12is_connectedEv>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d004      	beq.n	80003b8 <main+0x100>
   				  HAL_GPIO_TogglePin(BUILD_IN_LED_GPIO_Port, BUILD_IN_LED_Pin);
 80003ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003b2:	4842      	ldr	r0, [pc, #264]	; (80004bc <main+0x204>)
 80003b4:	f000 ffa4 	bl	8001300 <HAL_GPIO_TogglePin>

			  //strcpy(dataIn, "DINI");	//xd

			  // (end) place for random test //

   			  currState = Idle;
 80003b8:	2302      	movs	r3, #2
 80003ba:	75fb      	strb	r3, [r7, #23]
   			  break;
 80003bc:	e073      	b.n	80004a6 <main+0x1ee>
   		  case Idle:{	//2:IDLE
   			  if(strncmp(dataIn, "DINI", 4) == 0){ // signal == init
 80003be:	2204      	movs	r2, #4
 80003c0:	4943      	ldr	r1, [pc, #268]	; (80004d0 <main+0x218>)
 80003c2:	4844      	ldr	r0, [pc, #272]	; (80004d4 <main+0x21c>)
 80003c4:	f002 f838 	bl	8002438 <strncmp>
 80003c8:	4603      	mov	r3, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d101      	bne.n	80003d2 <main+0x11a>
   				currState = ArmedHard;
 80003ce:	2303      	movs	r3, #3
 80003d0:	75fb      	strb	r3, [r7, #23]
   			  }
   			  HAL_Delay(5000);
 80003d2:	f241 3088 	movw	r0, #5000	; 0x1388
 80003d6:	f000 fc6f 	bl	8000cb8 <HAL_Delay>
   			  break;
 80003da:	e064      	b.n	80004a6 <main+0x1ee>
   		  }
   		  case ArmedHard:{	//3:ARMED(hard)
   			  if(igniter.is_connected() && strncmp(dataIn, "DARM", 4) == 0){ // signal == arm
 80003dc:	1d3b      	adds	r3, r7, #4
 80003de:	4618      	mov	r0, r3
 80003e0:	f7ff fed8 	bl	8000194 <_ZNK7Igniter12is_connectedEv>
 80003e4:	4603      	mov	r3, r0
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d009      	beq.n	80003fe <main+0x146>
 80003ea:	2204      	movs	r2, #4
 80003ec:	493a      	ldr	r1, [pc, #232]	; (80004d8 <main+0x220>)
 80003ee:	4839      	ldr	r0, [pc, #228]	; (80004d4 <main+0x21c>)
 80003f0:	f002 f822 	bl	8002438 <strncmp>
 80003f4:	4603      	mov	r3, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d101      	bne.n	80003fe <main+0x146>
 80003fa:	2301      	movs	r3, #1
 80003fc:	e000      	b.n	8000400 <main+0x148>
 80003fe:	2300      	movs	r3, #0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d002      	beq.n	800040a <main+0x152>
   				currState = ArmedSoft;
 8000404:	2304      	movs	r3, #4
 8000406:	75fb      	strb	r3, [r7, #23]
 8000408:	e009      	b.n	800041e <main+0x166>
   			  }
   			  else if(strncmp (dataIn, "DABR", 4) == 0){	//signal == abort
 800040a:	2204      	movs	r2, #4
 800040c:	4933      	ldr	r1, [pc, #204]	; (80004dc <main+0x224>)
 800040e:	4831      	ldr	r0, [pc, #196]	; (80004d4 <main+0x21c>)
 8000410:	f002 f812 	bl	8002438 <strncmp>
 8000414:	4603      	mov	r3, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d101      	bne.n	800041e <main+0x166>
   				currState = Abort;
 800041a:	2306      	movs	r3, #6
 800041c:	75fb      	strb	r3, [r7, #23]
			  }
   			  HAL_Delay(5000);
 800041e:	f241 3088 	movw	r0, #5000	; 0x1388
 8000422:	f000 fc49 	bl	8000cb8 <HAL_Delay>
   			  break;
 8000426:	e03e      	b.n	80004a6 <main+0x1ee>
   		  }
   		  case ArmedSoft:{	//4:ARMED(soft)
			  if(strncmp (dataIn, "DSTA", 4) == 0){	//signal == fire
 8000428:	2204      	movs	r2, #4
 800042a:	492d      	ldr	r1, [pc, #180]	; (80004e0 <main+0x228>)
 800042c:	4829      	ldr	r0, [pc, #164]	; (80004d4 <main+0x21c>)
 800042e:	f002 f803 	bl	8002438 <strncmp>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d11b      	bne.n	8000470 <main+0x1b8>
				  igniter.FIRE();
 8000438:	1d3b      	adds	r3, r7, #4
 800043a:	4618      	mov	r0, r3
 800043c:	f7ff fec5 	bl	80001ca <_ZN7Igniter4FIREEv>
				  fired = 1;
 8000440:	4b20      	ldr	r3, [pc, #128]	; (80004c4 <main+0x20c>)
 8000442:	2201      	movs	r2, #1
 8000444:	701a      	strb	r2, [r3, #0]
				  sprintf(dataOut,"ASTB");
 8000446:	4927      	ldr	r1, [pc, #156]	; (80004e4 <main+0x22c>)
 8000448:	4820      	ldr	r0, [pc, #128]	; (80004cc <main+0x214>)
 800044a:	f001 ffcd 	bl	80023e8 <siprintf>
				  xbee_transmit_char(communication, dataOut);
 800044e:	4e1a      	ldr	r6, [pc, #104]	; (80004b8 <main+0x200>)
 8000450:	4b1e      	ldr	r3, [pc, #120]	; (80004cc <main+0x214>)
 8000452:	9305      	str	r3, [sp, #20]
 8000454:	466d      	mov	r5, sp
 8000456:	f106 0410 	add.w	r4, r6, #16
 800045a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800045c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800045e:	6823      	ldr	r3, [r4, #0]
 8000460:	602b      	str	r3, [r5, #0]
 8000462:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8000466:	f000 fb2e 	bl	8000ac6 <xbee_transmit_char>
				  currState = End;
 800046a:	2307      	movs	r3, #7
 800046c:	75fb      	strb	r3, [r7, #23]
 800046e:	e009      	b.n	8000484 <main+0x1cc>
			  }
			  else if(strncmp (dataIn, "DABR", 4) == 0){	//signal == abort
 8000470:	2204      	movs	r2, #4
 8000472:	491a      	ldr	r1, [pc, #104]	; (80004dc <main+0x224>)
 8000474:	4817      	ldr	r0, [pc, #92]	; (80004d4 <main+0x21c>)
 8000476:	f001 ffdf 	bl	8002438 <strncmp>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d101      	bne.n	8000484 <main+0x1cc>
				  currState = Abort;
 8000480:	2306      	movs	r3, #6
 8000482:	75fb      	strb	r3, [r7, #23]
			  }
			  HAL_Delay(1000);
 8000484:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000488:	f000 fc16 	bl	8000cb8 <HAL_Delay>
   			  break;
 800048c:	e00b      	b.n	80004a6 <main+0x1ee>
   		  }
   		  case Abort:{	//6:ABORT
   			  HAL_Delay(1000);
 800048e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000492:	f000 fc11 	bl	8000cb8 <HAL_Delay>
   			  break;
 8000496:	e006      	b.n	80004a6 <main+0x1ee>
   		  }
   		  case End:{	//7:END
   			  HAL_Delay(1000000);
 8000498:	4813      	ldr	r0, [pc, #76]	; (80004e8 <main+0x230>)
 800049a:	f000 fc0d 	bl	8000cb8 <HAL_Delay>
   			  break;
 800049e:	e002      	b.n	80004a6 <main+0x1ee>
   		  }
   		  default:{
   			  currState = Abort;
 80004a0:	2306      	movs	r3, #6
 80004a2:	75fb      	strb	r3, [r7, #23]
   			  break;
 80004a4:	bf00      	nop
	  sprintf(dataOut,"D;S%i;I%i;F%i;", currState, igniter.is_connected(), fired);
 80004a6:	e743      	b.n	8000330 <main+0x78>
 80004a8:	41c283e5 	.word	0x41c283e5
 80004ac:	0013a200 	.word	0x0013a200
 80004b0:	20000224 	.word	0x20000224
 80004b4:	20000090 	.word	0x20000090
 80004b8:	2000012c 	.word	0x2000012c
 80004bc:	40011000 	.word	0x40011000
 80004c0:	40010800 	.word	0x40010800
 80004c4:	200000e8 	.word	0x200000e8
 80004c8:	08002b58 	.word	0x08002b58
 80004cc:	2000010c 	.word	0x2000010c
 80004d0:	08002b68 	.word	0x08002b68
 80004d4:	200000ec 	.word	0x200000ec
 80004d8:	08002b70 	.word	0x08002b70
 80004dc:	08002b78 	.word	0x08002b78
 80004e0:	08002b80 	.word	0x08002b80
 80004e4:	08002b88 	.word	0x08002b88
 80004e8:	000f4240 	.word	0x000f4240

080004ec <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b094      	sub	sp, #80	; 0x50
 80004f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80004f6:	2228      	movs	r2, #40	; 0x28
 80004f8:	2100      	movs	r1, #0
 80004fa:	4618      	mov	r0, r3
 80004fc:	f001 feb6 	bl	800226c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000500:	f107 0314 	add.w	r3, r7, #20
 8000504:	2200      	movs	r2, #0
 8000506:	601a      	str	r2, [r3, #0]
 8000508:	605a      	str	r2, [r3, #4]
 800050a:	609a      	str	r2, [r3, #8]
 800050c:	60da      	str	r2, [r3, #12]
 800050e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000510:	1d3b      	adds	r3, r7, #4
 8000512:	2200      	movs	r2, #0
 8000514:	601a      	str	r2, [r3, #0]
 8000516:	605a      	str	r2, [r3, #4]
 8000518:	609a      	str	r2, [r3, #8]
 800051a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800051c:	2301      	movs	r3, #1
 800051e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000520:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000524:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000526:	2300      	movs	r3, #0
 8000528:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800052a:	2301      	movs	r3, #1
 800052c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800052e:	2302      	movs	r3, #2
 8000530:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000532:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000536:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000538:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800053c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000542:	4618      	mov	r0, r3
 8000544:	f000 ff66 	bl	8001414 <HAL_RCC_OscConfig>
 8000548:	4603      	mov	r3, r0
 800054a:	2b00      	cmp	r3, #0
 800054c:	bf14      	ite	ne
 800054e:	2301      	movne	r3, #1
 8000550:	2300      	moveq	r3, #0
 8000552:	b2db      	uxtb	r3, r3
 8000554:	2b00      	cmp	r3, #0
 8000556:	d001      	beq.n	800055c <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8000558:	f000 f870 	bl	800063c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800055c:	230f      	movs	r3, #15
 800055e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000560:	2302      	movs	r3, #2
 8000562:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000564:	2300      	movs	r3, #0
 8000566:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000568:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800056c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800056e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000572:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000574:	f107 0314 	add.w	r3, r7, #20
 8000578:	2101      	movs	r1, #1
 800057a:	4618      	mov	r0, r3
 800057c:	f001 f996 	bl	80018ac <HAL_RCC_ClockConfig>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	bf14      	ite	ne
 8000586:	2301      	movne	r3, #1
 8000588:	2300      	moveq	r3, #0
 800058a:	b2db      	uxtb	r3, r3
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <_Z18SystemClock_Configv+0xa8>
  {
    Error_Handler();
 8000590:	f000 f854 	bl	800063c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000594:	2310      	movs	r3, #16
 8000596:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8000598:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800059c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	4618      	mov	r0, r3
 80005a2:	f001 fa5b 	bl	8001a5c <HAL_RCCEx_PeriphCLKConfig>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	bf14      	ite	ne
 80005ac:	2301      	movne	r3, #1
 80005ae:	2300      	moveq	r3, #0
 80005b0:	b2db      	uxtb	r3, r3
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <_Z18SystemClock_Configv+0xce>
  {
    Error_Handler();
 80005b6:	f000 f841 	bl	800063c <Error_Handler>
  }
}
 80005ba:	bf00      	nop
 80005bc:	3750      	adds	r7, #80	; 0x50
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
	...

080005c4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b084      	sub	sp, #16
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART2){
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a14      	ldr	r2, [pc, #80]	; (8000624 <HAL_UART_RxCpltCallback+0x60>)
 80005d2:	4293      	cmp	r3, r2
 80005d4:	d122      	bne.n	800061c <HAL_UART_RxCpltCallback+0x58>
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 80005d6:	2300      	movs	r3, #0
 80005d8:	60fb      	str	r3, [r7, #12]
 80005da:	4b13      	ldr	r3, [pc, #76]	; (8000628 <HAL_UART_RxCpltCallback+0x64>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	4b11      	ldr	r3, [pc, #68]	; (8000628 <HAL_UART_RxCpltCallback+0x64>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	685b      	ldr	r3, [r3, #4]
 80005e8:	60fb      	str	r3, [r7, #12]
 80005ea:	68fb      	ldr	r3, [r7, #12]
		HAL_UART_DMAStop(&huart2);
 80005ec:	480e      	ldr	r0, [pc, #56]	; (8000628 <HAL_UART_RxCpltCallback+0x64>)
 80005ee:	f001 fc3d 	bl	8001e6c <HAL_UART_DMAStop>

		xbee_receive(); //odebranie całej wiadomości
 80005f2:	f000 fa7f 	bl	8000af4 <xbee_receive>
		if(xbee_rx.data_flag){  //jeżeli wiadomość była danymi to ta zmienna będzie miała wartość 1
 80005f6:	4b0d      	ldr	r3, [pc, #52]	; (800062c <HAL_UART_RxCpltCallback+0x68>)
 80005f8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d008      	beq.n	8000612 <HAL_UART_RxCpltCallback+0x4e>
			TUTAJ WEDLE UZNANIA PRZECHWYTUJECIE DANE KTORE PRZYSZŁY
			macie do dyspozycji tablice 'xbee_rx.data_array' o wielkości 'DATA_ARRAY' - 30, w której są wartości
			jeżeli chcecie zatrzymać te dane musicie skopiować wartości tej tabilicy
			pobranie adresu jest złym pomysłem bo przy każdym odebraniu tablica zmienia swoją zawartosć
			*/
			if(xbee_rx.data_array[0] == 'D'){
 8000600:	4b0a      	ldr	r3, [pc, #40]	; (800062c <HAL_UART_RxCpltCallback+0x68>)
 8000602:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8000606:	2b44      	cmp	r3, #68	; 0x44
 8000608:	d103      	bne.n	8000612 <HAL_UART_RxCpltCallback+0x4e>
				strcpy(dataIn, xbee_rx.data_array);
 800060a:	4909      	ldr	r1, [pc, #36]	; (8000630 <HAL_UART_RxCpltCallback+0x6c>)
 800060c:	4809      	ldr	r0, [pc, #36]	; (8000634 <HAL_UART_RxCpltCallback+0x70>)
 800060e:	f001 ff0b 	bl	8002428 <strcpy>
			}
		}
		//tutaj zmienić tylko huart
		HAL_UART_Receive_DMA(&huart2, (uint8_t*) xbee_rx.mess_loaded, DATA_LENGTH);
 8000612:	2232      	movs	r2, #50	; 0x32
 8000614:	4908      	ldr	r1, [pc, #32]	; (8000638 <HAL_UART_RxCpltCallback+0x74>)
 8000616:	4804      	ldr	r0, [pc, #16]	; (8000628 <HAL_UART_RxCpltCallback+0x64>)
 8000618:	f001 fbd4 	bl	8001dc4 <HAL_UART_Receive_DMA>
	}
}
 800061c:	bf00      	nop
 800061e:	3710      	adds	r7, #16
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	40004400 	.word	0x40004400
 8000628:	20000224 	.word	0x20000224
 800062c:	2000008c 	.word	0x2000008c
 8000630:	200000c2 	.word	0x200000c2
 8000634:	200000ec 	.word	0x200000ec
 8000638:	20000090 	.word	0x20000090

0800063c <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void){
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000640:	b672      	cpsid	i
}
 8000642:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000644:	e7fe      	b.n	8000644 <Error_Handler+0x8>
	...

08000648 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000648:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800064a:	4b0e      	ldr	r3, [pc, #56]	; (8000684 <HAL_MspInit+0x3c>)
 800064c:	699a      	ldr	r2, [r3, #24]
 800064e:	f042 0201 	orr.w	r2, r2, #1
 8000652:	619a      	str	r2, [r3, #24]
 8000654:	699a      	ldr	r2, [r3, #24]
 8000656:	f002 0201 	and.w	r2, r2, #1
 800065a:	9200      	str	r2, [sp, #0]
 800065c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800065e:	69da      	ldr	r2, [r3, #28]
 8000660:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000664:	61da      	str	r2, [r3, #28]
 8000666:	69db      	ldr	r3, [r3, #28]
 8000668:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800066c:	9301      	str	r3, [sp, #4]
 800066e:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000670:	4a05      	ldr	r2, [pc, #20]	; (8000688 <HAL_MspInit+0x40>)
 8000672:	6853      	ldr	r3, [r2, #4]
 8000674:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000678:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800067c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800067e:	b002      	add	sp, #8
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	40021000 	.word	0x40021000
 8000688:	40010000 	.word	0x40010000

0800068c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800068c:	e7fe      	b.n	800068c <NMI_Handler>

0800068e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800068e:	e7fe      	b.n	800068e <HardFault_Handler>

08000690 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000690:	e7fe      	b.n	8000690 <MemManage_Handler>

08000692 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000692:	e7fe      	b.n	8000692 <BusFault_Handler>

08000694 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000694:	e7fe      	b.n	8000694 <UsageFault_Handler>

08000696 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000696:	4770      	bx	lr

08000698 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000698:	4770      	bx	lr

0800069a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800069a:	4770      	bx	lr

0800069c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800069c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800069e:	f000 faf9 	bl	8000c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006a2:	bd08      	pop	{r3, pc}

080006a4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80006a4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80006a6:	4802      	ldr	r0, [pc, #8]	; (80006b0 <DMA1_Channel6_IRQHandler+0xc>)
 80006a8:	f000 fc6e 	bl	8000f88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80006ac:	bd08      	pop	{r3, pc}
 80006ae:	bf00      	nop
 80006b0:	2000015c 	.word	0x2000015c

080006b4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80006b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80006b6:	4802      	ldr	r0, [pc, #8]	; (80006c0 <DMA1_Channel7_IRQHandler+0xc>)
 80006b8:	f000 fc66 	bl	8000f88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80006bc:	bd08      	pop	{r3, pc}
 80006be:	bf00      	nop
 80006c0:	200001e0 	.word	0x200001e0

080006c4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80006c4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80006c6:	4c07      	ldr	r4, [pc, #28]	; (80006e4 <USART2_IRQHandler+0x20>)
 80006c8:	4620      	mov	r0, r4
 80006ca:	f001 fca3 	bl	8002014 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  if(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE))
 80006ce:	6823      	ldr	r3, [r4, #0]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	f013 0f10 	tst.w	r3, #16
 80006d6:	d100      	bne.n	80006da <USART2_IRQHandler+0x16>
	  HAL_UART_RxCpltCallback(&huart2);

  /* USER CODE END USART2_IRQn 1 */
}
 80006d8:	bd10      	pop	{r4, pc}
	  HAL_UART_RxCpltCallback(&huart2);
 80006da:	4620      	mov	r0, r4
 80006dc:	f7ff ff72 	bl	80005c4 <HAL_UART_RxCpltCallback>
}
 80006e0:	e7fa      	b.n	80006d8 <USART2_IRQHandler+0x14>
 80006e2:	bf00      	nop
 80006e4:	20000224 	.word	0x20000224

080006e8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80006e8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80006ea:	4802      	ldr	r0, [pc, #8]	; (80006f4 <USART3_IRQHandler+0xc>)
 80006ec:	f001 fc92 	bl	8002014 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80006f0:	bd08      	pop	{r3, pc}
 80006f2:	bf00      	nop
 80006f4:	200001a0 	.word	0x200001a0

080006f8 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006f8:	4770      	bx	lr
	...

080006fc <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80006fc:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006fe:	480a      	ldr	r0, [pc, #40]	; (8000728 <MX_USART2_UART_Init+0x2c>)
 8000700:	4b0a      	ldr	r3, [pc, #40]	; (800072c <MX_USART2_UART_Init+0x30>)
 8000702:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8000704:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000708:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800070a:	2300      	movs	r3, #0
 800070c:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800070e:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000710:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000712:	220c      	movs	r2, #12
 8000714:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000716:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000718:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800071a:	f001 fab1 	bl	8001c80 <HAL_UART_Init>
 800071e:	b900      	cbnz	r0, 8000722 <MX_USART2_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000720:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000722:	f7ff ff8b 	bl	800063c <Error_Handler>
}
 8000726:	e7fb      	b.n	8000720 <MX_USART2_UART_Init+0x24>
 8000728:	20000224 	.word	0x20000224
 800072c:	40004400 	.word	0x40004400

08000730 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000730:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000732:	480a      	ldr	r0, [pc, #40]	; (800075c <MX_USART3_UART_Init+0x2c>)
 8000734:	4b0a      	ldr	r3, [pc, #40]	; (8000760 <MX_USART3_UART_Init+0x30>)
 8000736:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 8000738:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800073c:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800073e:	2300      	movs	r3, #0
 8000740:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000742:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000744:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000746:	220c      	movs	r2, #12
 8000748:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074a:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800074c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800074e:	f001 fa97 	bl	8001c80 <HAL_UART_Init>
 8000752:	b900      	cbnz	r0, 8000756 <MX_USART3_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000754:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000756:	f7ff ff71 	bl	800063c <Error_Handler>
}
 800075a:	e7fb      	b.n	8000754 <MX_USART3_UART_Init+0x24>
 800075c:	200001a0 	.word	0x200001a0
 8000760:	40004800 	.word	0x40004800

08000764 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000764:	b570      	push	{r4, r5, r6, lr}
 8000766:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000768:	2300      	movs	r3, #0
 800076a:	9304      	str	r3, [sp, #16]
 800076c:	9305      	str	r3, [sp, #20]
 800076e:	9306      	str	r3, [sp, #24]
 8000770:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 8000772:	6803      	ldr	r3, [r0, #0]
 8000774:	4a4a      	ldr	r2, [pc, #296]	; (80008a0 <HAL_UART_MspInit+0x13c>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d004      	beq.n	8000784 <HAL_UART_MspInit+0x20>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 800077a:	4a4a      	ldr	r2, [pc, #296]	; (80008a4 <HAL_UART_MspInit+0x140>)
 800077c:	4293      	cmp	r3, r2
 800077e:	d05c      	beq.n	800083a <HAL_UART_MspInit+0xd6>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000780:	b008      	add	sp, #32
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	4604      	mov	r4, r0
    __HAL_RCC_USART2_CLK_ENABLE();
 8000786:	4b48      	ldr	r3, [pc, #288]	; (80008a8 <HAL_UART_MspInit+0x144>)
 8000788:	69da      	ldr	r2, [r3, #28]
 800078a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800078e:	61da      	str	r2, [r3, #28]
 8000790:	69da      	ldr	r2, [r3, #28]
 8000792:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000796:	9200      	str	r2, [sp, #0]
 8000798:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800079a:	699a      	ldr	r2, [r3, #24]
 800079c:	f042 0204 	orr.w	r2, r2, #4
 80007a0:	619a      	str	r2, [r3, #24]
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	f003 0304 	and.w	r3, r3, #4
 80007a8:	9301      	str	r3, [sp, #4]
 80007aa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80007ac:	2304      	movs	r3, #4
 80007ae:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b0:	2302      	movs	r3, #2
 80007b2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007b4:	2303      	movs	r3, #3
 80007b6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b8:	4e3c      	ldr	r6, [pc, #240]	; (80008ac <HAL_UART_MspInit+0x148>)
 80007ba:	a904      	add	r1, sp, #16
 80007bc:	4630      	mov	r0, r6
 80007be:	f000 fc83 	bl	80010c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80007c2:	2308      	movs	r3, #8
 80007c4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007c6:	2500      	movs	r5, #0
 80007c8:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007cc:	a904      	add	r1, sp, #16
 80007ce:	4630      	mov	r0, r6
 80007d0:	f000 fc7a 	bl	80010c8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80007d4:	4836      	ldr	r0, [pc, #216]	; (80008b0 <HAL_UART_MspInit+0x14c>)
 80007d6:	4b37      	ldr	r3, [pc, #220]	; (80008b4 <HAL_UART_MspInit+0x150>)
 80007d8:	6003      	str	r3, [r0, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007da:	6045      	str	r5, [r0, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80007dc:	6085      	str	r5, [r0, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80007de:	2380      	movs	r3, #128	; 0x80
 80007e0:	60c3      	str	r3, [r0, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007e2:	6105      	str	r5, [r0, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80007e4:	6145      	str	r5, [r0, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80007e6:	6185      	str	r5, [r0, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80007e8:	61c5      	str	r5, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80007ea:	f000 fae1 	bl	8000db0 <HAL_DMA_Init>
 80007ee:	b9f0      	cbnz	r0, 800082e <HAL_UART_MspInit+0xca>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80007f0:	4b2f      	ldr	r3, [pc, #188]	; (80008b0 <HAL_UART_MspInit+0x14c>)
 80007f2:	6363      	str	r3, [r4, #52]	; 0x34
 80007f4:	625c      	str	r4, [r3, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80007f6:	4830      	ldr	r0, [pc, #192]	; (80008b8 <HAL_UART_MspInit+0x154>)
 80007f8:	4b30      	ldr	r3, [pc, #192]	; (80008bc <HAL_UART_MspInit+0x158>)
 80007fa:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80007fc:	2310      	movs	r3, #16
 80007fe:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000800:	2300      	movs	r3, #0
 8000802:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000804:	2280      	movs	r2, #128	; 0x80
 8000806:	60c2      	str	r2, [r0, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000808:	6103      	str	r3, [r0, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800080a:	6143      	str	r3, [r0, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800080c:	6183      	str	r3, [r0, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800080e:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000810:	f000 face 	bl	8000db0 <HAL_DMA_Init>
 8000814:	b970      	cbnz	r0, 8000834 <HAL_UART_MspInit+0xd0>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8000816:	4b28      	ldr	r3, [pc, #160]	; (80008b8 <HAL_UART_MspInit+0x154>)
 8000818:	6323      	str	r3, [r4, #48]	; 0x30
 800081a:	625c      	str	r4, [r3, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800081c:	2200      	movs	r2, #0
 800081e:	4611      	mov	r1, r2
 8000820:	2026      	movs	r0, #38	; 0x26
 8000822:	f000 fa6f 	bl	8000d04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000826:	2026      	movs	r0, #38	; 0x26
 8000828:	f000 fa9e 	bl	8000d68 <HAL_NVIC_EnableIRQ>
 800082c:	e7a8      	b.n	8000780 <HAL_UART_MspInit+0x1c>
      Error_Handler();
 800082e:	f7ff ff05 	bl	800063c <Error_Handler>
 8000832:	e7dd      	b.n	80007f0 <HAL_UART_MspInit+0x8c>
      Error_Handler();
 8000834:	f7ff ff02 	bl	800063c <Error_Handler>
 8000838:	e7ed      	b.n	8000816 <HAL_UART_MspInit+0xb2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800083a:	4b1b      	ldr	r3, [pc, #108]	; (80008a8 <HAL_UART_MspInit+0x144>)
 800083c:	69da      	ldr	r2, [r3, #28]
 800083e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000842:	61da      	str	r2, [r3, #28]
 8000844:	69da      	ldr	r2, [r3, #28]
 8000846:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 800084a:	9202      	str	r2, [sp, #8]
 800084c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800084e:	699a      	ldr	r2, [r3, #24]
 8000850:	f042 0208 	orr.w	r2, r2, #8
 8000854:	619a      	str	r2, [r3, #24]
 8000856:	699b      	ldr	r3, [r3, #24]
 8000858:	f003 0308 	and.w	r3, r3, #8
 800085c:	9303      	str	r3, [sp, #12]
 800085e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000860:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000864:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000866:	2302      	movs	r3, #2
 8000868:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800086a:	2303      	movs	r3, #3
 800086c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800086e:	4d14      	ldr	r5, [pc, #80]	; (80008c0 <HAL_UART_MspInit+0x15c>)
 8000870:	a904      	add	r1, sp, #16
 8000872:	4628      	mov	r0, r5
 8000874:	f000 fc28 	bl	80010c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000878:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800087c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800087e:	2400      	movs	r4, #0
 8000880:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000884:	a904      	add	r1, sp, #16
 8000886:	4628      	mov	r0, r5
 8000888:	f000 fc1e 	bl	80010c8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800088c:	4622      	mov	r2, r4
 800088e:	4621      	mov	r1, r4
 8000890:	2027      	movs	r0, #39	; 0x27
 8000892:	f000 fa37 	bl	8000d04 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000896:	2027      	movs	r0, #39	; 0x27
 8000898:	f000 fa66 	bl	8000d68 <HAL_NVIC_EnableIRQ>
}
 800089c:	e770      	b.n	8000780 <HAL_UART_MspInit+0x1c>
 800089e:	bf00      	nop
 80008a0:	40004400 	.word	0x40004400
 80008a4:	40004800 	.word	0x40004800
 80008a8:	40021000 	.word	0x40021000
 80008ac:	40010800 	.word	0x40010800
 80008b0:	2000015c 	.word	0x2000015c
 80008b4:	4002006c 	.word	0x4002006c
 80008b8:	200001e0 	.word	0x200001e0
 80008bc:	40020080 	.word	0x40020080
 80008c0:	40010c00 	.word	0x40010c00

080008c4 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 80008c4:	b508      	push	{r3, lr}
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80008c6:	4809      	ldr	r0, [pc, #36]	; (80008ec <MX_USB_PCD_Init+0x28>)
 80008c8:	4b09      	ldr	r3, [pc, #36]	; (80008f0 <MX_USB_PCD_Init+0x2c>)
 80008ca:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80008cc:	2308      	movs	r3, #8
 80008ce:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80008d0:	2302      	movs	r3, #2
 80008d2:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80008d4:	2300      	movs	r3, #0
 80008d6:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80008d8:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80008da:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80008dc:	f000 fd19 	bl	8001312 <HAL_PCD_Init>
 80008e0:	b900      	cbnz	r0, 80008e4 <MX_USB_PCD_Init+0x20>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80008e2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80008e4:	f7ff feaa 	bl	800063c <Error_Handler>
}
 80008e8:	e7fb      	b.n	80008e2 <MX_USB_PCD_Init+0x1e>
 80008ea:	bf00      	nop
 80008ec:	20000264 	.word	0x20000264
 80008f0:	40005c00 	.word	0x40005c00

080008f4 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{

  if(pcdHandle->Instance==USB)
 80008f4:	6802      	ldr	r2, [r0, #0]
 80008f6:	4b09      	ldr	r3, [pc, #36]	; (800091c <HAL_PCD_MspInit+0x28>)
 80008f8:	429a      	cmp	r2, r3
 80008fa:	d000      	beq.n	80008fe <HAL_PCD_MspInit+0xa>
 80008fc:	4770      	bx	lr
{
 80008fe:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000900:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 8000904:	69da      	ldr	r2, [r3, #28]
 8000906:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800090a:	61da      	str	r2, [r3, #28]
 800090c:	69db      	ldr	r3, [r3, #28]
 800090e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000912:	9301      	str	r3, [sp, #4]
 8000914:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8000916:	b002      	add	sp, #8
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	40005c00 	.word	0x40005c00

08000920 <xbee_options_init>:


//Wpisanie opcji api do tablicy
//Tutaj bez dynamicznych bo nie ma kiedy zwolnić tablicy
void xbee_options_init(uint8_t *options){
	options[0] = START_BYTE;
 8000920:	237e      	movs	r3, #126	; 0x7e
 8000922:	7003      	strb	r3, [r0, #0]
	options[1] = FRAME_TYPE;
 8000924:	2310      	movs	r3, #16
 8000926:	7043      	strb	r3, [r0, #1]
	options[2] = FRAME_ID ;
 8000928:	2300      	movs	r3, #0
 800092a:	7083      	strb	r3, [r0, #2]
	options[3] = BT_1;
 800092c:	22ff      	movs	r2, #255	; 0xff
 800092e:	70c2      	strb	r2, [r0, #3]
	options[4] = BT_2;
 8000930:	22fe      	movs	r2, #254	; 0xfe
 8000932:	7102      	strb	r2, [r0, #4]
	options[5] = BORDCAST_RADIUS;
 8000934:	7143      	strb	r3, [r0, #5]
	options[6] = OPTIONS;
 8000936:	7183      	strb	r3, [r0, #6]
}
 8000938:	4770      	bx	lr

0800093a <xbee_init>:

//Zamiana adresu na tablice
//Ogólna inicjalizacja xbee
void xbee_init(Xbee *sensor, uint64_t address, UART_HandleTypeDef *uart){
 800093a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800093c:	b083      	sub	sp, #12
 800093e:	4606      	mov	r6, r0
 8000940:	4614      	mov	r4, r2
 8000942:	461f      	mov	r7, r3
	  uint8_t temp[8]; //tablica do wczytania oryginalego adresu;
	  int i, j;

	 sensor->huart = uart;
 8000944:	9b08      	ldr	r3, [sp, #32]
 8000946:	6203      	str	r3, [r0, #32]

	  xbee_options_init(sensor->options); //Inicjalizacja opcji, raz wystarczy
 8000948:	f7ff ffea 	bl	8000920 <xbee_options_init>


	  //to idzie jeszcze poprawic do jednej petli
	  for(i=0; i<8; i++){
 800094c:	7f31      	ldrb	r1, [r6, #28]
 800094e:	f10d 35ff 	add.w	r5, sp, #4294967295
 8000952:	f10d 0307 	add.w	r3, sp, #7
		  temp[i] = address;
 8000956:	b2e2      	uxtb	r2, r4
 8000958:	f805 2f01 	strb.w	r2, [r5, #1]!
		  sensor->checksum += temp[i];
 800095c:	4411      	add	r1, r2
 800095e:	b2c9      	uxtb	r1, r1

		  address /= 0x100;
 8000960:	0a24      	lsrs	r4, r4, #8
 8000962:	ea44 6407 	orr.w	r4, r4, r7, lsl #24
 8000966:	0a3f      	lsrs	r7, r7, #8
	  for(i=0; i<8; i++){
 8000968:	429d      	cmp	r5, r3
 800096a:	d1f4      	bne.n	8000956 <xbee_init+0x1c>
 800096c:	7731      	strb	r1, [r6, #28]
 800096e:	f10d 0207 	add.w	r2, sp, #7
 8000972:	f106 0309 	add.w	r3, r6, #9
 8000976:	3611      	adds	r6, #17
	  }

	  //Wpisanie adresu do tablicy dynamicznej
	  for(i=7, j=0; i>=0; i--, j++){
		  sensor->address[j] = temp[i];
 8000978:	f812 1901 	ldrb.w	r1, [r2], #-1
 800097c:	f803 1b01 	strb.w	r1, [r3], #1
	  for(i=7, j=0; i>=0; i--, j++){
 8000980:	42b3      	cmp	r3, r6
 8000982:	d1f9      	bne.n	8000978 <xbee_init+0x3e>
	  }
}
 8000984:	b003      	add	sp, #12
 8000986:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000988 <xbee_length>:

//Obliczenie długości i wpisanie jej do tablicy
void xbee_length(Xbee *sensor){
	//Pierwszy element dlugosci to 0;
	int l;
	l = 14 + sensor->data_length;
 8000988:	6983      	ldr	r3, [r0, #24]
 800098a:	330e      	adds	r3, #14

	//Tworzymy tablice i wpisujemy wartosci
	sensor->length[0] = l/100;
 800098c:	4904      	ldr	r1, [pc, #16]	; (80009a0 <xbee_length+0x18>)
 800098e:	fb81 2103 	smull	r2, r1, r1, r3
 8000992:	17da      	asrs	r2, r3, #31
 8000994:	ebc2 1261 	rsb	r2, r2, r1, asr #5
 8000998:	71c2      	strb	r2, [r0, #7]
	sensor->length[1] = l;
 800099a:	7203      	strb	r3, [r0, #8]
}
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	51eb851f 	.word	0x51eb851f

080009a4 <xbee_checksum_count>:

//Obliczenie chceksumy
void xbee_checksum_count(Xbee *sensor){
 80009a4:	b410      	push	{r4}
	int i=0;
	for(i=1; i<7; i++){
 80009a6:	7f03      	ldrb	r3, [r0, #28]
 80009a8:	1c42      	adds	r2, r0, #1
 80009aa:	1dc4      	adds	r4, r0, #7
		sensor->checksum += sensor->options[i];
 80009ac:	f812 1b01 	ldrb.w	r1, [r2], #1
 80009b0:	440b      	add	r3, r1
 80009b2:	b2db      	uxtb	r3, r3
	for(i=1; i<7; i++){
 80009b4:	42a2      	cmp	r2, r4
 80009b6:	d1f9      	bne.n	80009ac <xbee_checksum_count+0x8>
 80009b8:	7703      	strb	r3, [r0, #28]
	}
	for(i=0; i<sensor->data_length; i++){
 80009ba:	6983      	ldr	r3, [r0, #24]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	dd0a      	ble.n	80009d6 <xbee_checksum_count+0x32>
		sensor->checksum += sensor->data[i];
 80009c0:	6944      	ldr	r4, [r0, #20]
 80009c2:	1e62      	subs	r2, r4, #1
 80009c4:	441c      	add	r4, r3
 80009c6:	3c01      	subs	r4, #1
 80009c8:	7f03      	ldrb	r3, [r0, #28]
 80009ca:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 80009ce:	440b      	add	r3, r1
 80009d0:	7703      	strb	r3, [r0, #28]
	for(i=0; i<sensor->data_length; i++){
 80009d2:	42a2      	cmp	r2, r4
 80009d4:	d1f8      	bne.n	80009c8 <xbee_checksum_count+0x24>
	}
	sensor->checksum = 0xff - sensor->checksum;
 80009d6:	7f03      	ldrb	r3, [r0, #28]
 80009d8:	43db      	mvns	r3, r3
 80009da:	7703      	strb	r3, [r0, #28]

}
 80009dc:	bc10      	pop	{r4}
 80009de:	4770      	bx	lr

080009e0 <xbee_send>:

//Czy tutaj tworzyc tablice z cala wiadomoscia i wysłać całę odrazu
void xbee_send(Xbee *sensor){
 80009e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80009e4:	4604      	mov	r4, r0
	int i;

		//wyslanie znaku start
		HAL_UART_Transmit(sensor->huart, &sensor->options[0], 1, 100);
 80009e6:	2364      	movs	r3, #100	; 0x64
 80009e8:	2201      	movs	r2, #1
 80009ea:	4601      	mov	r1, r0
 80009ec:	6a00      	ldr	r0, [r0, #32]
 80009ee:	f001 f976 	bl	8001cde <HAL_UART_Transmit>

		//wyslanie dlugosci
		for(i=0; i<2; i++){
			HAL_UART_Transmit(sensor->huart, &sensor->length[i], 1, 100);
 80009f2:	2364      	movs	r3, #100	; 0x64
 80009f4:	2201      	movs	r2, #1
 80009f6:	1de1      	adds	r1, r4, #7
 80009f8:	6a20      	ldr	r0, [r4, #32]
 80009fa:	f001 f970 	bl	8001cde <HAL_UART_Transmit>
 80009fe:	2364      	movs	r3, #100	; 0x64
 8000a00:	2201      	movs	r2, #1
 8000a02:	f104 0108 	add.w	r1, r4, #8
 8000a06:	6a20      	ldr	r0, [r4, #32]
 8000a08:	f001 f969 	bl	8001cde <HAL_UART_Transmit>
		}

		//wyslanie danych klatki
		HAL_UART_Transmit(sensor->huart, &sensor->options[1], 1, 100);
 8000a0c:	2364      	movs	r3, #100	; 0x64
 8000a0e:	2201      	movs	r2, #1
 8000a10:	18a1      	adds	r1, r4, r2
 8000a12:	6a20      	ldr	r0, [r4, #32]
 8000a14:	f001 f963 	bl	8001cde <HAL_UART_Transmit>
		HAL_UART_Transmit(sensor->huart, &sensor->options[2], 1, 100);
 8000a18:	2364      	movs	r3, #100	; 0x64
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	1ca1      	adds	r1, r4, #2
 8000a1e:	6a20      	ldr	r0, [r4, #32]
 8000a20:	f001 f95d 	bl	8001cde <HAL_UART_Transmit>

		//Wyslanie adresu
		for(i=0; i<8; i++){
 8000a24:	f104 0509 	add.w	r5, r4, #9
 8000a28:	f104 0811 	add.w	r8, r4, #17
			HAL_UART_Transmit(sensor->huart, &sensor->address[i], 1, 100);
 8000a2c:	2764      	movs	r7, #100	; 0x64
 8000a2e:	2601      	movs	r6, #1
 8000a30:	463b      	mov	r3, r7
 8000a32:	4632      	mov	r2, r6
 8000a34:	4629      	mov	r1, r5
 8000a36:	6a20      	ldr	r0, [r4, #32]
 8000a38:	f001 f951 	bl	8001cde <HAL_UART_Transmit>
		for(i=0; i<8; i++){
 8000a3c:	3501      	adds	r5, #1
 8000a3e:	4545      	cmp	r5, r8
 8000a40:	d1f6      	bne.n	8000a30 <xbee_send+0x50>
 8000a42:	1ce5      	adds	r5, r4, #3
 8000a44:	f104 0807 	add.w	r8, r4, #7
		}

		//wyslanie reszty opcji
		for(i=3; i<7; i++){
			HAL_UART_Transmit(sensor->huart, &sensor->options[i], 1, 100);
 8000a48:	2764      	movs	r7, #100	; 0x64
 8000a4a:	2601      	movs	r6, #1
 8000a4c:	463b      	mov	r3, r7
 8000a4e:	4632      	mov	r2, r6
 8000a50:	4629      	mov	r1, r5
 8000a52:	6a20      	ldr	r0, [r4, #32]
 8000a54:	f001 f943 	bl	8001cde <HAL_UART_Transmit>
		for(i=3; i<7; i++){
 8000a58:	3501      	adds	r5, #1
 8000a5a:	4545      	cmp	r5, r8
 8000a5c:	d1f6      	bne.n	8000a4c <xbee_send+0x6c>
		}

		//wyslanie danych
		for(i=0; i<sensor->data_length; i++){
 8000a5e:	69a3      	ldr	r3, [r4, #24]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	dd0d      	ble.n	8000a80 <xbee_send+0xa0>
 8000a64:	2500      	movs	r5, #0
			HAL_UART_Transmit(sensor->huart, (uint8_t *) &sensor->data[i], 1, 100);
 8000a66:	2764      	movs	r7, #100	; 0x64
 8000a68:	2601      	movs	r6, #1
 8000a6a:	6961      	ldr	r1, [r4, #20]
 8000a6c:	463b      	mov	r3, r7
 8000a6e:	4632      	mov	r2, r6
 8000a70:	4429      	add	r1, r5
 8000a72:	6a20      	ldr	r0, [r4, #32]
 8000a74:	f001 f933 	bl	8001cde <HAL_UART_Transmit>
		for(i=0; i<sensor->data_length; i++){
 8000a78:	3501      	adds	r5, #1
 8000a7a:	69a3      	ldr	r3, [r4, #24]
 8000a7c:	42ab      	cmp	r3, r5
 8000a7e:	dcf4      	bgt.n	8000a6a <xbee_send+0x8a>
		}

		//wyslanie checksumy
		HAL_UART_Transmit(sensor->huart, &sensor->checksum, 1, 100);
 8000a80:	2364      	movs	r3, #100	; 0x64
 8000a82:	2201      	movs	r2, #1
 8000a84:	f104 011c 	add.w	r1, r4, #28
 8000a88:	6a20      	ldr	r0, [r4, #32]
 8000a8a:	f001 f928 	bl	8001cde <HAL_UART_Transmit>


		//Czyszczenie pamięci
		free(sensor->data);
 8000a8e:	6960      	ldr	r0, [r4, #20]
 8000a90:	f001 fbe4 	bl	800225c <free>
}
 8000a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000a98 <xbee_char_load>:
	xbee_checksum_count(&sensor);
	xbee_send(&sensor);
}

//wczytanie podanych danych do struktury
void xbee_char_load(char *data, Xbee *sensor){
 8000a98:	b570      	push	{r4, r5, r6, lr}
 8000a9a:	4605      	mov	r5, r0
 8000a9c:	460c      	mov	r4, r1
	sensor->data_length = strlen(data); //strlen niby powinien zadziałać bez
 8000a9e:	f7ff fb57 	bl	8000150 <strlen>
 8000aa2:	4606      	mov	r6, r0
 8000aa4:	61a0      	str	r0, [r4, #24]
	sensor->data = (uint8_t*)malloc(sensor->data_length * sizeof(uint8_t));//
 8000aa6:	f001 fbd1 	bl	800224c <malloc>
 8000aaa:	6160      	str	r0, [r4, #20]

	for(int i=0; i<sensor->data_length; ++i){
 8000aac:	2e00      	cmp	r6, #0
 8000aae:	dd09      	ble.n	8000ac4 <xbee_char_load+0x2c>
 8000ab0:	1e68      	subs	r0, r5, #1
 8000ab2:	2300      	movs	r3, #0
		sensor->data[i] = data[i];
 8000ab4:	f810 1f01 	ldrb.w	r1, [r0, #1]!
 8000ab8:	6962      	ldr	r2, [r4, #20]
 8000aba:	54d1      	strb	r1, [r2, r3]
	for(int i=0; i<sensor->data_length; ++i){
 8000abc:	3301      	adds	r3, #1
 8000abe:	69a2      	ldr	r2, [r4, #24]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	dcf7      	bgt.n	8000ab4 <xbee_char_load+0x1c>
	}
}
 8000ac4:	bd70      	pop	{r4, r5, r6, pc}

08000ac6 <xbee_transmit_char>:
void xbee_transmit_char(Xbee sensor, char *data){
 8000ac6:	b084      	sub	sp, #16
 8000ac8:	b508      	push	{r3, lr}
 8000aca:	f10d 0c08 	add.w	ip, sp, #8
 8000ace:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	xbee_char_load(data, &sensor);
 8000ad2:	4661      	mov	r1, ip
 8000ad4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8000ad6:	f7ff ffdf 	bl	8000a98 <xbee_char_load>
	xbee_length(&sensor);
 8000ada:	a802      	add	r0, sp, #8
 8000adc:	f7ff ff54 	bl	8000988 <xbee_length>
	xbee_checksum_count(&sensor);
 8000ae0:	a802      	add	r0, sp, #8
 8000ae2:	f7ff ff5f 	bl	80009a4 <xbee_checksum_count>
	xbee_send(&sensor);
 8000ae6:	a802      	add	r0, sp, #8
 8000ae8:	f7ff ff7a 	bl	80009e0 <xbee_send>
}
 8000aec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr

08000af4 <xbee_receive>:
    return result;
}


///zastanowić się jak sensownie zwracać dane
void xbee_receive(){
 8000af4:	b470      	push	{r4, r5, r6}
	for(int i=0; i<length; i++){
 8000af6:	4b34      	ldr	r3, [pc, #208]	; (8000bc8 <xbee_receive+0xd4>)
 8000af8:	f1a3 0435 	sub.w	r4, r3, #53	; 0x35
 8000afc:	f103 011e 	add.w	r1, r3, #30
		array[i] = 0;
 8000b00:	2200      	movs	r2, #0
 8000b02:	f803 2f01 	strb.w	r2, [r3, #1]!
	for(int i=0; i<length; i++){
 8000b06:	428b      	cmp	r3, r1
 8000b08:	d1fb      	bne.n	8000b02 <xbee_receive+0xe>
	xbee_clear_array(xbee_rx.data_array, DATA_ARRAY);
	xbee_rx.data_flag = 0;
 8000b0a:	4b30      	ldr	r3, [pc, #192]	; (8000bcc <xbee_receive+0xd8>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	//ogarnięcie długości
	xbee_rx.length = (xbee_rx.mess_loaded[1] << 8) + xbee_rx.mess_loaded[2];
 8000b12:	795a      	ldrb	r2, [r3, #5]
 8000b14:	799d      	ldrb	r5, [r3, #6]
 8000b16:	eb05 2502 	add.w	r5, r5, r2, lsl #8
 8000b1a:	601d      	str	r5, [r3, #0]
	//długość całej tablicy
	int mess_length = xbee_rx.length + 3; //3 bo dodajemy 4 elementy ale musimy odjąć jeden bo tablice sa numerowane od 0
 8000b1c:	1cee      	adds	r6, r5, #3


	//sprawdzenie checksum
	for(int i=3; i<mess_length; i++){
 8000b1e:	2e03      	cmp	r6, #3
 8000b20:	dd0e      	ble.n	8000b40 <xbee_receive+0x4c>
 8000b22:	461a      	mov	r2, r3
 8000b24:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8000b28:	3206      	adds	r2, #6
 8000b2a:	1da0      	adds	r0, r4, #6
 8000b2c:	4428      	add	r0, r5
		xbee_rx.checksum += xbee_rx.mess_loaded[i];
 8000b2e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8000b32:	440b      	add	r3, r1
 8000b34:	b2db      	uxtb	r3, r3
	for(int i=3; i<mess_length; i++){
 8000b36:	4282      	cmp	r2, r0
 8000b38:	d1f9      	bne.n	8000b2e <xbee_receive+0x3a>
 8000b3a:	4a24      	ldr	r2, [pc, #144]	; (8000bcc <xbee_receive+0xd8>)
 8000b3c:	f882 3055 	strb.w	r3, [r2, #85]	; 0x55
	}
	xbee_rx.checksum = 0xff - xbee_rx.checksum;
 8000b40:	4a22      	ldr	r2, [pc, #136]	; (8000bcc <xbee_receive+0xd8>)
 8000b42:	f892 3055 	ldrb.w	r3, [r2, #85]	; 0x55
 8000b46:	43db      	mvns	r3, r3
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	f882 3055 	strb.w	r3, [r2, #85]	; 0x55
	//sprawdzenie czy checksum sie zgadza
	if(xbee_rx.checksum != xbee_rx.mess_loaded[mess_length]){
 8000b4e:	4432      	add	r2, r6
 8000b50:	7912      	ldrb	r2, [r2, #4]
 8000b52:	429a      	cmp	r2, r3
 8000b54:	d00e      	beq.n	8000b74 <xbee_receive+0x80>
 8000b56:	4b1e      	ldr	r3, [pc, #120]	; (8000bd0 <xbee_receive+0xdc>)
 8000b58:	f104 0235 	add.w	r2, r4, #53	; 0x35
		array[i] = 0;
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(int i=0; i<length; i++){
 8000b62:	429a      	cmp	r2, r3
 8000b64:	d1fb      	bne.n	8000b5e <xbee_receive+0x6a>
	xbee_rx.length = 0;
 8000b66:	4b19      	ldr	r3, [pc, #100]	; (8000bcc <xbee_receive+0xd8>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
	xbee_rx.checksum = 0;
 8000b6c:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
		//debug
		//xbee_rx.data_array[k] = '\n';
		//xbee_rx.data = xbee_data_convert(xbee_rx.data_array);
	}
	xbee_clear();
}
 8000b70:	bc70      	pop	{r4, r5, r6}
 8000b72:	4770      	bx	lr
	if(xbee_rx.length == 7){
 8000b74:	2d07      	cmp	r5, #7
 8000b76:	d01c      	beq.n	8000bb2 <xbee_receive+0xbe>
		for(i = 15, k = 0; i<mess_length; ++i, ++k){
 8000b78:	2e0f      	cmp	r6, #15
 8000b7a:	dd08      	ble.n	8000b8e <xbee_receive+0x9a>
 8000b7c:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <xbee_receive+0xe0>)
 8000b7e:	1da2      	adds	r2, r4, #6
 8000b80:	4415      	add	r5, r2
			xbee_rx.data_array[k] = xbee_rx.mess_loaded[i];
 8000b82:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8000b86:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		for(i = 15, k = 0; i<mess_length; ++i, ++k){
 8000b8a:	42ab      	cmp	r3, r5
 8000b8c:	d1f9      	bne.n	8000b82 <xbee_receive+0x8e>
		xbee_rx.data_flag = 1;
 8000b8e:	4b0f      	ldr	r3, [pc, #60]	; (8000bcc <xbee_receive+0xd8>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	for(int i=0; i<length; i++){
 8000b96:	4b0e      	ldr	r3, [pc, #56]	; (8000bd0 <xbee_receive+0xdc>)
 8000b98:	f104 0235 	add.w	r2, r4, #53	; 0x35
		array[i] = 0;
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(int i=0; i<length; i++){
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	d1fb      	bne.n	8000b9e <xbee_receive+0xaa>
	xbee_rx.length = 0;
 8000ba6:	4b09      	ldr	r3, [pc, #36]	; (8000bcc <xbee_receive+0xd8>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
	xbee_rx.checksum = 0;
 8000bac:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
}
 8000bb0:	e7de      	b.n	8000b70 <xbee_receive+0x7c>
		if(xbee_rx.mess_loaded[mess_length-1] == 0 && xbee_rx.mess_loaded[mess_length-2] == 0 && xbee_rx.mess_loaded[mess_length-3] == 0){
 8000bb2:	4a06      	ldr	r2, [pc, #24]	; (8000bcc <xbee_receive+0xd8>)
 8000bb4:	7b53      	ldrb	r3, [r2, #13]
 8000bb6:	7b11      	ldrb	r1, [r2, #12]
 8000bb8:	430b      	orrs	r3, r1
 8000bba:	7ad2      	ldrb	r2, [r2, #11]
 8000bbc:	4313      	orrs	r3, r2
 8000bbe:	d1ea      	bne.n	8000b96 <xbee_receive+0xa2>
			xbee_rx.response = 1;
 8000bc0:	4b02      	ldr	r3, [pc, #8]	; (8000bcc <xbee_receive+0xd8>)
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	659a      	str	r2, [r3, #88]	; 0x58
 8000bc6:	e7e6      	b.n	8000b96 <xbee_receive+0xa2>
 8000bc8:	200000c1 	.word	0x200000c1
 8000bcc:	2000008c 	.word	0x2000008c
 8000bd0:	2000008f 	.word	0x2000008f
 8000bd4:	2000009e 	.word	0x2000009e

08000bd8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000bd8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000bda:	e003      	b.n	8000be4 <LoopCopyDataInit>

08000bdc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000bdc:	4b0b      	ldr	r3, [pc, #44]	; (8000c0c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000bde:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000be0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000be2:	3104      	adds	r1, #4

08000be4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000be4:	480a      	ldr	r0, [pc, #40]	; (8000c10 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000be6:	4b0b      	ldr	r3, [pc, #44]	; (8000c14 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000be8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000bea:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000bec:	d3f6      	bcc.n	8000bdc <CopyDataInit>
  ldr r2, =_sbss
 8000bee:	4a0a      	ldr	r2, [pc, #40]	; (8000c18 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000bf0:	e002      	b.n	8000bf8 <LoopFillZerobss>

08000bf2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000bf2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000bf4:	f842 3b04 	str.w	r3, [r2], #4

08000bf8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000bf8:	4b08      	ldr	r3, [pc, #32]	; (8000c1c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000bfa:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000bfc:	d3f9      	bcc.n	8000bf2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000bfe:	f7ff fd7b 	bl	80006f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c02:	f001 faff 	bl	8002204 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c06:	f7ff fb57 	bl	80002b8 <main>
  bx lr
 8000c0a:	4770      	bx	lr
  ldr r3, =_sidata
 8000c0c:	08002bf4 	.word	0x08002bf4
  ldr r0, =_sdata
 8000c10:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000c14:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000c18:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000c1c:	20000564 	.word	0x20000564

08000c20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c20:	e7fe      	b.n	8000c20 <ADC1_2_IRQHandler>
	...

08000c24 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c24:	b510      	push	{r4, lr}
 8000c26:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c28:	4b0e      	ldr	r3, [pc, #56]	; (8000c64 <HAL_InitTick+0x40>)
 8000c2a:	7818      	ldrb	r0, [r3, #0]
 8000c2c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c30:	fbb3 f3f0 	udiv	r3, r3, r0
 8000c34:	4a0c      	ldr	r2, [pc, #48]	; (8000c68 <HAL_InitTick+0x44>)
 8000c36:	6810      	ldr	r0, [r2, #0]
 8000c38:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c3c:	f000 f8a2 	bl	8000d84 <HAL_SYSTICK_Config>
 8000c40:	b968      	cbnz	r0, 8000c5e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c42:	2c0f      	cmp	r4, #15
 8000c44:	d901      	bls.n	8000c4a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000c46:	2001      	movs	r0, #1
 8000c48:	e00a      	b.n	8000c60 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	4621      	mov	r1, r4
 8000c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8000c52:	f000 f857 	bl	8000d04 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c56:	4b05      	ldr	r3, [pc, #20]	; (8000c6c <HAL_InitTick+0x48>)
 8000c58:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	e000      	b.n	8000c60 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000c5e:	2001      	movs	r0, #1
}
 8000c60:	bd10      	pop	{r4, pc}
 8000c62:	bf00      	nop
 8000c64:	20000004 	.word	0x20000004
 8000c68:	20000000 	.word	0x20000000
 8000c6c:	20000008 	.word	0x20000008

08000c70 <HAL_Init>:
{
 8000c70:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c72:	4a07      	ldr	r2, [pc, #28]	; (8000c90 <HAL_Init+0x20>)
 8000c74:	6813      	ldr	r3, [r2, #0]
 8000c76:	f043 0310 	orr.w	r3, r3, #16
 8000c7a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c7c:	2003      	movs	r0, #3
 8000c7e:	f000 f82f 	bl	8000ce0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c82:	2000      	movs	r0, #0
 8000c84:	f7ff ffce 	bl	8000c24 <HAL_InitTick>
  HAL_MspInit();
 8000c88:	f7ff fcde 	bl	8000648 <HAL_MspInit>
}
 8000c8c:	2000      	movs	r0, #0
 8000c8e:	bd08      	pop	{r3, pc}
 8000c90:	40022000 	.word	0x40022000

08000c94 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c94:	4a03      	ldr	r2, [pc, #12]	; (8000ca4 <HAL_IncTick+0x10>)
 8000c96:	6811      	ldr	r1, [r2, #0]
 8000c98:	4b03      	ldr	r3, [pc, #12]	; (8000ca8 <HAL_IncTick+0x14>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	440b      	add	r3, r1
 8000c9e:	6013      	str	r3, [r2, #0]
}
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	20000550 	.word	0x20000550
 8000ca8:	20000004 	.word	0x20000004

08000cac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000cac:	4b01      	ldr	r3, [pc, #4]	; (8000cb4 <HAL_GetTick+0x8>)
 8000cae:	6818      	ldr	r0, [r3, #0]
}
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	20000550 	.word	0x20000550

08000cb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000cbc:	f7ff fff6 	bl	8000cac <HAL_GetTick>
 8000cc0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cc2:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000cc6:	d002      	beq.n	8000cce <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cc8:	4b04      	ldr	r3, [pc, #16]	; (8000cdc <HAL_Delay+0x24>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cce:	f7ff ffed 	bl	8000cac <HAL_GetTick>
 8000cd2:	1b40      	subs	r0, r0, r5
 8000cd4:	42a0      	cmp	r0, r4
 8000cd6:	d3fa      	bcc.n	8000cce <HAL_Delay+0x16>
  {
  }
}
 8000cd8:	bd38      	pop	{r3, r4, r5, pc}
 8000cda:	bf00      	nop
 8000cdc:	20000004 	.word	0x20000004

08000ce0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce0:	4907      	ldr	r1, [pc, #28]	; (8000d00 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000ce2:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ce4:	0203      	lsls	r3, r0, #8
 8000ce6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8000cee:	0412      	lsls	r2, r2, #16
 8000cf0:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cf2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000cfc:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000cfe:	4770      	bx	lr
 8000d00:	e000ed00 	.word	0xe000ed00

08000d04 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d04:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d06:	4b16      	ldr	r3, [pc, #88]	; (8000d60 <HAL_NVIC_SetPriority+0x5c>)
 8000d08:	68db      	ldr	r3, [r3, #12]
 8000d0a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d0e:	f1c3 0407 	rsb	r4, r3, #7
 8000d12:	2c04      	cmp	r4, #4
 8000d14:	bf28      	it	cs
 8000d16:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d18:	1d1d      	adds	r5, r3, #4
 8000d1a:	2d06      	cmp	r5, #6
 8000d1c:	bf8c      	ite	hi
 8000d1e:	3b03      	subhi	r3, #3
 8000d20:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d22:	f04f 35ff 	mov.w	r5, #4294967295
 8000d26:	fa05 f404 	lsl.w	r4, r5, r4
 8000d2a:	ea21 0104 	bic.w	r1, r1, r4
 8000d2e:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d30:	fa05 f303 	lsl.w	r3, r5, r3
 8000d34:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d38:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8000d3a:	2800      	cmp	r0, #0
 8000d3c:	db09      	blt.n	8000d52 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d3e:	0109      	lsls	r1, r1, #4
 8000d40:	b2c9      	uxtb	r1, r1
 8000d42:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000d46:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000d4a:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000d4e:	bc30      	pop	{r4, r5}
 8000d50:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d52:	f000 000f 	and.w	r0, r0, #15
 8000d56:	0109      	lsls	r1, r1, #4
 8000d58:	b2c9      	uxtb	r1, r1
 8000d5a:	4b02      	ldr	r3, [pc, #8]	; (8000d64 <HAL_NVIC_SetPriority+0x60>)
 8000d5c:	5419      	strb	r1, [r3, r0]
 8000d5e:	e7f6      	b.n	8000d4e <HAL_NVIC_SetPriority+0x4a>
 8000d60:	e000ed00 	.word	0xe000ed00
 8000d64:	e000ed14 	.word	0xe000ed14

08000d68 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000d68:	2800      	cmp	r0, #0
 8000d6a:	db08      	blt.n	8000d7e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d6c:	0942      	lsrs	r2, r0, #5
 8000d6e:	f000 001f 	and.w	r0, r0, #31
 8000d72:	2301      	movs	r3, #1
 8000d74:	fa03 f000 	lsl.w	r0, r3, r0
 8000d78:	4b01      	ldr	r3, [pc, #4]	; (8000d80 <HAL_NVIC_EnableIRQ+0x18>)
 8000d7a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000d7e:	4770      	bx	lr
 8000d80:	e000e100 	.word	0xe000e100

08000d84 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d84:	3801      	subs	r0, #1
 8000d86:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d8a:	d20a      	bcs.n	8000da2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d8c:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <HAL_SYSTICK_Config+0x24>)
 8000d8e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d90:	4a06      	ldr	r2, [pc, #24]	; (8000dac <HAL_SYSTICK_Config+0x28>)
 8000d92:	21f0      	movs	r1, #240	; 0xf0
 8000d94:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d98:	2000      	movs	r0, #0
 8000d9a:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d9c:	2207      	movs	r2, #7
 8000d9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000da0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000da2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	e000e010 	.word	0xe000e010
 8000dac:	e000ed00 	.word	0xe000ed00

08000db0 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000db0:	b360      	cbz	r0, 8000e0c <HAL_DMA_Init+0x5c>
{
 8000db2:	b410      	push	{r4}
 8000db4:	4602      	mov	r2, r0
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000db6:	6801      	ldr	r1, [r0, #0]
 8000db8:	4b15      	ldr	r3, [pc, #84]	; (8000e10 <HAL_DMA_Init+0x60>)
 8000dba:	440b      	add	r3, r1
 8000dbc:	4815      	ldr	r0, [pc, #84]	; (8000e14 <HAL_DMA_Init+0x64>)
 8000dbe:	fba0 0303 	umull	r0, r3, r0, r3
 8000dc2:	091b      	lsrs	r3, r3, #4
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000dc8:	4b13      	ldr	r3, [pc, #76]	; (8000e18 <HAL_DMA_Init+0x68>)
 8000dca:	63d3      	str	r3, [r2, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000dcc:	2302      	movs	r3, #2
 8000dce:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000dd2:	6808      	ldr	r0, [r1, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000dd4:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
 8000dd8:	f020 0030 	bic.w	r0, r0, #48	; 0x30
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000ddc:	6853      	ldr	r3, [r2, #4]
 8000dde:	6894      	ldr	r4, [r2, #8]
 8000de0:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000de2:	68d4      	ldr	r4, [r2, #12]
 8000de4:	4323      	orrs	r3, r4
 8000de6:	6914      	ldr	r4, [r2, #16]
 8000de8:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dea:	6954      	ldr	r4, [r2, #20]
 8000dec:	4323      	orrs	r3, r4
 8000dee:	6994      	ldr	r4, [r2, #24]
 8000df0:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8000df2:	69d4      	ldr	r4, [r2, #28]
 8000df4:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8000df6:	4303      	orrs	r3, r0

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000df8:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	6390      	str	r0, [r2, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000dfe:	2301      	movs	r3, #1
 8000e00:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e04:	f882 0020 	strb.w	r0, [r2, #32]

  return HAL_OK;
}
 8000e08:	bc10      	pop	{r4}
 8000e0a:	4770      	bx	lr
    return HAL_ERROR;
 8000e0c:	2001      	movs	r0, #1
}
 8000e0e:	4770      	bx	lr
 8000e10:	bffdfff8 	.word	0xbffdfff8
 8000e14:	cccccccd 	.word	0xcccccccd
 8000e18:	40020000 	.word	0x40020000

08000e1c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e1c:	b470      	push	{r4, r5, r6}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000e1e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8000e22:	2c01      	cmp	r4, #1
 8000e24:	d042      	beq.n	8000eac <HAL_DMA_Start_IT+0x90>
 8000e26:	2401      	movs	r4, #1
 8000e28:	f880 4020 	strb.w	r4, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000e2c:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
 8000e30:	2c01      	cmp	r4, #1
 8000e32:	d005      	beq.n	8000e40 <HAL_DMA_Start_IT+0x24>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000e34:	2300      	movs	r3, #0
 8000e36:	f880 3020 	strb.w	r3, [r0, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000e3a:	2002      	movs	r0, #2
  }    
  return status;
}
 8000e3c:	bc70      	pop	{r4, r5, r6}
 8000e3e:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e40:	2402      	movs	r4, #2
 8000e42:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e46:	2400      	movs	r4, #0
 8000e48:	6384      	str	r4, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8000e4a:	6805      	ldr	r5, [r0, #0]
 8000e4c:	682c      	ldr	r4, [r5, #0]
 8000e4e:	f024 0401 	bic.w	r4, r4, #1
 8000e52:	602c      	str	r4, [r5, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000e54:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8000e56:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8000e58:	2401      	movs	r4, #1
 8000e5a:	40b4      	lsls	r4, r6
 8000e5c:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000e5e:	6804      	ldr	r4, [r0, #0]
 8000e60:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000e62:	6843      	ldr	r3, [r0, #4]
 8000e64:	2b10      	cmp	r3, #16
 8000e66:	d011      	beq.n	8000e8c <HAL_DMA_Start_IT+0x70>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000e68:	6803      	ldr	r3, [r0, #0]
 8000e6a:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000e6c:	6803      	ldr	r3, [r0, #0]
 8000e6e:	60da      	str	r2, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8000e70:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000e72:	b183      	cbz	r3, 8000e96 <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e74:	6802      	ldr	r2, [r0, #0]
 8000e76:	6813      	ldr	r3, [r2, #0]
 8000e78:	f043 030e 	orr.w	r3, r3, #14
 8000e7c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8000e7e:	6802      	ldr	r2, [r0, #0]
 8000e80:	6813      	ldr	r3, [r2, #0]
 8000e82:	f043 0301 	orr.w	r3, r3, #1
 8000e86:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000e88:	2000      	movs	r0, #0
 8000e8a:	e7d7      	b.n	8000e3c <HAL_DMA_Start_IT+0x20>
    hdma->Instance->CPAR = DstAddress;
 8000e8c:	6803      	ldr	r3, [r0, #0]
 8000e8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8000e90:	6803      	ldr	r3, [r0, #0]
 8000e92:	60d9      	str	r1, [r3, #12]
 8000e94:	e7ec      	b.n	8000e70 <HAL_DMA_Start_IT+0x54>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000e96:	6802      	ldr	r2, [r0, #0]
 8000e98:	6813      	ldr	r3, [r2, #0]
 8000e9a:	f023 0304 	bic.w	r3, r3, #4
 8000e9e:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ea0:	6802      	ldr	r2, [r0, #0]
 8000ea2:	6813      	ldr	r3, [r2, #0]
 8000ea4:	f043 030a 	orr.w	r3, r3, #10
 8000ea8:	6013      	str	r3, [r2, #0]
 8000eaa:	e7e8      	b.n	8000e7e <HAL_DMA_Start_IT+0x62>
  __HAL_LOCK(hdma);
 8000eac:	2002      	movs	r0, #2
 8000eae:	e7c5      	b.n	8000e3c <HAL_DMA_Start_IT+0x20>

08000eb0 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000eb0:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d006      	beq.n	8000ec6 <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000eb8:	2304      	movs	r3, #4
 8000eba:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ec6:	6802      	ldr	r2, [r0, #0]
 8000ec8:	6813      	ldr	r3, [r2, #0]
 8000eca:	f023 030e 	bic.w	r3, r3, #14
 8000ece:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8000ed0:	6802      	ldr	r2, [r0, #0]
 8000ed2:	6813      	ldr	r3, [r2, #0]
 8000ed4:	f023 0301 	bic.w	r3, r3, #1
 8000ed8:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000eda:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8000edc:	2201      	movs	r2, #1
 8000ede:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	604b      	str	r3, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8000ee6:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 8000eea:	2300      	movs	r3, #0
 8000eec:	f880 3020 	strb.w	r3, [r0, #32]
  return status; 
 8000ef0:	4618      	mov	r0, r3
}
 8000ef2:	4770      	bx	lr

08000ef4 <HAL_DMA_Abort_IT>:
{  
 8000ef4:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ef6:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d003      	beq.n	8000f06 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000efe:	2304      	movs	r3, #4
 8000f00:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8000f02:	2001      	movs	r0, #1
}
 8000f04:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f06:	6802      	ldr	r2, [r0, #0]
 8000f08:	6813      	ldr	r3, [r2, #0]
 8000f0a:	f023 030e 	bic.w	r3, r3, #14
 8000f0e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8000f10:	6802      	ldr	r2, [r0, #0]
 8000f12:	6813      	ldr	r3, [r2, #0]
 8000f14:	f023 0301 	bic.w	r3, r3, #1
 8000f18:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f1a:	6803      	ldr	r3, [r0, #0]
 8000f1c:	4a18      	ldr	r2, [pc, #96]	; (8000f80 <HAL_DMA_Abort_IT+0x8c>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d013      	beq.n	8000f4a <HAL_DMA_Abort_IT+0x56>
 8000f22:	3214      	adds	r2, #20
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d01e      	beq.n	8000f66 <HAL_DMA_Abort_IT+0x72>
 8000f28:	3214      	adds	r2, #20
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d01d      	beq.n	8000f6a <HAL_DMA_Abort_IT+0x76>
 8000f2e:	3214      	adds	r2, #20
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d01d      	beq.n	8000f70 <HAL_DMA_Abort_IT+0x7c>
 8000f34:	3214      	adds	r2, #20
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d01d      	beq.n	8000f76 <HAL_DMA_Abort_IT+0x82>
 8000f3a:	3214      	adds	r2, #20
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	bf0c      	ite	eq
 8000f40:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 8000f44:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8000f48:	e000      	b.n	8000f4c <HAL_DMA_Abort_IT+0x58>
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	4a0d      	ldr	r2, [pc, #52]	; (8000f84 <HAL_DMA_Abort_IT+0x90>)
 8000f4e:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000f50:	2301      	movs	r3, #1
 8000f52:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8000f56:	2300      	movs	r3, #0
 8000f58:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000f5c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000f5e:	b16b      	cbz	r3, 8000f7c <HAL_DMA_Abort_IT+0x88>
      hdma->XferAbortCallback(hdma);
 8000f60:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000f62:	2000      	movs	r0, #0
 8000f64:	e7ce      	b.n	8000f04 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f66:	2310      	movs	r3, #16
 8000f68:	e7f0      	b.n	8000f4c <HAL_DMA_Abort_IT+0x58>
 8000f6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f6e:	e7ed      	b.n	8000f4c <HAL_DMA_Abort_IT+0x58>
 8000f70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f74:	e7ea      	b.n	8000f4c <HAL_DMA_Abort_IT+0x58>
 8000f76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f7a:	e7e7      	b.n	8000f4c <HAL_DMA_Abort_IT+0x58>
  HAL_StatusTypeDef status = HAL_OK;
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	e7c1      	b.n	8000f04 <HAL_DMA_Abort_IT+0x10>
 8000f80:	40020008 	.word	0x40020008
 8000f84:	40020000 	.word	0x40020000

08000f88 <HAL_DMA_IRQHandler>:
{
 8000f88:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000f8a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8000f8c:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000f8e:	6804      	ldr	r4, [r0, #0]
 8000f90:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000f92:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8000f94:	2304      	movs	r3, #4
 8000f96:	408b      	lsls	r3, r1
 8000f98:	4213      	tst	r3, r2
 8000f9a:	d034      	beq.n	8001006 <HAL_DMA_IRQHandler+0x7e>
 8000f9c:	f015 0f04 	tst.w	r5, #4
 8000fa0:	d031      	beq.n	8001006 <HAL_DMA_IRQHandler+0x7e>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000fa2:	6823      	ldr	r3, [r4, #0]
 8000fa4:	f013 0f20 	tst.w	r3, #32
 8000fa8:	d103      	bne.n	8000fb2 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000faa:	6823      	ldr	r3, [r4, #0]
 8000fac:	f023 0304 	bic.w	r3, r3, #4
 8000fb0:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000fb2:	6803      	ldr	r3, [r0, #0]
 8000fb4:	4a42      	ldr	r2, [pc, #264]	; (80010c0 <HAL_DMA_IRQHandler+0x138>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d013      	beq.n	8000fe2 <HAL_DMA_IRQHandler+0x5a>
 8000fba:	3214      	adds	r2, #20
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d017      	beq.n	8000ff0 <HAL_DMA_IRQHandler+0x68>
 8000fc0:	3214      	adds	r2, #20
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d016      	beq.n	8000ff4 <HAL_DMA_IRQHandler+0x6c>
 8000fc6:	3214      	adds	r2, #20
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d016      	beq.n	8000ffa <HAL_DMA_IRQHandler+0x72>
 8000fcc:	3214      	adds	r2, #20
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d016      	beq.n	8001000 <HAL_DMA_IRQHandler+0x78>
 8000fd2:	3214      	adds	r2, #20
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	bf0c      	ite	eq
 8000fd8:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8000fdc:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8000fe0:	e000      	b.n	8000fe4 <HAL_DMA_IRQHandler+0x5c>
 8000fe2:	2304      	movs	r3, #4
 8000fe4:	4a37      	ldr	r2, [pc, #220]	; (80010c4 <HAL_DMA_IRQHandler+0x13c>)
 8000fe6:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8000fe8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000fea:	b103      	cbz	r3, 8000fee <HAL_DMA_IRQHandler+0x66>
      hdma->XferHalfCpltCallback(hdma);
 8000fec:	4798      	blx	r3
}
 8000fee:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000ff0:	2340      	movs	r3, #64	; 0x40
 8000ff2:	e7f7      	b.n	8000fe4 <HAL_DMA_IRQHandler+0x5c>
 8000ff4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ff8:	e7f4      	b.n	8000fe4 <HAL_DMA_IRQHandler+0x5c>
 8000ffa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ffe:	e7f1      	b.n	8000fe4 <HAL_DMA_IRQHandler+0x5c>
 8001000:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001004:	e7ee      	b.n	8000fe4 <HAL_DMA_IRQHandler+0x5c>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001006:	2302      	movs	r3, #2
 8001008:	408b      	lsls	r3, r1
 800100a:	4213      	tst	r3, r2
 800100c:	d03b      	beq.n	8001086 <HAL_DMA_IRQHandler+0xfe>
 800100e:	f015 0f02 	tst.w	r5, #2
 8001012:	d038      	beq.n	8001086 <HAL_DMA_IRQHandler+0xfe>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001014:	6823      	ldr	r3, [r4, #0]
 8001016:	f013 0f20 	tst.w	r3, #32
 800101a:	d106      	bne.n	800102a <HAL_DMA_IRQHandler+0xa2>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800101c:	6823      	ldr	r3, [r4, #0]
 800101e:	f023 030a 	bic.w	r3, r3, #10
 8001022:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001024:	2301      	movs	r3, #1
 8001026:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800102a:	6803      	ldr	r3, [r0, #0]
 800102c:	4a24      	ldr	r2, [pc, #144]	; (80010c0 <HAL_DMA_IRQHandler+0x138>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d013      	beq.n	800105a <HAL_DMA_IRQHandler+0xd2>
 8001032:	3214      	adds	r2, #20
 8001034:	4293      	cmp	r3, r2
 8001036:	d01b      	beq.n	8001070 <HAL_DMA_IRQHandler+0xe8>
 8001038:	3214      	adds	r2, #20
 800103a:	4293      	cmp	r3, r2
 800103c:	d01a      	beq.n	8001074 <HAL_DMA_IRQHandler+0xec>
 800103e:	3214      	adds	r2, #20
 8001040:	4293      	cmp	r3, r2
 8001042:	d01a      	beq.n	800107a <HAL_DMA_IRQHandler+0xf2>
 8001044:	3214      	adds	r2, #20
 8001046:	4293      	cmp	r3, r2
 8001048:	d01a      	beq.n	8001080 <HAL_DMA_IRQHandler+0xf8>
 800104a:	3214      	adds	r2, #20
 800104c:	4293      	cmp	r3, r2
 800104e:	bf0c      	ite	eq
 8001050:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001054:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001058:	e000      	b.n	800105c <HAL_DMA_IRQHandler+0xd4>
 800105a:	2302      	movs	r3, #2
 800105c:	4a19      	ldr	r2, [pc, #100]	; (80010c4 <HAL_DMA_IRQHandler+0x13c>)
 800105e:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8001060:	2300      	movs	r3, #0
 8001062:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001066:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001068:	2b00      	cmp	r3, #0
 800106a:	d0c0      	beq.n	8000fee <HAL_DMA_IRQHandler+0x66>
      hdma->XferCpltCallback(hdma);
 800106c:	4798      	blx	r3
 800106e:	e7be      	b.n	8000fee <HAL_DMA_IRQHandler+0x66>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001070:	2320      	movs	r3, #32
 8001072:	e7f3      	b.n	800105c <HAL_DMA_IRQHandler+0xd4>
 8001074:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001078:	e7f0      	b.n	800105c <HAL_DMA_IRQHandler+0xd4>
 800107a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800107e:	e7ed      	b.n	800105c <HAL_DMA_IRQHandler+0xd4>
 8001080:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001084:	e7ea      	b.n	800105c <HAL_DMA_IRQHandler+0xd4>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001086:	2308      	movs	r3, #8
 8001088:	fa03 f101 	lsl.w	r1, r3, r1
 800108c:	4211      	tst	r1, r2
 800108e:	d0ae      	beq.n	8000fee <HAL_DMA_IRQHandler+0x66>
 8001090:	f015 0f08 	tst.w	r5, #8
 8001094:	d0ab      	beq.n	8000fee <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001096:	6823      	ldr	r3, [r4, #0]
 8001098:	f023 030e 	bic.w	r3, r3, #14
 800109c:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800109e:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80010a0:	2301      	movs	r3, #1
 80010a2:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80010a4:	fa03 f202 	lsl.w	r2, r3, r2
 80010a8:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80010aa:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80010ac:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80010b0:	2300      	movs	r3, #0
 80010b2:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80010b6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d098      	beq.n	8000fee <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 80010bc:	4798      	blx	r3
  return;
 80010be:	e796      	b.n	8000fee <HAL_DMA_IRQHandler+0x66>
 80010c0:	40020008 	.word	0x40020008
 80010c4:	40020000 	.word	0x40020000

080010c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010cc:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ce:	680f      	ldr	r7, [r1, #0]
 80010d0:	2f00      	cmp	r7, #0
 80010d2:	f000 80f8 	beq.w	80012c6 <HAL_GPIO_Init+0x1fe>
  uint32_t config = 0x00u;
 80010d6:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 80010d8:	4613      	mov	r3, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010da:	f8df c200 	ldr.w	ip, [pc, #512]	; 80012dc <HAL_GPIO_Init+0x214>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80010de:	4d7b      	ldr	r5, [pc, #492]	; (80012cc <HAL_GPIO_Init+0x204>)
      switch (GPIO_Init->Mode)
 80010e0:	4e7b      	ldr	r6, [pc, #492]	; (80012d0 <HAL_GPIO_Init+0x208>)
 80010e2:	f8df e1fc 	ldr.w	lr, [pc, #508]	; 80012e0 <HAL_GPIO_Init+0x218>
 80010e6:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 80012e4 <HAL_GPIO_Init+0x21c>
 80010ea:	e09a      	b.n	8001222 <HAL_GPIO_Init+0x15a>
 80010ec:	2200      	movs	r2, #0
 80010ee:	e01e      	b.n	800112e <HAL_GPIO_Init+0x66>
 80010f0:	42b4      	cmp	r4, r6
 80010f2:	d00c      	beq.n	800110e <HAL_GPIO_Init+0x46>
 80010f4:	d904      	bls.n	8001100 <HAL_GPIO_Init+0x38>
 80010f6:	4574      	cmp	r4, lr
 80010f8:	d009      	beq.n	800110e <HAL_GPIO_Init+0x46>
 80010fa:	4544      	cmp	r4, r8
 80010fc:	d007      	beq.n	800110e <HAL_GPIO_Init+0x46>
 80010fe:	e016      	b.n	800112e <HAL_GPIO_Init+0x66>
 8001100:	4f74      	ldr	r7, [pc, #464]	; (80012d4 <HAL_GPIO_Init+0x20c>)
 8001102:	42bc      	cmp	r4, r7
 8001104:	d003      	beq.n	800110e <HAL_GPIO_Init+0x46>
 8001106:	f507 2770 	add.w	r7, r7, #983040	; 0xf0000
 800110a:	42bc      	cmp	r4, r7
 800110c:	d10b      	bne.n	8001126 <HAL_GPIO_Init+0x5e>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800110e:	688a      	ldr	r2, [r1, #8]
 8001110:	2a00      	cmp	r2, #0
 8001112:	f000 80ca 	beq.w	80012aa <HAL_GPIO_Init+0x1e2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001116:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001118:	bf0c      	ite	eq
 800111a:	f8c0 9010 	streq.w	r9, [r0, #16]
            GPIOx->BRR = ioposition;
 800111e:	f8c0 9014 	strne.w	r9, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001122:	2208      	movs	r2, #8
 8001124:	e003      	b.n	800112e <HAL_GPIO_Init+0x66>
      switch (GPIO_Init->Mode)
 8001126:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 800112a:	42bc      	cmp	r4, r7
 800112c:	d0ef      	beq.n	800110e <HAL_GPIO_Init+0x46>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800112e:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8001132:	f200 80bc 	bhi.w	80012ae <HAL_GPIO_Init+0x1e6>
 8001136:	4607      	mov	r7, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001138:	ea4f 0983 	mov.w	r9, r3, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800113c:	683c      	ldr	r4, [r7, #0]
 800113e:	f04f 0b0f 	mov.w	fp, #15
 8001142:	fa0b fb09 	lsl.w	fp, fp, r9
 8001146:	ea24 040b 	bic.w	r4, r4, fp
 800114a:	fa02 f909 	lsl.w	r9, r2, r9
 800114e:	ea44 0409 	orr.w	r4, r4, r9
 8001152:	603c      	str	r4, [r7, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001154:	684c      	ldr	r4, [r1, #4]
 8001156:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 800115a:	d05d      	beq.n	8001218 <HAL_GPIO_Init+0x150>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800115c:	f8dc 4018 	ldr.w	r4, [ip, #24]
 8001160:	f044 0401 	orr.w	r4, r4, #1
 8001164:	f8cc 4018 	str.w	r4, [ip, #24]
 8001168:	f8dc 4018 	ldr.w	r4, [ip, #24]
 800116c:	f004 0401 	and.w	r4, r4, #1
 8001170:	9401      	str	r4, [sp, #4]
 8001172:	9c01      	ldr	r4, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8001174:	f023 0403 	bic.w	r4, r3, #3
 8001178:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 800117c:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 8001180:	f8d4 9008 	ldr.w	r9, [r4, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001184:	f003 0703 	and.w	r7, r3, #3
 8001188:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 800118c:	270f      	movs	r7, #15
 800118e:	fa07 f70b 	lsl.w	r7, r7, fp
 8001192:	ea29 0907 	bic.w	r9, r9, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001196:	4f50      	ldr	r7, [pc, #320]	; (80012d8 <HAL_GPIO_Init+0x210>)
 8001198:	42b8      	cmp	r0, r7
 800119a:	f000 808e 	beq.w	80012ba <HAL_GPIO_Init+0x1f2>
 800119e:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80011a2:	42b8      	cmp	r0, r7
 80011a4:	f000 808b 	beq.w	80012be <HAL_GPIO_Init+0x1f6>
 80011a8:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80011ac:	42b8      	cmp	r0, r7
 80011ae:	f000 8088 	beq.w	80012c2 <HAL_GPIO_Init+0x1fa>
 80011b2:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80011b6:	42b8      	cmp	r0, r7
 80011b8:	bf0c      	ite	eq
 80011ba:	2703      	moveq	r7, #3
 80011bc:	2704      	movne	r7, #4
 80011be:	fa07 f70b 	lsl.w	r7, r7, fp
 80011c2:	ea47 0709 	orr.w	r7, r7, r9
        AFIO->EXTICR[position >> 2u] = temp;
 80011c6:	60a7      	str	r7, [r4, #8]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011c8:	684c      	ldr	r4, [r1, #4]
 80011ca:	f414 3f80 	tst.w	r4, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80011ce:	682c      	ldr	r4, [r5, #0]
 80011d0:	bf14      	ite	ne
 80011d2:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011d6:	ea24 040a 	biceq.w	r4, r4, sl
 80011da:	602c      	str	r4, [r5, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011dc:	684c      	ldr	r4, [r1, #4]
 80011de:	f414 3f00 	tst.w	r4, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80011e2:	686c      	ldr	r4, [r5, #4]
 80011e4:	bf14      	ite	ne
 80011e6:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80011ea:	ea24 040a 	biceq.w	r4, r4, sl
 80011ee:	606c      	str	r4, [r5, #4]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011f0:	684c      	ldr	r4, [r1, #4]
 80011f2:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80011f6:	68ac      	ldr	r4, [r5, #8]
 80011f8:	bf14      	ite	ne
 80011fa:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80011fe:	ea24 040a 	biceq.w	r4, r4, sl
 8001202:	60ac      	str	r4, [r5, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001204:	684c      	ldr	r4, [r1, #4]
 8001206:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 800120a:	68ec      	ldr	r4, [r5, #12]
 800120c:	bf14      	ite	ne
 800120e:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001212:	ea24 040a 	biceq.w	r4, r4, sl
 8001216:	60ec      	str	r4, [r5, #12]
        }
      }
    }

	position++;
 8001218:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800121a:	680f      	ldr	r7, [r1, #0]
 800121c:	fa37 f403 	lsrs.w	r4, r7, r3
 8001220:	d051      	beq.n	80012c6 <HAL_GPIO_Init+0x1fe>
    ioposition = (0x01uL << position);
 8001222:	f04f 0901 	mov.w	r9, #1
 8001226:	fa09 f903 	lsl.w	r9, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800122a:	ea09 0a07 	and.w	sl, r9, r7
    if (iocurrent == ioposition)
 800122e:	ea39 0407 	bics.w	r4, r9, r7
 8001232:	d1f1      	bne.n	8001218 <HAL_GPIO_Init+0x150>
      switch (GPIO_Init->Mode)
 8001234:	684c      	ldr	r4, [r1, #4]
 8001236:	2c12      	cmp	r4, #18
 8001238:	f63f af5a 	bhi.w	80010f0 <HAL_GPIO_Init+0x28>
 800123c:	2c12      	cmp	r4, #18
 800123e:	f63f af76 	bhi.w	800112e <HAL_GPIO_Init+0x66>
 8001242:	a701      	add	r7, pc, #4	; (adr r7, 8001248 <HAL_GPIO_Init+0x180>)
 8001244:	f857 f024 	ldr.w	pc, [r7, r4, lsl #2]
 8001248:	0800110f 	.word	0x0800110f
 800124c:	08001295 	.word	0x08001295
 8001250:	0800129f 	.word	0x0800129f
 8001254:	080010ed 	.word	0x080010ed
 8001258:	0800112f 	.word	0x0800112f
 800125c:	0800112f 	.word	0x0800112f
 8001260:	0800112f 	.word	0x0800112f
 8001264:	0800112f 	.word	0x0800112f
 8001268:	0800112f 	.word	0x0800112f
 800126c:	0800112f 	.word	0x0800112f
 8001270:	0800112f 	.word	0x0800112f
 8001274:	0800112f 	.word	0x0800112f
 8001278:	0800112f 	.word	0x0800112f
 800127c:	0800112f 	.word	0x0800112f
 8001280:	0800112f 	.word	0x0800112f
 8001284:	0800112f 	.word	0x0800112f
 8001288:	0800112f 	.word	0x0800112f
 800128c:	08001299 	.word	0x08001299
 8001290:	080012a5 	.word	0x080012a5
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001294:	68ca      	ldr	r2, [r1, #12]
          break;
 8001296:	e74a      	b.n	800112e <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001298:	68ca      	ldr	r2, [r1, #12]
 800129a:	3204      	adds	r2, #4
          break;
 800129c:	e747      	b.n	800112e <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800129e:	68ca      	ldr	r2, [r1, #12]
 80012a0:	3208      	adds	r2, #8
          break;
 80012a2:	e744      	b.n	800112e <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80012a4:	68ca      	ldr	r2, [r1, #12]
 80012a6:	320c      	adds	r2, #12
          break;
 80012a8:	e741      	b.n	800112e <HAL_GPIO_Init+0x66>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80012aa:	2204      	movs	r2, #4
 80012ac:	e73f      	b.n	800112e <HAL_GPIO_Init+0x66>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012ae:	1d07      	adds	r7, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80012b0:	ea4f 0983 	mov.w	r9, r3, lsl #2
 80012b4:	f1a9 0920 	sub.w	r9, r9, #32
 80012b8:	e740      	b.n	800113c <HAL_GPIO_Init+0x74>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012ba:	2700      	movs	r7, #0
 80012bc:	e77f      	b.n	80011be <HAL_GPIO_Init+0xf6>
 80012be:	2701      	movs	r7, #1
 80012c0:	e77d      	b.n	80011be <HAL_GPIO_Init+0xf6>
 80012c2:	2702      	movs	r7, #2
 80012c4:	e77b      	b.n	80011be <HAL_GPIO_Init+0xf6>
  }
}
 80012c6:	b003      	add	sp, #12
 80012c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80012cc:	40010400 	.word	0x40010400
 80012d0:	10220000 	.word	0x10220000
 80012d4:	10120000 	.word	0x10120000
 80012d8:	40010800 	.word	0x40010800
 80012dc:	40021000 	.word	0x40021000
 80012e0:	10310000 	.word	0x10310000
 80012e4:	10320000 	.word	0x10320000

080012e8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012e8:	6883      	ldr	r3, [r0, #8]
 80012ea:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80012ec:	bf14      	ite	ne
 80012ee:	2001      	movne	r0, #1
 80012f0:	2000      	moveq	r0, #0
 80012f2:	4770      	bx	lr

080012f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012f4:	b10a      	cbz	r2, 80012fa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012f6:	6101      	str	r1, [r0, #16]
 80012f8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80012fa:	0409      	lsls	r1, r1, #16
 80012fc:	6101      	str	r1, [r0, #16]
  }
}
 80012fe:	4770      	bx	lr

08001300 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001300:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001302:	ea01 0203 	and.w	r2, r1, r3
 8001306:	ea21 0103 	bic.w	r1, r1, r3
 800130a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800130e:	6101      	str	r1, [r0, #16]
}
 8001310:	4770      	bx	lr

08001312 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001312:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001314:	b087      	sub	sp, #28
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001316:	2800      	cmp	r0, #0
 8001318:	d07a      	beq.n	8001410 <HAL_PCD_Init+0xfe>
 800131a:	4605      	mov	r5, r0

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800131c:	f890 32a9 	ldrb.w	r3, [r0, #681]	; 0x2a9
 8001320:	b1db      	cbz	r3, 800135a <HAL_PCD_Init+0x48>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001322:	2303      	movs	r3, #3
 8001324:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001328:	6828      	ldr	r0, [r5, #0]
 800132a:	f000 ff4a 	bl	80021c2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800132e:	462c      	mov	r4, r5
 8001330:	f854 7b10 	ldr.w	r7, [r4], #16
 8001334:	466e      	mov	r6, sp
 8001336:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001338:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800133a:	6823      	ldr	r3, [r4, #0]
 800133c:	6033      	str	r3, [r6, #0]
 800133e:	1d2b      	adds	r3, r5, #4
 8001340:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001342:	4638      	mov	r0, r7
 8001344:	f000 ff36 	bl	80021b4 <USB_CoreInit>
 8001348:	4604      	mov	r4, r0
 800134a:	b158      	cbz	r0, 8001364 <HAL_PCD_Init+0x52>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800134c:	2302      	movs	r3, #2
 800134e:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
    return HAL_ERROR;
 8001352:	2401      	movs	r4, #1
  hpcd->USB_Address = 0U;
  hpcd->State = HAL_PCD_STATE_READY;
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 8001354:	4620      	mov	r0, r4
 8001356:	b007      	add	sp, #28
 8001358:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800135a:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
    HAL_PCD_MspInit(hpcd);
 800135e:	f7ff fac9 	bl	80008f4 <HAL_PCD_MspInit>
 8001362:	e7de      	b.n	8001322 <HAL_PCD_Init+0x10>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001364:	2100      	movs	r1, #0
 8001366:	6828      	ldr	r0, [r5, #0]
 8001368:	f000 ff35 	bl	80021d6 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800136c:	6868      	ldr	r0, [r5, #4]
 800136e:	b388      	cbz	r0, 80013d4 <HAL_PCD_Init+0xc2>
 8001370:	4623      	mov	r3, r4
    hpcd->IN_ep[i].is_in = 1U;
 8001372:	2601      	movs	r6, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001374:	2100      	movs	r1, #0
    hpcd->IN_ep[i].is_in = 1U;
 8001376:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800137a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800137e:	f882 6029 	strb.w	r6, [r2, #41]	; 0x29
    hpcd->IN_ep[i].num = i;
 8001382:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001386:	86d3      	strh	r3, [r2, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001388:	f882 102b 	strb.w	r1, [r2, #43]	; 0x2b
    hpcd->IN_ep[i].maxpacket = 0U;
 800138c:	6391      	str	r1, [r2, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 800138e:	63d1      	str	r1, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 8001390:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8001394:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001398:	6411      	str	r1, [r2, #64]	; 0x40
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800139a:	3301      	adds	r3, #1
 800139c:	b2db      	uxtb	r3, r3
 800139e:	4283      	cmp	r3, r0
 80013a0:	d3e9      	bcc.n	8001376 <HAL_PCD_Init+0x64>
    hpcd->OUT_ep[i].is_in = 0U;
 80013a2:	2200      	movs	r2, #0
 80013a4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80013a8:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80013ac:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
    hpcd->OUT_ep[i].num = i;
 80013b0:	f883 4168 	strb.w	r4, [r3, #360]	; 0x168
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80013b4:	f883 216b 	strb.w	r2, [r3, #363]	; 0x16b
    hpcd->OUT_ep[i].maxpacket = 0U;
 80013b8:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80013bc:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    hpcd->OUT_ep[i].xfer_len = 0U;
 80013c0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80013c4:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80013c8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013cc:	3401      	adds	r4, #1
 80013ce:	b2e4      	uxtb	r4, r4
 80013d0:	4284      	cmp	r4, r0
 80013d2:	d3e7      	bcc.n	80013a4 <HAL_PCD_Init+0x92>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80013d4:	462c      	mov	r4, r5
 80013d6:	f854 7b10 	ldr.w	r7, [r4], #16
 80013da:	466e      	mov	r6, sp
 80013dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013de:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80013e0:	6823      	ldr	r3, [r4, #0]
 80013e2:	6033      	str	r3, [r6, #0]
 80013e4:	1d2b      	adds	r3, r5, #4
 80013e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013e8:	4638      	mov	r0, r7
 80013ea:	f000 fef6 	bl	80021da <USB_DevInit>
 80013ee:	4604      	mov	r4, r0
 80013f0:	b120      	cbz	r0, 80013fc <HAL_PCD_Init+0xea>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80013f2:	2302      	movs	r3, #2
 80013f4:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
    return HAL_ERROR;
 80013f8:	2401      	movs	r4, #1
 80013fa:	e7ab      	b.n	8001354 <HAL_PCD_Init+0x42>
  hpcd->USB_Address = 0U;
 80013fc:	2300      	movs	r3, #0
 80013fe:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001402:	2301      	movs	r3, #1
 8001404:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8001408:	6828      	ldr	r0, [r5, #0]
 800140a:	f000 fef9 	bl	8002200 <USB_DevDisconnect>
  return HAL_OK;
 800140e:	e7a1      	b.n	8001354 <HAL_PCD_Init+0x42>
    return HAL_ERROR;
 8001410:	2401      	movs	r4, #1
 8001412:	e79f      	b.n	8001354 <HAL_PCD_Init+0x42>

08001414 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001414:	2800      	cmp	r0, #0
 8001416:	f000 8201 	beq.w	800181c <HAL_RCC_OscConfig+0x408>
{
 800141a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001422:	6803      	ldr	r3, [r0, #0]
 8001424:	f013 0f01 	tst.w	r3, #1
 8001428:	d02c      	beq.n	8001484 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800142a:	4baa      	ldr	r3, [pc, #680]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f003 030c 	and.w	r3, r3, #12
 8001432:	2b04      	cmp	r3, #4
 8001434:	d01d      	beq.n	8001472 <HAL_RCC_OscConfig+0x5e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001436:	4ba7      	ldr	r3, [pc, #668]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f003 030c 	and.w	r3, r3, #12
 800143e:	2b08      	cmp	r3, #8
 8001440:	d012      	beq.n	8001468 <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001442:	6863      	ldr	r3, [r4, #4]
 8001444:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001448:	d041      	beq.n	80014ce <HAL_RCC_OscConfig+0xba>
 800144a:	2b00      	cmp	r3, #0
 800144c:	d155      	bne.n	80014fa <HAL_RCC_OscConfig+0xe6>
 800144e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001452:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001464:	601a      	str	r2, [r3, #0]
 8001466:	e037      	b.n	80014d8 <HAL_RCC_OscConfig+0xc4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001468:	4b9a      	ldr	r3, [pc, #616]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001470:	d0e7      	beq.n	8001442 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001472:	4b98      	ldr	r3, [pc, #608]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800147a:	d003      	beq.n	8001484 <HAL_RCC_OscConfig+0x70>
 800147c:	6863      	ldr	r3, [r4, #4]
 800147e:	2b00      	cmp	r3, #0
 8001480:	f000 81ce 	beq.w	8001820 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001484:	6823      	ldr	r3, [r4, #0]
 8001486:	f013 0f02 	tst.w	r3, #2
 800148a:	d075      	beq.n	8001578 <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800148c:	4b91      	ldr	r3, [pc, #580]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f013 0f0c 	tst.w	r3, #12
 8001494:	d05f      	beq.n	8001556 <HAL_RCC_OscConfig+0x142>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001496:	4b8f      	ldr	r3, [pc, #572]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f003 030c 	and.w	r3, r3, #12
 800149e:	2b08      	cmp	r3, #8
 80014a0:	d054      	beq.n	800154c <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014a2:	6923      	ldr	r3, [r4, #16]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f000 8089 	beq.w	80015bc <HAL_RCC_OscConfig+0x1a8>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014aa:	4b8b      	ldr	r3, [pc, #556]	; (80016d8 <HAL_RCC_OscConfig+0x2c4>)
 80014ac:	2201      	movs	r2, #1
 80014ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b0:	f7ff fbfc 	bl	8000cac <HAL_GetTick>
 80014b4:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014b6:	4e87      	ldr	r6, [pc, #540]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 80014b8:	6833      	ldr	r3, [r6, #0]
 80014ba:	f013 0f02 	tst.w	r3, #2
 80014be:	d174      	bne.n	80015aa <HAL_RCC_OscConfig+0x196>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014c0:	f7ff fbf4 	bl	8000cac <HAL_GetTick>
 80014c4:	1b40      	subs	r0, r0, r5
 80014c6:	2802      	cmp	r0, #2
 80014c8:	d9f6      	bls.n	80014b8 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_TIMEOUT;
 80014ca:	2003      	movs	r0, #3
 80014cc:	e1ad      	b.n	800182a <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ce:	4a81      	ldr	r2, [pc, #516]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 80014d0:	6813      	ldr	r3, [r2, #0]
 80014d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014d6:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014d8:	6863      	ldr	r3, [r4, #4]
 80014da:	b343      	cbz	r3, 800152e <HAL_RCC_OscConfig+0x11a>
        tickstart = HAL_GetTick();
 80014dc:	f7ff fbe6 	bl	8000cac <HAL_GetTick>
 80014e0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014e2:	4e7c      	ldr	r6, [pc, #496]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 80014e4:	6833      	ldr	r3, [r6, #0]
 80014e6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80014ea:	d1cb      	bne.n	8001484 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014ec:	f7ff fbde 	bl	8000cac <HAL_GetTick>
 80014f0:	1b40      	subs	r0, r0, r5
 80014f2:	2864      	cmp	r0, #100	; 0x64
 80014f4:	d9f6      	bls.n	80014e4 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 80014f6:	2003      	movs	r0, #3
 80014f8:	e197      	b.n	800182a <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014fe:	d009      	beq.n	8001514 <HAL_RCC_OscConfig+0x100>
 8001500:	4b74      	ldr	r3, [pc, #464]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	e7e1      	b.n	80014d8 <HAL_RCC_OscConfig+0xc4>
 8001514:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001518:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 800151c:	681a      	ldr	r2, [r3, #0]
 800151e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001522:	601a      	str	r2, [r3, #0]
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	e7d4      	b.n	80014d8 <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 800152e:	f7ff fbbd 	bl	8000cac <HAL_GetTick>
 8001532:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001534:	4e67      	ldr	r6, [pc, #412]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 8001536:	6833      	ldr	r3, [r6, #0]
 8001538:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800153c:	d0a2      	beq.n	8001484 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800153e:	f7ff fbb5 	bl	8000cac <HAL_GetTick>
 8001542:	1b40      	subs	r0, r0, r5
 8001544:	2864      	cmp	r0, #100	; 0x64
 8001546:	d9f6      	bls.n	8001536 <HAL_RCC_OscConfig+0x122>
            return HAL_TIMEOUT;
 8001548:	2003      	movs	r0, #3
 800154a:	e16e      	b.n	800182a <HAL_RCC_OscConfig+0x416>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800154c:	4b61      	ldr	r3, [pc, #388]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001554:	d1a5      	bne.n	80014a2 <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001556:	4b5f      	ldr	r3, [pc, #380]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f013 0f02 	tst.w	r3, #2
 800155e:	d003      	beq.n	8001568 <HAL_RCC_OscConfig+0x154>
 8001560:	6923      	ldr	r3, [r4, #16]
 8001562:	2b01      	cmp	r3, #1
 8001564:	f040 815e 	bne.w	8001824 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001568:	4a5a      	ldr	r2, [pc, #360]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 800156a:	6813      	ldr	r3, [r2, #0]
 800156c:	6961      	ldr	r1, [r4, #20]
 800156e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001572:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001576:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001578:	6823      	ldr	r3, [r4, #0]
 800157a:	f013 0f08 	tst.w	r3, #8
 800157e:	d03c      	beq.n	80015fa <HAL_RCC_OscConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001580:	69a3      	ldr	r3, [r4, #24]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d04f      	beq.n	8001626 <HAL_RCC_OscConfig+0x212>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001586:	4b55      	ldr	r3, [pc, #340]	; (80016dc <HAL_RCC_OscConfig+0x2c8>)
 8001588:	2201      	movs	r2, #1
 800158a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800158c:	f7ff fb8e 	bl	8000cac <HAL_GetTick>
 8001590:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001592:	4e50      	ldr	r6, [pc, #320]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 8001594:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8001596:	f013 0f02 	tst.w	r3, #2
 800159a:	d121      	bne.n	80015e0 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800159c:	f7ff fb86 	bl	8000cac <HAL_GetTick>
 80015a0:	1b40      	subs	r0, r0, r5
 80015a2:	2802      	cmp	r0, #2
 80015a4:	d9f6      	bls.n	8001594 <HAL_RCC_OscConfig+0x180>
        {
          return HAL_TIMEOUT;
 80015a6:	2003      	movs	r0, #3
 80015a8:	e13f      	b.n	800182a <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015aa:	4a4a      	ldr	r2, [pc, #296]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 80015ac:	6813      	ldr	r3, [r2, #0]
 80015ae:	6961      	ldr	r1, [r4, #20]
 80015b0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80015b4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80015b8:	6013      	str	r3, [r2, #0]
 80015ba:	e7dd      	b.n	8001578 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 80015bc:	4b46      	ldr	r3, [pc, #280]	; (80016d8 <HAL_RCC_OscConfig+0x2c4>)
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015c2:	f7ff fb73 	bl	8000cac <HAL_GetTick>
 80015c6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015c8:	4e42      	ldr	r6, [pc, #264]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 80015ca:	6833      	ldr	r3, [r6, #0]
 80015cc:	f013 0f02 	tst.w	r3, #2
 80015d0:	d0d2      	beq.n	8001578 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015d2:	f7ff fb6b 	bl	8000cac <HAL_GetTick>
 80015d6:	1b40      	subs	r0, r0, r5
 80015d8:	2802      	cmp	r0, #2
 80015da:	d9f6      	bls.n	80015ca <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 80015dc:	2003      	movs	r0, #3
 80015de:	e124      	b.n	800182a <HAL_RCC_OscConfig+0x416>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80015e0:	4b3f      	ldr	r3, [pc, #252]	; (80016e0 <HAL_RCC_OscConfig+0x2cc>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a3f      	ldr	r2, [pc, #252]	; (80016e4 <HAL_RCC_OscConfig+0x2d0>)
 80015e6:	fba2 2303 	umull	r2, r3, r2, r3
 80015ea:	0a5b      	lsrs	r3, r3, #9
 80015ec:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80015ee:	bf00      	nop
  }
  while (Delay --);
 80015f0:	9b01      	ldr	r3, [sp, #4]
 80015f2:	1e5a      	subs	r2, r3, #1
 80015f4:	9201      	str	r2, [sp, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d1f9      	bne.n	80015ee <HAL_RCC_OscConfig+0x1da>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015fa:	6823      	ldr	r3, [r4, #0]
 80015fc:	f013 0f04 	tst.w	r3, #4
 8001600:	f000 809c 	beq.w	800173c <HAL_RCC_OscConfig+0x328>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001604:	4b33      	ldr	r3, [pc, #204]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 8001606:	69db      	ldr	r3, [r3, #28]
 8001608:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800160c:	d11d      	bne.n	800164a <HAL_RCC_OscConfig+0x236>
      __HAL_RCC_PWR_CLK_ENABLE();
 800160e:	4b31      	ldr	r3, [pc, #196]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 8001610:	69da      	ldr	r2, [r3, #28]
 8001612:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001616:	61da      	str	r2, [r3, #28]
 8001618:	69db      	ldr	r3, [r3, #28]
 800161a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 8001622:	2501      	movs	r5, #1
 8001624:	e012      	b.n	800164c <HAL_RCC_OscConfig+0x238>
      __HAL_RCC_LSI_DISABLE();
 8001626:	4b2d      	ldr	r3, [pc, #180]	; (80016dc <HAL_RCC_OscConfig+0x2c8>)
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800162c:	f7ff fb3e 	bl	8000cac <HAL_GetTick>
 8001630:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001632:	4e28      	ldr	r6, [pc, #160]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 8001634:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8001636:	f013 0f02 	tst.w	r3, #2
 800163a:	d0de      	beq.n	80015fa <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800163c:	f7ff fb36 	bl	8000cac <HAL_GetTick>
 8001640:	1b40      	subs	r0, r0, r5
 8001642:	2802      	cmp	r0, #2
 8001644:	d9f6      	bls.n	8001634 <HAL_RCC_OscConfig+0x220>
          return HAL_TIMEOUT;
 8001646:	2003      	movs	r0, #3
 8001648:	e0ef      	b.n	800182a <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 800164a:	2500      	movs	r5, #0
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800164c:	4b26      	ldr	r3, [pc, #152]	; (80016e8 <HAL_RCC_OscConfig+0x2d4>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001654:	d011      	beq.n	800167a <HAL_RCC_OscConfig+0x266>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001656:	68e3      	ldr	r3, [r4, #12]
 8001658:	2b01      	cmp	r3, #1
 800165a:	d022      	beq.n	80016a2 <HAL_RCC_OscConfig+0x28e>
 800165c:	2b00      	cmp	r3, #0
 800165e:	d145      	bne.n	80016ec <HAL_RCC_OscConfig+0x2d8>
 8001660:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001664:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001668:	6a1a      	ldr	r2, [r3, #32]
 800166a:	f022 0201 	bic.w	r2, r2, #1
 800166e:	621a      	str	r2, [r3, #32]
 8001670:	6a1a      	ldr	r2, [r3, #32]
 8001672:	f022 0204 	bic.w	r2, r2, #4
 8001676:	621a      	str	r2, [r3, #32]
 8001678:	e018      	b.n	80016ac <HAL_RCC_OscConfig+0x298>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800167a:	4a1b      	ldr	r2, [pc, #108]	; (80016e8 <HAL_RCC_OscConfig+0x2d4>)
 800167c:	6813      	ldr	r3, [r2, #0]
 800167e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001682:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001684:	f7ff fb12 	bl	8000cac <HAL_GetTick>
 8001688:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800168a:	4f17      	ldr	r7, [pc, #92]	; (80016e8 <HAL_RCC_OscConfig+0x2d4>)
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001692:	d1e0      	bne.n	8001656 <HAL_RCC_OscConfig+0x242>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001694:	f7ff fb0a 	bl	8000cac <HAL_GetTick>
 8001698:	1b80      	subs	r0, r0, r6
 800169a:	2864      	cmp	r0, #100	; 0x64
 800169c:	d9f6      	bls.n	800168c <HAL_RCC_OscConfig+0x278>
          return HAL_TIMEOUT;
 800169e:	2003      	movs	r0, #3
 80016a0:	e0c3      	b.n	800182a <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016a2:	4a0c      	ldr	r2, [pc, #48]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
 80016a4:	6a13      	ldr	r3, [r2, #32]
 80016a6:	f043 0301 	orr.w	r3, r3, #1
 80016aa:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016ac:	68e3      	ldr	r3, [r4, #12]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d032      	beq.n	8001718 <HAL_RCC_OscConfig+0x304>
      tickstart = HAL_GetTick();
 80016b2:	f7ff fafb 	bl	8000cac <HAL_GetTick>
 80016b6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b8:	4f06      	ldr	r7, [pc, #24]	; (80016d4 <HAL_RCC_OscConfig+0x2c0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016ba:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016be:	6a3b      	ldr	r3, [r7, #32]
 80016c0:	f013 0f02 	tst.w	r3, #2
 80016c4:	d139      	bne.n	800173a <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016c6:	f7ff faf1 	bl	8000cac <HAL_GetTick>
 80016ca:	1b80      	subs	r0, r0, r6
 80016cc:	4540      	cmp	r0, r8
 80016ce:	d9f6      	bls.n	80016be <HAL_RCC_OscConfig+0x2aa>
          return HAL_TIMEOUT;
 80016d0:	2003      	movs	r0, #3
 80016d2:	e0aa      	b.n	800182a <HAL_RCC_OscConfig+0x416>
 80016d4:	40021000 	.word	0x40021000
 80016d8:	42420000 	.word	0x42420000
 80016dc:	42420480 	.word	0x42420480
 80016e0:	20000000 	.word	0x20000000
 80016e4:	10624dd3 	.word	0x10624dd3
 80016e8:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016ec:	2b05      	cmp	r3, #5
 80016ee:	d009      	beq.n	8001704 <HAL_RCC_OscConfig+0x2f0>
 80016f0:	4b51      	ldr	r3, [pc, #324]	; (8001838 <HAL_RCC_OscConfig+0x424>)
 80016f2:	6a1a      	ldr	r2, [r3, #32]
 80016f4:	f022 0201 	bic.w	r2, r2, #1
 80016f8:	621a      	str	r2, [r3, #32]
 80016fa:	6a1a      	ldr	r2, [r3, #32]
 80016fc:	f022 0204 	bic.w	r2, r2, #4
 8001700:	621a      	str	r2, [r3, #32]
 8001702:	e7d3      	b.n	80016ac <HAL_RCC_OscConfig+0x298>
 8001704:	4b4c      	ldr	r3, [pc, #304]	; (8001838 <HAL_RCC_OscConfig+0x424>)
 8001706:	6a1a      	ldr	r2, [r3, #32]
 8001708:	f042 0204 	orr.w	r2, r2, #4
 800170c:	621a      	str	r2, [r3, #32]
 800170e:	6a1a      	ldr	r2, [r3, #32]
 8001710:	f042 0201 	orr.w	r2, r2, #1
 8001714:	621a      	str	r2, [r3, #32]
 8001716:	e7c9      	b.n	80016ac <HAL_RCC_OscConfig+0x298>
      tickstart = HAL_GetTick();
 8001718:	f7ff fac8 	bl	8000cac <HAL_GetTick>
 800171c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800171e:	4f46      	ldr	r7, [pc, #280]	; (8001838 <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001720:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001724:	6a3b      	ldr	r3, [r7, #32]
 8001726:	f013 0f02 	tst.w	r3, #2
 800172a:	d006      	beq.n	800173a <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800172c:	f7ff fabe 	bl	8000cac <HAL_GetTick>
 8001730:	1b80      	subs	r0, r0, r6
 8001732:	4540      	cmp	r0, r8
 8001734:	d9f6      	bls.n	8001724 <HAL_RCC_OscConfig+0x310>
          return HAL_TIMEOUT;
 8001736:	2003      	movs	r0, #3
 8001738:	e077      	b.n	800182a <HAL_RCC_OscConfig+0x416>
    if (pwrclkchanged == SET)
 800173a:	b9e5      	cbnz	r5, 8001776 <HAL_RCC_OscConfig+0x362>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800173c:	69e3      	ldr	r3, [r4, #28]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d072      	beq.n	8001828 <HAL_RCC_OscConfig+0x414>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001742:	4a3d      	ldr	r2, [pc, #244]	; (8001838 <HAL_RCC_OscConfig+0x424>)
 8001744:	6852      	ldr	r2, [r2, #4]
 8001746:	f002 020c 	and.w	r2, r2, #12
 800174a:	2a08      	cmp	r2, #8
 800174c:	d056      	beq.n	80017fc <HAL_RCC_OscConfig+0x3e8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800174e:	2b02      	cmp	r3, #2
 8001750:	d017      	beq.n	8001782 <HAL_RCC_OscConfig+0x36e>
        __HAL_RCC_PLL_DISABLE();
 8001752:	4b3a      	ldr	r3, [pc, #232]	; (800183c <HAL_RCC_OscConfig+0x428>)
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001758:	f7ff faa8 	bl	8000cac <HAL_GetTick>
 800175c:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800175e:	4d36      	ldr	r5, [pc, #216]	; (8001838 <HAL_RCC_OscConfig+0x424>)
 8001760:	682b      	ldr	r3, [r5, #0]
 8001762:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001766:	d047      	beq.n	80017f8 <HAL_RCC_OscConfig+0x3e4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001768:	f7ff faa0 	bl	8000cac <HAL_GetTick>
 800176c:	1b00      	subs	r0, r0, r4
 800176e:	2802      	cmp	r0, #2
 8001770:	d9f6      	bls.n	8001760 <HAL_RCC_OscConfig+0x34c>
            return HAL_TIMEOUT;
 8001772:	2003      	movs	r0, #3
 8001774:	e059      	b.n	800182a <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001776:	4a30      	ldr	r2, [pc, #192]	; (8001838 <HAL_RCC_OscConfig+0x424>)
 8001778:	69d3      	ldr	r3, [r2, #28]
 800177a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800177e:	61d3      	str	r3, [r2, #28]
 8001780:	e7dc      	b.n	800173c <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_PLL_DISABLE();
 8001782:	4b2e      	ldr	r3, [pc, #184]	; (800183c <HAL_RCC_OscConfig+0x428>)
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001788:	f7ff fa90 	bl	8000cac <HAL_GetTick>
 800178c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800178e:	4e2a      	ldr	r6, [pc, #168]	; (8001838 <HAL_RCC_OscConfig+0x424>)
 8001790:	6833      	ldr	r3, [r6, #0]
 8001792:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001796:	d006      	beq.n	80017a6 <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001798:	f7ff fa88 	bl	8000cac <HAL_GetTick>
 800179c:	1b40      	subs	r0, r0, r5
 800179e:	2802      	cmp	r0, #2
 80017a0:	d9f6      	bls.n	8001790 <HAL_RCC_OscConfig+0x37c>
            return HAL_TIMEOUT;
 80017a2:	2003      	movs	r0, #3
 80017a4:	e041      	b.n	800182a <HAL_RCC_OscConfig+0x416>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017a6:	6a23      	ldr	r3, [r4, #32]
 80017a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017ac:	d01a      	beq.n	80017e4 <HAL_RCC_OscConfig+0x3d0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017ae:	4922      	ldr	r1, [pc, #136]	; (8001838 <HAL_RCC_OscConfig+0x424>)
 80017b0:	684a      	ldr	r2, [r1, #4]
 80017b2:	6a23      	ldr	r3, [r4, #32]
 80017b4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80017b6:	4303      	orrs	r3, r0
 80017b8:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80017bc:	4313      	orrs	r3, r2
 80017be:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 80017c0:	4b1e      	ldr	r3, [pc, #120]	; (800183c <HAL_RCC_OscConfig+0x428>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017c6:	f7ff fa71 	bl	8000cac <HAL_GetTick>
 80017ca:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017cc:	4d1a      	ldr	r5, [pc, #104]	; (8001838 <HAL_RCC_OscConfig+0x424>)
 80017ce:	682b      	ldr	r3, [r5, #0]
 80017d0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80017d4:	d10e      	bne.n	80017f4 <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017d6:	f7ff fa69 	bl	8000cac <HAL_GetTick>
 80017da:	1b00      	subs	r0, r0, r4
 80017dc:	2802      	cmp	r0, #2
 80017de:	d9f6      	bls.n	80017ce <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 80017e0:	2003      	movs	r0, #3
 80017e2:	e022      	b.n	800182a <HAL_RCC_OscConfig+0x416>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017e4:	4a14      	ldr	r2, [pc, #80]	; (8001838 <HAL_RCC_OscConfig+0x424>)
 80017e6:	6853      	ldr	r3, [r2, #4]
 80017e8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80017ec:	68a1      	ldr	r1, [r4, #8]
 80017ee:	430b      	orrs	r3, r1
 80017f0:	6053      	str	r3, [r2, #4]
 80017f2:	e7dc      	b.n	80017ae <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 80017f4:	2000      	movs	r0, #0
 80017f6:	e018      	b.n	800182a <HAL_RCC_OscConfig+0x416>
 80017f8:	2000      	movs	r0, #0
 80017fa:	e016      	b.n	800182a <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d017      	beq.n	8001830 <HAL_RCC_OscConfig+0x41c>
        pll_config = RCC->CFGR;
 8001800:	4b0d      	ldr	r3, [pc, #52]	; (8001838 <HAL_RCC_OscConfig+0x424>)
 8001802:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001804:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8001808:	6a22      	ldr	r2, [r4, #32]
 800180a:	4291      	cmp	r1, r2
 800180c:	d112      	bne.n	8001834 <HAL_RCC_OscConfig+0x420>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800180e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001812:	6a60      	ldr	r0, [r4, #36]	; 0x24
        return HAL_ERROR;
 8001814:	1a18      	subs	r0, r3, r0
 8001816:	bf18      	it	ne
 8001818:	2001      	movne	r0, #1
 800181a:	e006      	b.n	800182a <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 800181c:	2001      	movs	r0, #1
}
 800181e:	4770      	bx	lr
        return HAL_ERROR;
 8001820:	2001      	movs	r0, #1
 8001822:	e002      	b.n	800182a <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 8001824:	2001      	movs	r0, #1
 8001826:	e000      	b.n	800182a <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 8001828:	2000      	movs	r0, #0
}
 800182a:	b002      	add	sp, #8
 800182c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 8001830:	2001      	movs	r0, #1
 8001832:	e7fa      	b.n	800182a <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 8001834:	2001      	movs	r0, #1
 8001836:	e7f8      	b.n	800182a <HAL_RCC_OscConfig+0x416>
 8001838:	40021000 	.word	0x40021000
 800183c:	42420060 	.word	0x42420060

08001840 <HAL_RCC_GetSysClockFreq>:
{
 8001840:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001842:	4b16      	ldr	r3, [pc, #88]	; (800189c <HAL_RCC_GetSysClockFreq+0x5c>)
 8001844:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001846:	f10d 0c18 	add.w	ip, sp, #24
 800184a:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800184e:	f240 2301 	movw	r3, #513	; 0x201
 8001852:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8001856:	4b12      	ldr	r3, [pc, #72]	; (80018a0 <HAL_RCC_GetSysClockFreq+0x60>)
 8001858:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800185a:	f003 020c 	and.w	r2, r3, #12
 800185e:	2a08      	cmp	r2, #8
 8001860:	d002      	beq.n	8001868 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 8001862:	4810      	ldr	r0, [pc, #64]	; (80018a4 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8001864:	b006      	add	sp, #24
 8001866:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001868:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800186c:	4462      	add	r2, ip
 800186e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001872:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001876:	d00c      	beq.n	8001892 <HAL_RCC_GetSysClockFreq+0x52>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001878:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <HAL_RCC_GetSysClockFreq+0x60>)
 800187a:	685b      	ldr	r3, [r3, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800187c:	4809      	ldr	r0, [pc, #36]	; (80018a4 <HAL_RCC_GetSysClockFreq+0x64>)
 800187e:	fb00 f002 	mul.w	r0, r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001882:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8001886:	4463      	add	r3, ip
 8001888:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800188c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001890:	e7e8      	b.n	8001864 <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001892:	4805      	ldr	r0, [pc, #20]	; (80018a8 <HAL_RCC_GetSysClockFreq+0x68>)
 8001894:	fb00 f002 	mul.w	r0, r0, r2
 8001898:	e7e4      	b.n	8001864 <HAL_RCC_GetSysClockFreq+0x24>
 800189a:	bf00      	nop
 800189c:	08002ba8 	.word	0x08002ba8
 80018a0:	40021000 	.word	0x40021000
 80018a4:	007a1200 	.word	0x007a1200
 80018a8:	003d0900 	.word	0x003d0900

080018ac <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80018ac:	2800      	cmp	r0, #0
 80018ae:	f000 80a2 	beq.w	80019f6 <HAL_RCC_ClockConfig+0x14a>
{
 80018b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018b6:	460d      	mov	r5, r1
 80018b8:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018ba:	4b53      	ldr	r3, [pc, #332]	; (8001a08 <HAL_RCC_ClockConfig+0x15c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0307 	and.w	r3, r3, #7
 80018c2:	428b      	cmp	r3, r1
 80018c4:	d20b      	bcs.n	80018de <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018c6:	4a50      	ldr	r2, [pc, #320]	; (8001a08 <HAL_RCC_ClockConfig+0x15c>)
 80018c8:	6813      	ldr	r3, [r2, #0]
 80018ca:	f023 0307 	bic.w	r3, r3, #7
 80018ce:	430b      	orrs	r3, r1
 80018d0:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018d2:	6813      	ldr	r3, [r2, #0]
 80018d4:	f003 0307 	and.w	r3, r3, #7
 80018d8:	428b      	cmp	r3, r1
 80018da:	f040 808e 	bne.w	80019fa <HAL_RCC_ClockConfig+0x14e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018de:	6823      	ldr	r3, [r4, #0]
 80018e0:	f013 0f02 	tst.w	r3, #2
 80018e4:	d017      	beq.n	8001916 <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e6:	f013 0f04 	tst.w	r3, #4
 80018ea:	d004      	beq.n	80018f6 <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018ec:	4a47      	ldr	r2, [pc, #284]	; (8001a0c <HAL_RCC_ClockConfig+0x160>)
 80018ee:	6853      	ldr	r3, [r2, #4]
 80018f0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80018f4:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018f6:	6823      	ldr	r3, [r4, #0]
 80018f8:	f013 0f08 	tst.w	r3, #8
 80018fc:	d004      	beq.n	8001908 <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018fe:	4a43      	ldr	r2, [pc, #268]	; (8001a0c <HAL_RCC_ClockConfig+0x160>)
 8001900:	6853      	ldr	r3, [r2, #4]
 8001902:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001906:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001908:	4a40      	ldr	r2, [pc, #256]	; (8001a0c <HAL_RCC_ClockConfig+0x160>)
 800190a:	6853      	ldr	r3, [r2, #4]
 800190c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001910:	68a1      	ldr	r1, [r4, #8]
 8001912:	430b      	orrs	r3, r1
 8001914:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001916:	6823      	ldr	r3, [r4, #0]
 8001918:	f013 0f01 	tst.w	r3, #1
 800191c:	d031      	beq.n	8001982 <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800191e:	6862      	ldr	r2, [r4, #4]
 8001920:	2a01      	cmp	r2, #1
 8001922:	d020      	beq.n	8001966 <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001924:	2a02      	cmp	r2, #2
 8001926:	d025      	beq.n	8001974 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001928:	4b38      	ldr	r3, [pc, #224]	; (8001a0c <HAL_RCC_ClockConfig+0x160>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f013 0f02 	tst.w	r3, #2
 8001930:	d065      	beq.n	80019fe <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001932:	4936      	ldr	r1, [pc, #216]	; (8001a0c <HAL_RCC_ClockConfig+0x160>)
 8001934:	684b      	ldr	r3, [r1, #4]
 8001936:	f023 0303 	bic.w	r3, r3, #3
 800193a:	4313      	orrs	r3, r2
 800193c:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 800193e:	f7ff f9b5 	bl	8000cac <HAL_GetTick>
 8001942:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001944:	4f31      	ldr	r7, [pc, #196]	; (8001a0c <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001946:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f003 030c 	and.w	r3, r3, #12
 8001950:	6862      	ldr	r2, [r4, #4]
 8001952:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001956:	d014      	beq.n	8001982 <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001958:	f7ff f9a8 	bl	8000cac <HAL_GetTick>
 800195c:	1b80      	subs	r0, r0, r6
 800195e:	4540      	cmp	r0, r8
 8001960:	d9f3      	bls.n	800194a <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 8001962:	2003      	movs	r0, #3
 8001964:	e045      	b.n	80019f2 <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001966:	4b29      	ldr	r3, [pc, #164]	; (8001a0c <HAL_RCC_ClockConfig+0x160>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800196e:	d1e0      	bne.n	8001932 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8001970:	2001      	movs	r0, #1
 8001972:	e03e      	b.n	80019f2 <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001974:	4b25      	ldr	r3, [pc, #148]	; (8001a0c <HAL_RCC_ClockConfig+0x160>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800197c:	d1d9      	bne.n	8001932 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 800197e:	2001      	movs	r0, #1
 8001980:	e037      	b.n	80019f2 <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001982:	4b21      	ldr	r3, [pc, #132]	; (8001a08 <HAL_RCC_ClockConfig+0x15c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	42ab      	cmp	r3, r5
 800198c:	d90a      	bls.n	80019a4 <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800198e:	4a1e      	ldr	r2, [pc, #120]	; (8001a08 <HAL_RCC_ClockConfig+0x15c>)
 8001990:	6813      	ldr	r3, [r2, #0]
 8001992:	f023 0307 	bic.w	r3, r3, #7
 8001996:	432b      	orrs	r3, r5
 8001998:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800199a:	6813      	ldr	r3, [r2, #0]
 800199c:	f003 0307 	and.w	r3, r3, #7
 80019a0:	42ab      	cmp	r3, r5
 80019a2:	d12e      	bne.n	8001a02 <HAL_RCC_ClockConfig+0x156>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019a4:	6823      	ldr	r3, [r4, #0]
 80019a6:	f013 0f04 	tst.w	r3, #4
 80019aa:	d006      	beq.n	80019ba <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019ac:	4a17      	ldr	r2, [pc, #92]	; (8001a0c <HAL_RCC_ClockConfig+0x160>)
 80019ae:	6853      	ldr	r3, [r2, #4]
 80019b0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80019b4:	68e1      	ldr	r1, [r4, #12]
 80019b6:	430b      	orrs	r3, r1
 80019b8:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ba:	6823      	ldr	r3, [r4, #0]
 80019bc:	f013 0f08 	tst.w	r3, #8
 80019c0:	d007      	beq.n	80019d2 <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019c2:	4a12      	ldr	r2, [pc, #72]	; (8001a0c <HAL_RCC_ClockConfig+0x160>)
 80019c4:	6853      	ldr	r3, [r2, #4]
 80019c6:	6921      	ldr	r1, [r4, #16]
 80019c8:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80019cc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80019d0:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019d2:	f7ff ff35 	bl	8001840 <HAL_RCC_GetSysClockFreq>
 80019d6:	4b0d      	ldr	r3, [pc, #52]	; (8001a0c <HAL_RCC_ClockConfig+0x160>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80019de:	4a0c      	ldr	r2, [pc, #48]	; (8001a10 <HAL_RCC_ClockConfig+0x164>)
 80019e0:	5cd3      	ldrb	r3, [r2, r3]
 80019e2:	40d8      	lsrs	r0, r3
 80019e4:	4b0b      	ldr	r3, [pc, #44]	; (8001a14 <HAL_RCC_ClockConfig+0x168>)
 80019e6:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80019e8:	4b0b      	ldr	r3, [pc, #44]	; (8001a18 <HAL_RCC_ClockConfig+0x16c>)
 80019ea:	6818      	ldr	r0, [r3, #0]
 80019ec:	f7ff f91a 	bl	8000c24 <HAL_InitTick>
  return HAL_OK;
 80019f0:	2000      	movs	r0, #0
}
 80019f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 80019f6:	2001      	movs	r0, #1
}
 80019f8:	4770      	bx	lr
    return HAL_ERROR;
 80019fa:	2001      	movs	r0, #1
 80019fc:	e7f9      	b.n	80019f2 <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 80019fe:	2001      	movs	r0, #1
 8001a00:	e7f7      	b.n	80019f2 <HAL_RCC_ClockConfig+0x146>
    return HAL_ERROR;
 8001a02:	2001      	movs	r0, #1
 8001a04:	e7f5      	b.n	80019f2 <HAL_RCC_ClockConfig+0x146>
 8001a06:	bf00      	nop
 8001a08:	40022000 	.word	0x40022000
 8001a0c:	40021000 	.word	0x40021000
 8001a10:	08002b90 	.word	0x08002b90
 8001a14:	20000000 	.word	0x20000000
 8001a18:	20000008 	.word	0x20000008

08001a1c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a1c:	4b04      	ldr	r3, [pc, #16]	; (8001a30 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001a24:	4a03      	ldr	r2, [pc, #12]	; (8001a34 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001a26:	5cd3      	ldrb	r3, [r2, r3]
 8001a28:	4a03      	ldr	r2, [pc, #12]	; (8001a38 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001a2a:	6810      	ldr	r0, [r2, #0]
}
 8001a2c:	40d8      	lsrs	r0, r3
 8001a2e:	4770      	bx	lr
 8001a30:	40021000 	.word	0x40021000
 8001a34:	08002ba0 	.word	0x08002ba0
 8001a38:	20000000 	.word	0x20000000

08001a3c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a3c:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001a44:	4a03      	ldr	r2, [pc, #12]	; (8001a54 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a46:	5cd3      	ldrb	r3, [r2, r3]
 8001a48:	4a03      	ldr	r2, [pc, #12]	; (8001a58 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001a4a:	6810      	ldr	r0, [r2, #0]
}
 8001a4c:	40d8      	lsrs	r0, r3
 8001a4e:	4770      	bx	lr
 8001a50:	40021000 	.word	0x40021000
 8001a54:	08002ba0 	.word	0x08002ba0
 8001a58:	20000000 	.word	0x20000000

08001a5c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a60:	b082      	sub	sp, #8
 8001a62:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001a64:	6803      	ldr	r3, [r0, #0]
 8001a66:	f013 0f01 	tst.w	r3, #1
 8001a6a:	d034      	beq.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a6c:	4b3e      	ldr	r3, [pc, #248]	; (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001a6e:	69db      	ldr	r3, [r3, #28]
 8001a70:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001a74:	d147      	bne.n	8001b06 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a76:	4b3c      	ldr	r3, [pc, #240]	; (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001a78:	69da      	ldr	r2, [r3, #28]
 8001a7a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a7e:	61da      	str	r2, [r3, #28]
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a86:	9301      	str	r3, [sp, #4]
 8001a88:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001a8a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a8c:	4b37      	ldr	r3, [pc, #220]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001a94:	d039      	beq.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0xae>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a96:	4b34      	ldr	r3, [pc, #208]	; (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001a98:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a9a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001a9e:	d011      	beq.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8001aa0:	6862      	ldr	r2, [r4, #4]
 8001aa2:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d00c      	beq.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x68>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001aaa:	4a2f      	ldr	r2, [pc, #188]	; (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001aac:	6a13      	ldr	r3, [r2, #32]
 8001aae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ab2:	492f      	ldr	r1, [pc, #188]	; (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8001ab4:	2601      	movs	r6, #1
 8001ab6:	600e      	str	r6, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ab8:	2600      	movs	r6, #0
 8001aba:	600e      	str	r6, [r1, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001abc:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001abe:	f013 0f01 	tst.w	r3, #1
 8001ac2:	d136      	bne.n	8001b32 <HAL_RCCEx_PeriphCLKConfig+0xd6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ac4:	4a28      	ldr	r2, [pc, #160]	; (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001ac6:	6a13      	ldr	r3, [r2, #32]
 8001ac8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001acc:	6861      	ldr	r1, [r4, #4]
 8001ace:	430b      	orrs	r3, r1
 8001ad0:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ad2:	2d00      	cmp	r5, #0
 8001ad4:	d13e      	bne.n	8001b54 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ad6:	6823      	ldr	r3, [r4, #0]
 8001ad8:	f013 0f02 	tst.w	r3, #2
 8001adc:	d006      	beq.n	8001aec <HAL_RCCEx_PeriphCLKConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001ade:	4a22      	ldr	r2, [pc, #136]	; (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001ae0:	6853      	ldr	r3, [r2, #4]
 8001ae2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001ae6:	68a1      	ldr	r1, [r4, #8]
 8001ae8:	430b      	orrs	r3, r1
 8001aea:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001aec:	6823      	ldr	r3, [r4, #0]
 8001aee:	f013 0f10 	tst.w	r3, #16
 8001af2:	d034      	beq.n	8001b5e <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001af4:	4a1c      	ldr	r2, [pc, #112]	; (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001af6:	6853      	ldr	r3, [r2, #4]
 8001af8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001afc:	68e1      	ldr	r1, [r4, #12]
 8001afe:	430b      	orrs	r3, r1
 8001b00:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001b02:	2000      	movs	r0, #0
 8001b04:	e02c      	b.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0x104>
    FlagStatus       pwrclkchanged = RESET;
 8001b06:	2500      	movs	r5, #0
 8001b08:	e7c0      	b.n	8001a8c <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b0a:	4a18      	ldr	r2, [pc, #96]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001b0c:	6813      	ldr	r3, [r2, #0]
 8001b0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b12:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001b14:	f7ff f8ca 	bl	8000cac <HAL_GetTick>
 8001b18:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b1a:	4f14      	ldr	r7, [pc, #80]	; (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001b22:	d1b8      	bne.n	8001a96 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b24:	f7ff f8c2 	bl	8000cac <HAL_GetTick>
 8001b28:	1b80      	subs	r0, r0, r6
 8001b2a:	2864      	cmp	r0, #100	; 0x64
 8001b2c:	d9f6      	bls.n	8001b1c <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 8001b2e:	2003      	movs	r0, #3
 8001b30:	e016      	b.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0x104>
        tickstart = HAL_GetTick();
 8001b32:	f7ff f8bb 	bl	8000cac <HAL_GetTick>
 8001b36:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b38:	4f0b      	ldr	r7, [pc, #44]	; (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b3a:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b3e:	6a3b      	ldr	r3, [r7, #32]
 8001b40:	f013 0f02 	tst.w	r3, #2
 8001b44:	d1be      	bne.n	8001ac4 <HAL_RCCEx_PeriphCLKConfig+0x68>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b46:	f7ff f8b1 	bl	8000cac <HAL_GetTick>
 8001b4a:	1b80      	subs	r0, r0, r6
 8001b4c:	4540      	cmp	r0, r8
 8001b4e:	d9f6      	bls.n	8001b3e <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
 8001b50:	2003      	movs	r0, #3
 8001b52:	e005      	b.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0x104>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b54:	69d3      	ldr	r3, [r2, #28]
 8001b56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b5a:	61d3      	str	r3, [r2, #28]
 8001b5c:	e7bb      	b.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
  return HAL_OK;
 8001b5e:	2000      	movs	r0, #0
}
 8001b60:	b002      	add	sp, #8
 8001b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b66:	bf00      	nop
 8001b68:	40021000 	.word	0x40021000
 8001b6c:	40007000 	.word	0x40007000
 8001b70:	42420440 	.word	0x42420440

08001b74 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b74:	6802      	ldr	r2, [r0, #0]
 8001b76:	68d3      	ldr	r3, [r2, #12]
 8001b78:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001b7c:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b7e:	6802      	ldr	r2, [r0, #0]
 8001b80:	6953      	ldr	r3, [r2, #20]
 8001b82:	f023 0301 	bic.w	r3, r3, #1
 8001b86:	6153      	str	r3, [r2, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001b88:	2320      	movs	r3, #32
 8001b8a:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
}
 8001b8e:	4770      	bx	lr

08001b90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b90:	b510      	push	{r4, lr}
 8001b92:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b94:	6802      	ldr	r2, [r0, #0]
 8001b96:	6913      	ldr	r3, [r2, #16]
 8001b98:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b9c:	68c1      	ldr	r1, [r0, #12]
 8001b9e:	430b      	orrs	r3, r1
 8001ba0:	6113      	str	r3, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  MODIFY_REG(huart->Instance->CR1,
 8001ba2:	6801      	ldr	r1, [r0, #0]
 8001ba4:	68ca      	ldr	r2, [r1, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001ba6:	6883      	ldr	r3, [r0, #8]
 8001ba8:	6900      	ldr	r0, [r0, #16]
 8001baa:	4303      	orrs	r3, r0
 8001bac:	6960      	ldr	r0, [r4, #20]
 8001bae:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8001bb0:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8001bb4:	f022 020c 	bic.w	r2, r2, #12
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001bbc:	6822      	ldr	r2, [r4, #0]
 8001bbe:	6953      	ldr	r3, [r2, #20]
 8001bc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bc4:	69a1      	ldr	r1, [r4, #24]
 8001bc6:	430b      	orrs	r3, r1
 8001bc8:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 8001bca:	6822      	ldr	r2, [r4, #0]
 8001bcc:	4b10      	ldr	r3, [pc, #64]	; (8001c10 <UART_SetConfig+0x80>)
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d01a      	beq.n	8001c08 <UART_SetConfig+0x78>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001bd2:	f7ff ff23 	bl	8001a1c <HAL_RCC_GetPCLK1Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001bd6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001bda:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001bde:	6863      	ldr	r3, [r4, #4]
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	fbb0 f3f3 	udiv	r3, r0, r3
 8001be6:	6824      	ldr	r4, [r4, #0]
 8001be8:	480a      	ldr	r0, [pc, #40]	; (8001c14 <UART_SetConfig+0x84>)
 8001bea:	fba0 2103 	umull	r2, r1, r0, r3
 8001bee:	0949      	lsrs	r1, r1, #5
 8001bf0:	2264      	movs	r2, #100	; 0x64
 8001bf2:	fb02 3311 	mls	r3, r2, r1, r3
 8001bf6:	011b      	lsls	r3, r3, #4
 8001bf8:	3332      	adds	r3, #50	; 0x32
 8001bfa:	fba0 2303 	umull	r2, r3, r0, r3
 8001bfe:	0109      	lsls	r1, r1, #4
 8001c00:	eb01 1353 	add.w	r3, r1, r3, lsr #5
 8001c04:	60a3      	str	r3, [r4, #8]
#endif /* USART_CR1_OVER8 */
}
 8001c06:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 8001c08:	f7ff ff18 	bl	8001a3c <HAL_RCC_GetPCLK2Freq>
 8001c0c:	e7e3      	b.n	8001bd6 <UART_SetConfig+0x46>
 8001c0e:	bf00      	nop
 8001c10:	40013800 	.word	0x40013800
 8001c14:	51eb851f 	.word	0x51eb851f

08001c18 <UART_WaitOnFlagUntilTimeout>:
{
 8001c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c1c:	4680      	mov	r8, r0
 8001c1e:	460e      	mov	r6, r1
 8001c20:	4615      	mov	r5, r2
 8001c22:	4699      	mov	r9, r3
 8001c24:	9f08      	ldr	r7, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c26:	f8d8 2000 	ldr.w	r2, [r8]
 8001c2a:	6814      	ldr	r4, [r2, #0]
 8001c2c:	ea36 0304 	bics.w	r3, r6, r4
 8001c30:	bf0c      	ite	eq
 8001c32:	2401      	moveq	r4, #1
 8001c34:	2400      	movne	r4, #0
 8001c36:	42ac      	cmp	r4, r5
 8001c38:	d11f      	bne.n	8001c7a <UART_WaitOnFlagUntilTimeout+0x62>
    if (Timeout != HAL_MAX_DELAY)
 8001c3a:	f1b7 3fff 	cmp.w	r7, #4294967295
 8001c3e:	d0f4      	beq.n	8001c2a <UART_WaitOnFlagUntilTimeout+0x12>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c40:	b12f      	cbz	r7, 8001c4e <UART_WaitOnFlagUntilTimeout+0x36>
 8001c42:	f7ff f833 	bl	8000cac <HAL_GetTick>
 8001c46:	eba0 0009 	sub.w	r0, r0, r9
 8001c4a:	42b8      	cmp	r0, r7
 8001c4c:	d9eb      	bls.n	8001c26 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c4e:	f8d8 2000 	ldr.w	r2, [r8]
 8001c52:	68d3      	ldr	r3, [r2, #12]
 8001c54:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001c58:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001c5a:	f8d8 2000 	ldr.w	r2, [r8]
 8001c5e:	6953      	ldr	r3, [r2, #20]
 8001c60:	f023 0301 	bic.w	r3, r3, #1
 8001c64:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001c66:	2320      	movs	r3, #32
 8001c68:	f888 3039 	strb.w	r3, [r8, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001c6c:	f888 303a 	strb.w	r3, [r8, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001c70:	2300      	movs	r3, #0
 8001c72:	f888 3038 	strb.w	r3, [r8, #56]	; 0x38
        return HAL_TIMEOUT;
 8001c76:	2003      	movs	r0, #3
 8001c78:	e000      	b.n	8001c7c <UART_WaitOnFlagUntilTimeout+0x64>
  return HAL_OK;
 8001c7a:	2000      	movs	r0, #0
}
 8001c7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001c80 <HAL_UART_Init>:
  if (huart == NULL)
 8001c80:	b358      	cbz	r0, 8001cda <HAL_UART_Init+0x5a>
{
 8001c82:	b510      	push	{r4, lr}
 8001c84:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8001c86:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001c8a:	b30b      	cbz	r3, 8001cd0 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8001c8c:	2324      	movs	r3, #36	; 0x24
 8001c8e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001c92:	6822      	ldr	r2, [r4, #0]
 8001c94:	68d3      	ldr	r3, [r2, #12]
 8001c96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c9a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001c9c:	4620      	mov	r0, r4
 8001c9e:	f7ff ff77 	bl	8001b90 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ca2:	6822      	ldr	r2, [r4, #0]
 8001ca4:	6913      	ldr	r3, [r2, #16]
 8001ca6:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8001caa:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001cac:	6822      	ldr	r2, [r4, #0]
 8001cae:	6953      	ldr	r3, [r2, #20]
 8001cb0:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001cb4:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8001cb6:	6822      	ldr	r2, [r4, #0]
 8001cb8:	68d3      	ldr	r3, [r2, #12]
 8001cba:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001cbe:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001cc4:	2320      	movs	r3, #32
 8001cc6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001cca:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8001cce:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001cd0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001cd4:	f7fe fd46 	bl	8000764 <HAL_UART_MspInit>
 8001cd8:	e7d8      	b.n	8001c8c <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8001cda:	2001      	movs	r0, #1
}
 8001cdc:	4770      	bx	lr

08001cde <HAL_UART_Transmit>:
{
 8001cde:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8001ce6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2b20      	cmp	r3, #32
 8001cee:	d15a      	bne.n	8001da6 <HAL_UART_Transmit+0xc8>
 8001cf0:	4604      	mov	r4, r0
 8001cf2:	460d      	mov	r5, r1
 8001cf4:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8001cf6:	2900      	cmp	r1, #0
 8001cf8:	d059      	beq.n	8001dae <HAL_UART_Transmit+0xd0>
 8001cfa:	2a00      	cmp	r2, #0
 8001cfc:	d059      	beq.n	8001db2 <HAL_UART_Transmit+0xd4>
    __HAL_LOCK(huart);
 8001cfe:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d057      	beq.n	8001db6 <HAL_UART_Transmit+0xd8>
 8001d06:	2301      	movs	r3, #1
 8001d08:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d10:	2321      	movs	r3, #33	; 0x21
 8001d12:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001d16:	f7fe ffc9 	bl	8000cac <HAL_GetTick>
 8001d1a:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8001d1c:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8001d20:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d24:	68a3      	ldr	r3, [r4, #8]
 8001d26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d2a:	d00c      	beq.n	8001d46 <HAL_UART_Transmit+0x68>
      pdata16bits = NULL;
 8001d2c:	f04f 0a00 	mov.w	sl, #0
    __HAL_UNLOCK(huart);
 8001d30:	2300      	movs	r3, #0
 8001d32:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    while (huart->TxXferCount > 0U)
 8001d36:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	b343      	cbz	r3, 8001d8e <HAL_UART_Transmit+0xb0>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d3c:	f04f 0900 	mov.w	r9, #0
 8001d40:	f04f 0880 	mov.w	r8, #128	; 0x80
 8001d44:	e014      	b.n	8001d70 <HAL_UART_Transmit+0x92>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d46:	6923      	ldr	r3, [r4, #16]
 8001d48:	b913      	cbnz	r3, 8001d50 <HAL_UART_Transmit+0x72>
      pdata16bits = (uint16_t *) pData;
 8001d4a:	46aa      	mov	sl, r5
      pdata8bits  = NULL;
 8001d4c:	2500      	movs	r5, #0
 8001d4e:	e7ef      	b.n	8001d30 <HAL_UART_Transmit+0x52>
      pdata16bits = NULL;
 8001d50:	f04f 0a00 	mov.w	sl, #0
 8001d54:	e7ec      	b.n	8001d30 <HAL_UART_Transmit+0x52>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d56:	6822      	ldr	r2, [r4, #0]
 8001d58:	f83a 3b02 	ldrh.w	r3, [sl], #2
 8001d5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d60:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8001d62:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8001d64:	3a01      	subs	r2, #1
 8001d66:	b292      	uxth	r2, r2
 8001d68:	84e2      	strh	r2, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001d6a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	b173      	cbz	r3, 8001d8e <HAL_UART_Transmit+0xb0>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d70:	9600      	str	r6, [sp, #0]
 8001d72:	463b      	mov	r3, r7
 8001d74:	464a      	mov	r2, r9
 8001d76:	4641      	mov	r1, r8
 8001d78:	4620      	mov	r0, r4
 8001d7a:	f7ff ff4d 	bl	8001c18 <UART_WaitOnFlagUntilTimeout>
 8001d7e:	b9e0      	cbnz	r0, 8001dba <HAL_UART_Transmit+0xdc>
      if (pdata8bits == NULL)
 8001d80:	2d00      	cmp	r5, #0
 8001d82:	d0e8      	beq.n	8001d56 <HAL_UART_Transmit+0x78>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d84:	6823      	ldr	r3, [r4, #0]
 8001d86:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001d8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d8c:	e7e9      	b.n	8001d62 <HAL_UART_Transmit+0x84>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d8e:	9600      	str	r6, [sp, #0]
 8001d90:	463b      	mov	r3, r7
 8001d92:	2200      	movs	r2, #0
 8001d94:	2140      	movs	r1, #64	; 0x40
 8001d96:	4620      	mov	r0, r4
 8001d98:	f7ff ff3e 	bl	8001c18 <UART_WaitOnFlagUntilTimeout>
 8001d9c:	b978      	cbnz	r0, 8001dbe <HAL_UART_Transmit+0xe0>
    huart->gState = HAL_UART_STATE_READY;
 8001d9e:	2320      	movs	r3, #32
 8001da0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8001da4:	e000      	b.n	8001da8 <HAL_UART_Transmit+0xca>
    return HAL_BUSY;
 8001da6:	2002      	movs	r0, #2
}
 8001da8:	b002      	add	sp, #8
 8001daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 8001dae:	2001      	movs	r0, #1
 8001db0:	e7fa      	b.n	8001da8 <HAL_UART_Transmit+0xca>
 8001db2:	2001      	movs	r0, #1
 8001db4:	e7f8      	b.n	8001da8 <HAL_UART_Transmit+0xca>
    __HAL_LOCK(huart);
 8001db6:	2002      	movs	r0, #2
 8001db8:	e7f6      	b.n	8001da8 <HAL_UART_Transmit+0xca>
        return HAL_TIMEOUT;
 8001dba:	2003      	movs	r0, #3
 8001dbc:	e7f4      	b.n	8001da8 <HAL_UART_Transmit+0xca>
      return HAL_TIMEOUT;
 8001dbe:	2003      	movs	r0, #3
 8001dc0:	e7f2      	b.n	8001da8 <HAL_UART_Transmit+0xca>
	...

08001dc4 <HAL_UART_Receive_DMA>:
{
 8001dc4:	b530      	push	{r4, r5, lr}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 8001dca:	f890 003a 	ldrb.w	r0, [r0, #58]	; 0x3a
 8001dce:	b2c0      	uxtb	r0, r0
 8001dd0:	2820      	cmp	r0, #32
 8001dd2:	d13c      	bne.n	8001e4e <HAL_UART_Receive_DMA+0x8a>
    if ((pData == NULL) || (Size == 0U))
 8001dd4:	2900      	cmp	r1, #0
 8001dd6:	d03d      	beq.n	8001e54 <HAL_UART_Receive_DMA+0x90>
 8001dd8:	2a00      	cmp	r2, #0
 8001dda:	d03d      	beq.n	8001e58 <HAL_UART_Receive_DMA+0x94>
    __HAL_LOCK(huart);
 8001ddc:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	d03b      	beq.n	8001e5c <HAL_UART_Receive_DMA+0x98>
 8001de4:	2301      	movs	r3, #1
 8001de6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    huart->pRxBuffPtr = pData;
 8001dea:	62a1      	str	r1, [r4, #40]	; 0x28
    huart->RxXferSize = Size;
 8001dec:	85a2      	strh	r2, [r4, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001dee:	2500      	movs	r5, #0
 8001df0:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001df2:	2322      	movs	r3, #34	; 0x22
 8001df4:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8001df8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001dfa:	4819      	ldr	r0, [pc, #100]	; (8001e60 <HAL_UART_Receive_DMA+0x9c>)
 8001dfc:	6298      	str	r0, [r3, #40]	; 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001dfe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001e00:	4818      	ldr	r0, [pc, #96]	; (8001e64 <HAL_UART_Receive_DMA+0xa0>)
 8001e02:	62d8      	str	r0, [r3, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8001e04:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001e06:	4818      	ldr	r0, [pc, #96]	; (8001e68 <HAL_UART_Receive_DMA+0xa4>)
 8001e08:	6318      	str	r0, [r3, #48]	; 0x30
    huart->hdmarx->XferAbortCallback = NULL;
 8001e0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001e0c:	635d      	str	r5, [r3, #52]	; 0x34
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8001e0e:	6820      	ldr	r0, [r4, #0]
 8001e10:	4613      	mov	r3, r2
 8001e12:	460a      	mov	r2, r1
 8001e14:	1d01      	adds	r1, r0, #4
 8001e16:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001e18:	f7ff f800 	bl	8000e1c <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_OREFLAG(huart);
 8001e1c:	9501      	str	r5, [sp, #4]
 8001e1e:	6823      	ldr	r3, [r4, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	9201      	str	r2, [sp, #4]
 8001e24:	685a      	ldr	r2, [r3, #4]
 8001e26:	9201      	str	r2, [sp, #4]
 8001e28:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(huart);
 8001e2a:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001e2e:	68da      	ldr	r2, [r3, #12]
 8001e30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e34:	60da      	str	r2, [r3, #12]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e36:	6822      	ldr	r2, [r4, #0]
 8001e38:	6953      	ldr	r3, [r2, #20]
 8001e3a:	f043 0301 	orr.w	r3, r3, #1
 8001e3e:	6153      	str	r3, [r2, #20]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e40:	6822      	ldr	r2, [r4, #0]
 8001e42:	6953      	ldr	r3, [r2, #20]
 8001e44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e48:	6153      	str	r3, [r2, #20]
    return HAL_OK;
 8001e4a:	4628      	mov	r0, r5
 8001e4c:	e000      	b.n	8001e50 <HAL_UART_Receive_DMA+0x8c>
    return HAL_BUSY;
 8001e4e:	2002      	movs	r0, #2
}
 8001e50:	b003      	add	sp, #12
 8001e52:	bd30      	pop	{r4, r5, pc}
      return HAL_ERROR;
 8001e54:	2001      	movs	r0, #1
 8001e56:	e7fb      	b.n	8001e50 <HAL_UART_Receive_DMA+0x8c>
 8001e58:	2001      	movs	r0, #1
 8001e5a:	e7f9      	b.n	8001e50 <HAL_UART_Receive_DMA+0x8c>
    __HAL_LOCK(huart);
 8001e5c:	2002      	movs	r0, #2
 8001e5e:	e7f7      	b.n	8001e50 <HAL_UART_Receive_DMA+0x8c>
 8001e60:	08001ed9 	.word	0x08001ed9
 8001e64:	08001fab 	.word	0x08001fab
 8001e68:	08001fb7 	.word	0x08001fb7

08001e6c <HAL_UART_DMAStop>:
{
 8001e6c:	b510      	push	{r4, lr}
 8001e6e:	4604      	mov	r4, r0
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001e70:	6802      	ldr	r2, [r0, #0]
 8001e72:	6951      	ldr	r1, [r2, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001e74:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b21      	cmp	r3, #33	; 0x21
 8001e7c:	d008      	beq.n	8001e90 <HAL_UART_DMAStop+0x24>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001e7e:	6822      	ldr	r2, [r4, #0]
 8001e80:	6951      	ldr	r1, [r2, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001e82:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	2b22      	cmp	r3, #34	; 0x22
 8001e8a:	d015      	beq.n	8001eb8 <HAL_UART_DMAStop+0x4c>
}
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	bd10      	pop	{r4, pc}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001e90:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001e94:	d0f3      	beq.n	8001e7e <HAL_UART_DMAStop+0x12>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001e96:	6953      	ldr	r3, [r2, #20]
 8001e98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e9c:	6153      	str	r3, [r2, #20]
    if (huart->hdmatx != NULL)
 8001e9e:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001ea0:	b108      	cbz	r0, 8001ea6 <HAL_UART_DMAStop+0x3a>
      HAL_DMA_Abort(huart->hdmatx);
 8001ea2:	f7ff f805 	bl	8000eb0 <HAL_DMA_Abort>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001ea6:	6822      	ldr	r2, [r4, #0]
 8001ea8:	68d3      	ldr	r3, [r2, #12]
 8001eaa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001eae:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001eb0:	2320      	movs	r3, #32
 8001eb2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 8001eb6:	e7e2      	b.n	8001e7e <HAL_UART_DMAStop+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001eb8:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001ebc:	d0e6      	beq.n	8001e8c <HAL_UART_DMAStop+0x20>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ebe:	6953      	ldr	r3, [r2, #20]
 8001ec0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001ec4:	6153      	str	r3, [r2, #20]
    if (huart->hdmarx != NULL)
 8001ec6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001ec8:	b108      	cbz	r0, 8001ece <HAL_UART_DMAStop+0x62>
      HAL_DMA_Abort(huart->hdmarx);
 8001eca:	f7fe fff1 	bl	8000eb0 <HAL_DMA_Abort>
    UART_EndRxTransfer(huart);
 8001ece:	4620      	mov	r0, r4
 8001ed0:	f7ff fe50 	bl	8001b74 <UART_EndRxTransfer>
 8001ed4:	e7da      	b.n	8001e8c <HAL_UART_DMAStop+0x20>

08001ed6 <HAL_UART_TxCpltCallback>:
}
 8001ed6:	4770      	bx	lr

08001ed8 <UART_DMAReceiveCplt>:
{
 8001ed8:	b508      	push	{r3, lr}
 8001eda:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001edc:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f013 0f20 	tst.w	r3, #32
 8001ee6:	d113      	bne.n	8001f10 <UART_DMAReceiveCplt+0x38>
    huart->RxXferCount = 0U;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	85c3      	strh	r3, [r0, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001eec:	6802      	ldr	r2, [r0, #0]
 8001eee:	68d3      	ldr	r3, [r2, #12]
 8001ef0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001ef4:	60d3      	str	r3, [r2, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ef6:	6802      	ldr	r2, [r0, #0]
 8001ef8:	6953      	ldr	r3, [r2, #20]
 8001efa:	f023 0301 	bic.w	r3, r3, #1
 8001efe:	6153      	str	r3, [r2, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f00:	6802      	ldr	r2, [r0, #0]
 8001f02:	6953      	ldr	r3, [r2, #20]
 8001f04:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001f08:	6153      	str	r3, [r2, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8001f0a:	2320      	movs	r3, #32
 8001f0c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_UART_RxCpltCallback(huart);
 8001f10:	f7fe fb58 	bl	80005c4 <HAL_UART_RxCpltCallback>
}
 8001f14:	bd08      	pop	{r3, pc}

08001f16 <UART_Receive_IT>:
{
 8001f16:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001f18:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	2b22      	cmp	r3, #34	; 0x22
 8001f20:	d130      	bne.n	8001f84 <UART_Receive_IT+0x6e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f22:	6883      	ldr	r3, [r0, #8]
 8001f24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f28:	d006      	beq.n	8001f38 <UART_Receive_IT+0x22>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001f2a:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001f2c:	b183      	cbz	r3, 8001f50 <UART_Receive_IT+0x3a>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001f2e:	6803      	ldr	r3, [r0, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f36:	e02b      	b.n	8001f90 <UART_Receive_IT+0x7a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f38:	6903      	ldr	r3, [r0, #16]
 8001f3a:	bb2b      	cbnz	r3, 8001f88 <UART_Receive_IT+0x72>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001f3c:	6a82      	ldr	r2, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001f3e:	6803      	ldr	r3, [r0, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f46:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8001f48:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001f4a:	3302      	adds	r3, #2
 8001f4c:	6283      	str	r3, [r0, #40]	; 0x28
 8001f4e:	e023      	b.n	8001f98 <UART_Receive_IT+0x82>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8001f50:	6903      	ldr	r3, [r0, #16]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d1eb      	bne.n	8001f2e <UART_Receive_IT+0x18>
 8001f56:	e018      	b.n	8001f8a <UART_Receive_IT+0x74>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001f58:	6802      	ldr	r2, [r0, #0]
 8001f5a:	68d3      	ldr	r3, [r2, #12]
 8001f5c:	f023 0320 	bic.w	r3, r3, #32
 8001f60:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001f62:	6802      	ldr	r2, [r0, #0]
 8001f64:	68d3      	ldr	r3, [r2, #12]
 8001f66:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f6a:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001f6c:	6802      	ldr	r2, [r0, #0]
 8001f6e:	6953      	ldr	r3, [r2, #20]
 8001f70:	f023 0301 	bic.w	r3, r3, #1
 8001f74:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001f76:	2320      	movs	r3, #32
 8001f78:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001f7c:	f7fe fb22 	bl	80005c4 <HAL_UART_RxCpltCallback>
      return HAL_OK;
 8001f80:	2000      	movs	r0, #0
 8001f82:	e010      	b.n	8001fa6 <UART_Receive_IT+0x90>
    return HAL_BUSY;
 8001f84:	2002      	movs	r0, #2
 8001f86:	e00e      	b.n	8001fa6 <UART_Receive_IT+0x90>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8001f88:	6a82      	ldr	r2, [r0, #40]	; 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001f8a:	6803      	ldr	r3, [r0, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8001f92:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001f94:	3301      	adds	r3, #1
 8001f96:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8001f98:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d0d9      	beq.n	8001f58 <UART_Receive_IT+0x42>
    return HAL_OK;
 8001fa4:	2000      	movs	r0, #0
}
 8001fa6:	bd08      	pop	{r3, pc}

08001fa8 <HAL_UART_RxHalfCpltCallback>:
}
 8001fa8:	4770      	bx	lr

08001faa <UART_DMARxHalfCplt>:
{
 8001faa:	b508      	push	{r3, lr}
  HAL_UART_RxHalfCpltCallback(huart);
 8001fac:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001fae:	f7ff fffb 	bl	8001fa8 <HAL_UART_RxHalfCpltCallback>
}
 8001fb2:	bd08      	pop	{r3, pc}

08001fb4 <HAL_UART_ErrorCallback>:
}
 8001fb4:	4770      	bx	lr

08001fb6 <UART_DMAError>:
{
 8001fb6:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fb8:	6a44      	ldr	r4, [r0, #36]	; 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001fba:	6822      	ldr	r2, [r4, #0]
 8001fbc:	6951      	ldr	r1, [r2, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001fbe:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	2b21      	cmp	r3, #33	; 0x21
 8001fc6:	d00e      	beq.n	8001fe6 <UART_DMAError+0x30>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001fc8:	6823      	ldr	r3, [r4, #0]
 8001fca:	695a      	ldr	r2, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001fcc:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	2b22      	cmp	r3, #34	; 0x22
 8001fd4:	d014      	beq.n	8002000 <UART_DMAError+0x4a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001fd6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001fd8:	f043 0310 	orr.w	r3, r3, #16
 8001fdc:	63e3      	str	r3, [r4, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 8001fde:	4620      	mov	r0, r4
 8001fe0:	f7ff ffe8 	bl	8001fb4 <HAL_UART_ErrorCallback>
}
 8001fe4:	bd10      	pop	{r4, pc}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001fe6:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001fea:	d0ed      	beq.n	8001fc8 <UART_DMAError+0x12>
    huart->TxXferCount = 0x00U;
 8001fec:	2300      	movs	r3, #0
 8001fee:	84e3      	strh	r3, [r4, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001ff0:	68d3      	ldr	r3, [r2, #12]
 8001ff2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001ff6:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001ff8:	2320      	movs	r3, #32
 8001ffa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 8001ffe:	e7e3      	b.n	8001fc8 <UART_DMAError+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002000:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002004:	d0e7      	beq.n	8001fd6 <UART_DMAError+0x20>
    huart->RxXferCount = 0x00U;
 8002006:	2300      	movs	r3, #0
 8002008:	85e3      	strh	r3, [r4, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800200a:	4620      	mov	r0, r4
 800200c:	f7ff fdb2 	bl	8001b74 <UART_EndRxTransfer>
 8002010:	e7e1      	b.n	8001fd6 <UART_DMAError+0x20>
	...

08002014 <HAL_UART_IRQHandler>:
{
 8002014:	b538      	push	{r3, r4, r5, lr}
 8002016:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002018:	6802      	ldr	r2, [r0, #0]
 800201a:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800201c:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800201e:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 8002020:	f013 0f0f 	tst.w	r3, #15
 8002024:	d109      	bne.n	800203a <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002026:	f013 0f20 	tst.w	r3, #32
 800202a:	d00c      	beq.n	8002046 <HAL_UART_IRQHandler+0x32>
 800202c:	f010 0f20 	tst.w	r0, #32
 8002030:	d009      	beq.n	8002046 <HAL_UART_IRQHandler+0x32>
      UART_Receive_IT(huart);
 8002032:	4620      	mov	r0, r4
 8002034:	f7ff ff6f 	bl	8001f16 <UART_Receive_IT>
      return;
 8002038:	e012      	b.n	8002060 <HAL_UART_IRQHandler+0x4c>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800203a:	f001 0101 	and.w	r1, r1, #1
 800203e:	f400 7590 	and.w	r5, r0, #288	; 0x120
 8002042:	430d      	orrs	r5, r1
 8002044:	d10d      	bne.n	8002062 <HAL_UART_IRQHandler+0x4e>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002046:	f013 0f80 	tst.w	r3, #128	; 0x80
 800204a:	d002      	beq.n	8002052 <HAL_UART_IRQHandler+0x3e>
 800204c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8002050:	d170      	bne.n	8002134 <HAL_UART_IRQHandler+0x120>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002052:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002056:	d003      	beq.n	8002060 <HAL_UART_IRQHandler+0x4c>
 8002058:	f010 0f40 	tst.w	r0, #64	; 0x40
 800205c:	f040 8095 	bne.w	800218a <HAL_UART_IRQHandler+0x176>
}
 8002060:	bd38      	pop	{r3, r4, r5, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002062:	f013 0f01 	tst.w	r3, #1
 8002066:	d006      	beq.n	8002076 <HAL_UART_IRQHandler+0x62>
 8002068:	f410 7f80 	tst.w	r0, #256	; 0x100
 800206c:	d003      	beq.n	8002076 <HAL_UART_IRQHandler+0x62>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800206e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002070:	f042 0201 	orr.w	r2, r2, #1
 8002074:	63e2      	str	r2, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002076:	f013 0f04 	tst.w	r3, #4
 800207a:	d00b      	beq.n	8002094 <HAL_UART_IRQHandler+0x80>
 800207c:	b191      	cbz	r1, 80020a4 <HAL_UART_IRQHandler+0x90>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800207e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002080:	f042 0202 	orr.w	r2, r2, #2
 8002084:	63e2      	str	r2, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002086:	f013 0f02 	tst.w	r3, #2
 800208a:	d107      	bne.n	800209c <HAL_UART_IRQHandler+0x88>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800208c:	f013 0f08 	tst.w	r3, #8
 8002090:	d10f      	bne.n	80020b2 <HAL_UART_IRQHandler+0x9e>
 8002092:	e012      	b.n	80020ba <HAL_UART_IRQHandler+0xa6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002094:	f013 0f02 	tst.w	r3, #2
 8002098:	d004      	beq.n	80020a4 <HAL_UART_IRQHandler+0x90>
 800209a:	b119      	cbz	r1, 80020a4 <HAL_UART_IRQHandler+0x90>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800209c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800209e:	f042 0204 	orr.w	r2, r2, #4
 80020a2:	63e2      	str	r2, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80020a4:	f013 0f08 	tst.w	r3, #8
 80020a8:	d007      	beq.n	80020ba <HAL_UART_IRQHandler+0xa6>
 80020aa:	f000 0220 	and.w	r2, r0, #32
 80020ae:	430a      	orrs	r2, r1
 80020b0:	d003      	beq.n	80020ba <HAL_UART_IRQHandler+0xa6>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80020b2:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80020b4:	f042 0208 	orr.w	r2, r2, #8
 80020b8:	63e2      	str	r2, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80020ba:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80020bc:	2a00      	cmp	r2, #0
 80020be:	d0cf      	beq.n	8002060 <HAL_UART_IRQHandler+0x4c>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80020c0:	f013 0f20 	tst.w	r3, #32
 80020c4:	d002      	beq.n	80020cc <HAL_UART_IRQHandler+0xb8>
 80020c6:	f010 0f20 	tst.w	r0, #32
 80020ca:	d10e      	bne.n	80020ea <HAL_UART_IRQHandler+0xd6>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80020cc:	6823      	ldr	r3, [r4, #0]
 80020ce:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80020d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80020d2:	f002 0240 	and.w	r2, r2, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80020d6:	f003 0308 	and.w	r3, r3, #8
 80020da:	4313      	orrs	r3, r2
 80020dc:	d109      	bne.n	80020f2 <HAL_UART_IRQHandler+0xde>
        HAL_UART_ErrorCallback(huart);
 80020de:	4620      	mov	r0, r4
 80020e0:	f7ff ff68 	bl	8001fb4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020e4:	2300      	movs	r3, #0
 80020e6:	63e3      	str	r3, [r4, #60]	; 0x3c
 80020e8:	e7ba      	b.n	8002060 <HAL_UART_IRQHandler+0x4c>
        UART_Receive_IT(huart);
 80020ea:	4620      	mov	r0, r4
 80020ec:	f7ff ff13 	bl	8001f16 <UART_Receive_IT>
 80020f0:	e7ec      	b.n	80020cc <HAL_UART_IRQHandler+0xb8>
        UART_EndRxTransfer(huart);
 80020f2:	4620      	mov	r0, r4
 80020f4:	f7ff fd3e 	bl	8001b74 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80020f8:	6823      	ldr	r3, [r4, #0]
 80020fa:	695a      	ldr	r2, [r3, #20]
 80020fc:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002100:	d014      	beq.n	800212c <HAL_UART_IRQHandler+0x118>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002102:	695a      	ldr	r2, [r3, #20]
 8002104:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002108:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800210a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800210c:	b153      	cbz	r3, 8002124 <HAL_UART_IRQHandler+0x110>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800210e:	4a24      	ldr	r2, [pc, #144]	; (80021a0 <HAL_UART_IRQHandler+0x18c>)
 8002110:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002112:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002114:	f7fe feee 	bl	8000ef4 <HAL_DMA_Abort_IT>
 8002118:	2800      	cmp	r0, #0
 800211a:	d0a1      	beq.n	8002060 <HAL_UART_IRQHandler+0x4c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800211c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800211e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002120:	4798      	blx	r3
 8002122:	e79d      	b.n	8002060 <HAL_UART_IRQHandler+0x4c>
            HAL_UART_ErrorCallback(huart);
 8002124:	4620      	mov	r0, r4
 8002126:	f7ff ff45 	bl	8001fb4 <HAL_UART_ErrorCallback>
 800212a:	e799      	b.n	8002060 <HAL_UART_IRQHandler+0x4c>
          HAL_UART_ErrorCallback(huart);
 800212c:	4620      	mov	r0, r4
 800212e:	f7ff ff41 	bl	8001fb4 <HAL_UART_ErrorCallback>
 8002132:	e795      	b.n	8002060 <HAL_UART_IRQHandler+0x4c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002134:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b21      	cmp	r3, #33	; 0x21
 800213c:	d190      	bne.n	8002060 <HAL_UART_IRQHandler+0x4c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800213e:	68a3      	ldr	r3, [r4, #8]
 8002140:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002144:	d015      	beq.n	8002172 <HAL_UART_IRQHandler+0x15e>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002146:	6a23      	ldr	r3, [r4, #32]
 8002148:	1c59      	adds	r1, r3, #1
 800214a:	6221      	str	r1, [r4, #32]
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	6053      	str	r3, [r2, #4]
    if (--huart->TxXferCount == 0U)
 8002150:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002152:	3b01      	subs	r3, #1
 8002154:	b29b      	uxth	r3, r3
 8002156:	84e3      	strh	r3, [r4, #38]	; 0x26
 8002158:	2b00      	cmp	r3, #0
 800215a:	d181      	bne.n	8002060 <HAL_UART_IRQHandler+0x4c>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800215c:	6822      	ldr	r2, [r4, #0]
 800215e:	68d3      	ldr	r3, [r2, #12]
 8002160:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002164:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002166:	6822      	ldr	r2, [r4, #0]
 8002168:	68d3      	ldr	r3, [r2, #12]
 800216a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800216e:	60d3      	str	r3, [r2, #12]
 8002170:	e776      	b.n	8002060 <HAL_UART_IRQHandler+0x4c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002172:	6923      	ldr	r3, [r4, #16]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d1e6      	bne.n	8002146 <HAL_UART_IRQHandler+0x132>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002178:	6a23      	ldr	r3, [r4, #32]
 800217a:	881b      	ldrh	r3, [r3, #0]
 800217c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002180:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 8002182:	6a23      	ldr	r3, [r4, #32]
 8002184:	3302      	adds	r3, #2
 8002186:	6223      	str	r3, [r4, #32]
 8002188:	e7e2      	b.n	8002150 <HAL_UART_IRQHandler+0x13c>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800218a:	68d3      	ldr	r3, [r2, #12]
 800218c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002190:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002192:	2320      	movs	r3, #32
 8002194:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002198:	4620      	mov	r0, r4
 800219a:	f7ff fe9c 	bl	8001ed6 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 800219e:	e75f      	b.n	8002060 <HAL_UART_IRQHandler+0x4c>
 80021a0:	080021a5 	.word	0x080021a5

080021a4 <UART_DMAAbortOnError>:
{
 80021a4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021a6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80021a8:	2300      	movs	r3, #0
 80021aa:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80021ac:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80021ae:	f7ff ff01 	bl	8001fb4 <HAL_UART_ErrorCallback>
}
 80021b2:	bd08      	pop	{r3, pc}

080021b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80021b4:	b084      	sub	sp, #16
 80021b6:	a801      	add	r0, sp, #4
 80021b8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 80021bc:	2000      	movs	r0, #0
 80021be:	b004      	add	sp, #16
 80021c0:	4770      	bx	lr

080021c2 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80021c2:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80021c6:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80021ca:	045b      	lsls	r3, r3, #17
 80021cc:	0c5b      	lsrs	r3, r3, #17
 80021ce:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 80021d2:	2000      	movs	r0, #0
 80021d4:	4770      	bx	lr

080021d6 <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 80021d6:	2000      	movs	r0, #0
 80021d8:	4770      	bx	lr

080021da <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80021da:	b084      	sub	sp, #16
 80021dc:	b410      	push	{r4}
 80021de:	4604      	mov	r4, r0
 80021e0:	a802      	add	r0, sp, #8
 80021e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80021e6:	2301      	movs	r3, #1
 80021e8:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80021ec:	2000      	movs	r0, #0
 80021ee:	f8a4 0040 	strh.w	r0, [r4, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80021f2:	f8a4 0044 	strh.w	r0, [r4, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80021f6:	f8a4 0050 	strh.w	r0, [r4, #80]	; 0x50

  return HAL_OK;
}
 80021fa:	bc10      	pop	{r4}
 80021fc:	b004      	add	sp, #16
 80021fe:	4770      	bx	lr

08002200 <USB_DevDisconnect>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 8002200:	2000      	movs	r0, #0
 8002202:	4770      	bx	lr

08002204 <__libc_init_array>:
 8002204:	b570      	push	{r4, r5, r6, lr}
 8002206:	2600      	movs	r6, #0
 8002208:	4d0c      	ldr	r5, [pc, #48]	; (800223c <__libc_init_array+0x38>)
 800220a:	4c0d      	ldr	r4, [pc, #52]	; (8002240 <__libc_init_array+0x3c>)
 800220c:	1b64      	subs	r4, r4, r5
 800220e:	10a4      	asrs	r4, r4, #2
 8002210:	42a6      	cmp	r6, r4
 8002212:	d109      	bne.n	8002228 <__libc_init_array+0x24>
 8002214:	f000 fc94 	bl	8002b40 <_init>
 8002218:	2600      	movs	r6, #0
 800221a:	4d0a      	ldr	r5, [pc, #40]	; (8002244 <__libc_init_array+0x40>)
 800221c:	4c0a      	ldr	r4, [pc, #40]	; (8002248 <__libc_init_array+0x44>)
 800221e:	1b64      	subs	r4, r4, r5
 8002220:	10a4      	asrs	r4, r4, #2
 8002222:	42a6      	cmp	r6, r4
 8002224:	d105      	bne.n	8002232 <__libc_init_array+0x2e>
 8002226:	bd70      	pop	{r4, r5, r6, pc}
 8002228:	f855 3b04 	ldr.w	r3, [r5], #4
 800222c:	4798      	blx	r3
 800222e:	3601      	adds	r6, #1
 8002230:	e7ee      	b.n	8002210 <__libc_init_array+0xc>
 8002232:	f855 3b04 	ldr.w	r3, [r5], #4
 8002236:	4798      	blx	r3
 8002238:	3601      	adds	r6, #1
 800223a:	e7f2      	b.n	8002222 <__libc_init_array+0x1e>
 800223c:	08002bec 	.word	0x08002bec
 8002240:	08002bec 	.word	0x08002bec
 8002244:	08002bec 	.word	0x08002bec
 8002248:	08002bf0 	.word	0x08002bf0

0800224c <malloc>:
 800224c:	4b02      	ldr	r3, [pc, #8]	; (8002258 <malloc+0xc>)
 800224e:	4601      	mov	r1, r0
 8002250:	6818      	ldr	r0, [r3, #0]
 8002252:	f000 b85f 	b.w	8002314 <_malloc_r>
 8002256:	bf00      	nop
 8002258:	2000000c 	.word	0x2000000c

0800225c <free>:
 800225c:	4b02      	ldr	r3, [pc, #8]	; (8002268 <free+0xc>)
 800225e:	4601      	mov	r1, r0
 8002260:	6818      	ldr	r0, [r3, #0]
 8002262:	f000 b80b 	b.w	800227c <_free_r>
 8002266:	bf00      	nop
 8002268:	2000000c 	.word	0x2000000c

0800226c <memset>:
 800226c:	4603      	mov	r3, r0
 800226e:	4402      	add	r2, r0
 8002270:	4293      	cmp	r3, r2
 8002272:	d100      	bne.n	8002276 <memset+0xa>
 8002274:	4770      	bx	lr
 8002276:	f803 1b01 	strb.w	r1, [r3], #1
 800227a:	e7f9      	b.n	8002270 <memset+0x4>

0800227c <_free_r>:
 800227c:	b538      	push	{r3, r4, r5, lr}
 800227e:	4605      	mov	r5, r0
 8002280:	2900      	cmp	r1, #0
 8002282:	d043      	beq.n	800230c <_free_r+0x90>
 8002284:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002288:	1f0c      	subs	r4, r1, #4
 800228a:	2b00      	cmp	r3, #0
 800228c:	bfb8      	it	lt
 800228e:	18e4      	addlt	r4, r4, r3
 8002290:	f000 f8e4 	bl	800245c <__malloc_lock>
 8002294:	4a1e      	ldr	r2, [pc, #120]	; (8002310 <_free_r+0x94>)
 8002296:	6813      	ldr	r3, [r2, #0]
 8002298:	4610      	mov	r0, r2
 800229a:	b933      	cbnz	r3, 80022aa <_free_r+0x2e>
 800229c:	6063      	str	r3, [r4, #4]
 800229e:	6014      	str	r4, [r2, #0]
 80022a0:	4628      	mov	r0, r5
 80022a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022a6:	f000 b8df 	b.w	8002468 <__malloc_unlock>
 80022aa:	42a3      	cmp	r3, r4
 80022ac:	d90a      	bls.n	80022c4 <_free_r+0x48>
 80022ae:	6821      	ldr	r1, [r4, #0]
 80022b0:	1862      	adds	r2, r4, r1
 80022b2:	4293      	cmp	r3, r2
 80022b4:	bf01      	itttt	eq
 80022b6:	681a      	ldreq	r2, [r3, #0]
 80022b8:	685b      	ldreq	r3, [r3, #4]
 80022ba:	1852      	addeq	r2, r2, r1
 80022bc:	6022      	streq	r2, [r4, #0]
 80022be:	6063      	str	r3, [r4, #4]
 80022c0:	6004      	str	r4, [r0, #0]
 80022c2:	e7ed      	b.n	80022a0 <_free_r+0x24>
 80022c4:	461a      	mov	r2, r3
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	b10b      	cbz	r3, 80022ce <_free_r+0x52>
 80022ca:	42a3      	cmp	r3, r4
 80022cc:	d9fa      	bls.n	80022c4 <_free_r+0x48>
 80022ce:	6811      	ldr	r1, [r2, #0]
 80022d0:	1850      	adds	r0, r2, r1
 80022d2:	42a0      	cmp	r0, r4
 80022d4:	d10b      	bne.n	80022ee <_free_r+0x72>
 80022d6:	6820      	ldr	r0, [r4, #0]
 80022d8:	4401      	add	r1, r0
 80022da:	1850      	adds	r0, r2, r1
 80022dc:	4283      	cmp	r3, r0
 80022de:	6011      	str	r1, [r2, #0]
 80022e0:	d1de      	bne.n	80022a0 <_free_r+0x24>
 80022e2:	6818      	ldr	r0, [r3, #0]
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	4401      	add	r1, r0
 80022e8:	6011      	str	r1, [r2, #0]
 80022ea:	6053      	str	r3, [r2, #4]
 80022ec:	e7d8      	b.n	80022a0 <_free_r+0x24>
 80022ee:	d902      	bls.n	80022f6 <_free_r+0x7a>
 80022f0:	230c      	movs	r3, #12
 80022f2:	602b      	str	r3, [r5, #0]
 80022f4:	e7d4      	b.n	80022a0 <_free_r+0x24>
 80022f6:	6820      	ldr	r0, [r4, #0]
 80022f8:	1821      	adds	r1, r4, r0
 80022fa:	428b      	cmp	r3, r1
 80022fc:	bf01      	itttt	eq
 80022fe:	6819      	ldreq	r1, [r3, #0]
 8002300:	685b      	ldreq	r3, [r3, #4]
 8002302:	1809      	addeq	r1, r1, r0
 8002304:	6021      	streq	r1, [r4, #0]
 8002306:	6063      	str	r3, [r4, #4]
 8002308:	6054      	str	r4, [r2, #4]
 800230a:	e7c9      	b.n	80022a0 <_free_r+0x24>
 800230c:	bd38      	pop	{r3, r4, r5, pc}
 800230e:	bf00      	nop
 8002310:	20000150 	.word	0x20000150

08002314 <_malloc_r>:
 8002314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002316:	1ccd      	adds	r5, r1, #3
 8002318:	f025 0503 	bic.w	r5, r5, #3
 800231c:	3508      	adds	r5, #8
 800231e:	2d0c      	cmp	r5, #12
 8002320:	bf38      	it	cc
 8002322:	250c      	movcc	r5, #12
 8002324:	2d00      	cmp	r5, #0
 8002326:	4606      	mov	r6, r0
 8002328:	db01      	blt.n	800232e <_malloc_r+0x1a>
 800232a:	42a9      	cmp	r1, r5
 800232c:	d903      	bls.n	8002336 <_malloc_r+0x22>
 800232e:	230c      	movs	r3, #12
 8002330:	6033      	str	r3, [r6, #0]
 8002332:	2000      	movs	r0, #0
 8002334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002336:	f000 f891 	bl	800245c <__malloc_lock>
 800233a:	4921      	ldr	r1, [pc, #132]	; (80023c0 <_malloc_r+0xac>)
 800233c:	680a      	ldr	r2, [r1, #0]
 800233e:	4614      	mov	r4, r2
 8002340:	b99c      	cbnz	r4, 800236a <_malloc_r+0x56>
 8002342:	4f20      	ldr	r7, [pc, #128]	; (80023c4 <_malloc_r+0xb0>)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	b923      	cbnz	r3, 8002352 <_malloc_r+0x3e>
 8002348:	4621      	mov	r1, r4
 800234a:	4630      	mov	r0, r6
 800234c:	f000 f83c 	bl	80023c8 <_sbrk_r>
 8002350:	6038      	str	r0, [r7, #0]
 8002352:	4629      	mov	r1, r5
 8002354:	4630      	mov	r0, r6
 8002356:	f000 f837 	bl	80023c8 <_sbrk_r>
 800235a:	1c43      	adds	r3, r0, #1
 800235c:	d123      	bne.n	80023a6 <_malloc_r+0x92>
 800235e:	230c      	movs	r3, #12
 8002360:	4630      	mov	r0, r6
 8002362:	6033      	str	r3, [r6, #0]
 8002364:	f000 f880 	bl	8002468 <__malloc_unlock>
 8002368:	e7e3      	b.n	8002332 <_malloc_r+0x1e>
 800236a:	6823      	ldr	r3, [r4, #0]
 800236c:	1b5b      	subs	r3, r3, r5
 800236e:	d417      	bmi.n	80023a0 <_malloc_r+0x8c>
 8002370:	2b0b      	cmp	r3, #11
 8002372:	d903      	bls.n	800237c <_malloc_r+0x68>
 8002374:	6023      	str	r3, [r4, #0]
 8002376:	441c      	add	r4, r3
 8002378:	6025      	str	r5, [r4, #0]
 800237a:	e004      	b.n	8002386 <_malloc_r+0x72>
 800237c:	6863      	ldr	r3, [r4, #4]
 800237e:	42a2      	cmp	r2, r4
 8002380:	bf0c      	ite	eq
 8002382:	600b      	streq	r3, [r1, #0]
 8002384:	6053      	strne	r3, [r2, #4]
 8002386:	4630      	mov	r0, r6
 8002388:	f000 f86e 	bl	8002468 <__malloc_unlock>
 800238c:	f104 000b 	add.w	r0, r4, #11
 8002390:	1d23      	adds	r3, r4, #4
 8002392:	f020 0007 	bic.w	r0, r0, #7
 8002396:	1ac2      	subs	r2, r0, r3
 8002398:	d0cc      	beq.n	8002334 <_malloc_r+0x20>
 800239a:	1a1b      	subs	r3, r3, r0
 800239c:	50a3      	str	r3, [r4, r2]
 800239e:	e7c9      	b.n	8002334 <_malloc_r+0x20>
 80023a0:	4622      	mov	r2, r4
 80023a2:	6864      	ldr	r4, [r4, #4]
 80023a4:	e7cc      	b.n	8002340 <_malloc_r+0x2c>
 80023a6:	1cc4      	adds	r4, r0, #3
 80023a8:	f024 0403 	bic.w	r4, r4, #3
 80023ac:	42a0      	cmp	r0, r4
 80023ae:	d0e3      	beq.n	8002378 <_malloc_r+0x64>
 80023b0:	1a21      	subs	r1, r4, r0
 80023b2:	4630      	mov	r0, r6
 80023b4:	f000 f808 	bl	80023c8 <_sbrk_r>
 80023b8:	3001      	adds	r0, #1
 80023ba:	d1dd      	bne.n	8002378 <_malloc_r+0x64>
 80023bc:	e7cf      	b.n	800235e <_malloc_r+0x4a>
 80023be:	bf00      	nop
 80023c0:	20000150 	.word	0x20000150
 80023c4:	20000154 	.word	0x20000154

080023c8 <_sbrk_r>:
 80023c8:	b538      	push	{r3, r4, r5, lr}
 80023ca:	2300      	movs	r3, #0
 80023cc:	4d05      	ldr	r5, [pc, #20]	; (80023e4 <_sbrk_r+0x1c>)
 80023ce:	4604      	mov	r4, r0
 80023d0:	4608      	mov	r0, r1
 80023d2:	602b      	str	r3, [r5, #0]
 80023d4:	f000 fba6 	bl	8002b24 <_sbrk>
 80023d8:	1c43      	adds	r3, r0, #1
 80023da:	d102      	bne.n	80023e2 <_sbrk_r+0x1a>
 80023dc:	682b      	ldr	r3, [r5, #0]
 80023de:	b103      	cbz	r3, 80023e2 <_sbrk_r+0x1a>
 80023e0:	6023      	str	r3, [r4, #0]
 80023e2:	bd38      	pop	{r3, r4, r5, pc}
 80023e4:	20000554 	.word	0x20000554

080023e8 <siprintf>:
 80023e8:	b40e      	push	{r1, r2, r3}
 80023ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80023ee:	b500      	push	{lr}
 80023f0:	b09c      	sub	sp, #112	; 0x70
 80023f2:	ab1d      	add	r3, sp, #116	; 0x74
 80023f4:	9002      	str	r0, [sp, #8]
 80023f6:	9006      	str	r0, [sp, #24]
 80023f8:	9107      	str	r1, [sp, #28]
 80023fa:	9104      	str	r1, [sp, #16]
 80023fc:	4808      	ldr	r0, [pc, #32]	; (8002420 <siprintf+0x38>)
 80023fe:	4909      	ldr	r1, [pc, #36]	; (8002424 <siprintf+0x3c>)
 8002400:	f853 2b04 	ldr.w	r2, [r3], #4
 8002404:	9105      	str	r1, [sp, #20]
 8002406:	6800      	ldr	r0, [r0, #0]
 8002408:	a902      	add	r1, sp, #8
 800240a:	9301      	str	r3, [sp, #4]
 800240c:	f000 f88e 	bl	800252c <_svfiprintf_r>
 8002410:	2200      	movs	r2, #0
 8002412:	9b02      	ldr	r3, [sp, #8]
 8002414:	701a      	strb	r2, [r3, #0]
 8002416:	b01c      	add	sp, #112	; 0x70
 8002418:	f85d eb04 	ldr.w	lr, [sp], #4
 800241c:	b003      	add	sp, #12
 800241e:	4770      	bx	lr
 8002420:	2000000c 	.word	0x2000000c
 8002424:	ffff0208 	.word	0xffff0208

08002428 <strcpy>:
 8002428:	4603      	mov	r3, r0
 800242a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800242e:	f803 2b01 	strb.w	r2, [r3], #1
 8002432:	2a00      	cmp	r2, #0
 8002434:	d1f9      	bne.n	800242a <strcpy+0x2>
 8002436:	4770      	bx	lr

08002438 <strncmp>:
 8002438:	b510      	push	{r4, lr}
 800243a:	b16a      	cbz	r2, 8002458 <strncmp+0x20>
 800243c:	3901      	subs	r1, #1
 800243e:	1884      	adds	r4, r0, r2
 8002440:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002444:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8002448:	4293      	cmp	r3, r2
 800244a:	d103      	bne.n	8002454 <strncmp+0x1c>
 800244c:	42a0      	cmp	r0, r4
 800244e:	d001      	beq.n	8002454 <strncmp+0x1c>
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1f5      	bne.n	8002440 <strncmp+0x8>
 8002454:	1a98      	subs	r0, r3, r2
 8002456:	bd10      	pop	{r4, pc}
 8002458:	4610      	mov	r0, r2
 800245a:	e7fc      	b.n	8002456 <strncmp+0x1e>

0800245c <__malloc_lock>:
 800245c:	4801      	ldr	r0, [pc, #4]	; (8002464 <__malloc_lock+0x8>)
 800245e:	f000 bafb 	b.w	8002a58 <__retarget_lock_acquire_recursive>
 8002462:	bf00      	nop
 8002464:	2000055c 	.word	0x2000055c

08002468 <__malloc_unlock>:
 8002468:	4801      	ldr	r0, [pc, #4]	; (8002470 <__malloc_unlock+0x8>)
 800246a:	f000 baf6 	b.w	8002a5a <__retarget_lock_release_recursive>
 800246e:	bf00      	nop
 8002470:	2000055c 	.word	0x2000055c

08002474 <__ssputs_r>:
 8002474:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002478:	688e      	ldr	r6, [r1, #8]
 800247a:	4682      	mov	sl, r0
 800247c:	429e      	cmp	r6, r3
 800247e:	460c      	mov	r4, r1
 8002480:	4690      	mov	r8, r2
 8002482:	461f      	mov	r7, r3
 8002484:	d838      	bhi.n	80024f8 <__ssputs_r+0x84>
 8002486:	898a      	ldrh	r2, [r1, #12]
 8002488:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800248c:	d032      	beq.n	80024f4 <__ssputs_r+0x80>
 800248e:	6825      	ldr	r5, [r4, #0]
 8002490:	6909      	ldr	r1, [r1, #16]
 8002492:	3301      	adds	r3, #1
 8002494:	eba5 0901 	sub.w	r9, r5, r1
 8002498:	6965      	ldr	r5, [r4, #20]
 800249a:	444b      	add	r3, r9
 800249c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80024a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80024a4:	106d      	asrs	r5, r5, #1
 80024a6:	429d      	cmp	r5, r3
 80024a8:	bf38      	it	cc
 80024aa:	461d      	movcc	r5, r3
 80024ac:	0553      	lsls	r3, r2, #21
 80024ae:	d531      	bpl.n	8002514 <__ssputs_r+0xa0>
 80024b0:	4629      	mov	r1, r5
 80024b2:	f7ff ff2f 	bl	8002314 <_malloc_r>
 80024b6:	4606      	mov	r6, r0
 80024b8:	b950      	cbnz	r0, 80024d0 <__ssputs_r+0x5c>
 80024ba:	230c      	movs	r3, #12
 80024bc:	f04f 30ff 	mov.w	r0, #4294967295
 80024c0:	f8ca 3000 	str.w	r3, [sl]
 80024c4:	89a3      	ldrh	r3, [r4, #12]
 80024c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024ca:	81a3      	strh	r3, [r4, #12]
 80024cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80024d0:	464a      	mov	r2, r9
 80024d2:	6921      	ldr	r1, [r4, #16]
 80024d4:	f000 fad0 	bl	8002a78 <memcpy>
 80024d8:	89a3      	ldrh	r3, [r4, #12]
 80024da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80024de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024e2:	81a3      	strh	r3, [r4, #12]
 80024e4:	6126      	str	r6, [r4, #16]
 80024e6:	444e      	add	r6, r9
 80024e8:	6026      	str	r6, [r4, #0]
 80024ea:	463e      	mov	r6, r7
 80024ec:	6165      	str	r5, [r4, #20]
 80024ee:	eba5 0509 	sub.w	r5, r5, r9
 80024f2:	60a5      	str	r5, [r4, #8]
 80024f4:	42be      	cmp	r6, r7
 80024f6:	d900      	bls.n	80024fa <__ssputs_r+0x86>
 80024f8:	463e      	mov	r6, r7
 80024fa:	4632      	mov	r2, r6
 80024fc:	4641      	mov	r1, r8
 80024fe:	6820      	ldr	r0, [r4, #0]
 8002500:	f000 fac8 	bl	8002a94 <memmove>
 8002504:	68a3      	ldr	r3, [r4, #8]
 8002506:	6822      	ldr	r2, [r4, #0]
 8002508:	1b9b      	subs	r3, r3, r6
 800250a:	4432      	add	r2, r6
 800250c:	2000      	movs	r0, #0
 800250e:	60a3      	str	r3, [r4, #8]
 8002510:	6022      	str	r2, [r4, #0]
 8002512:	e7db      	b.n	80024cc <__ssputs_r+0x58>
 8002514:	462a      	mov	r2, r5
 8002516:	f000 fad7 	bl	8002ac8 <_realloc_r>
 800251a:	4606      	mov	r6, r0
 800251c:	2800      	cmp	r0, #0
 800251e:	d1e1      	bne.n	80024e4 <__ssputs_r+0x70>
 8002520:	4650      	mov	r0, sl
 8002522:	6921      	ldr	r1, [r4, #16]
 8002524:	f7ff feaa 	bl	800227c <_free_r>
 8002528:	e7c7      	b.n	80024ba <__ssputs_r+0x46>
	...

0800252c <_svfiprintf_r>:
 800252c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002530:	4698      	mov	r8, r3
 8002532:	898b      	ldrh	r3, [r1, #12]
 8002534:	4607      	mov	r7, r0
 8002536:	061b      	lsls	r3, r3, #24
 8002538:	460d      	mov	r5, r1
 800253a:	4614      	mov	r4, r2
 800253c:	b09d      	sub	sp, #116	; 0x74
 800253e:	d50e      	bpl.n	800255e <_svfiprintf_r+0x32>
 8002540:	690b      	ldr	r3, [r1, #16]
 8002542:	b963      	cbnz	r3, 800255e <_svfiprintf_r+0x32>
 8002544:	2140      	movs	r1, #64	; 0x40
 8002546:	f7ff fee5 	bl	8002314 <_malloc_r>
 800254a:	6028      	str	r0, [r5, #0]
 800254c:	6128      	str	r0, [r5, #16]
 800254e:	b920      	cbnz	r0, 800255a <_svfiprintf_r+0x2e>
 8002550:	230c      	movs	r3, #12
 8002552:	603b      	str	r3, [r7, #0]
 8002554:	f04f 30ff 	mov.w	r0, #4294967295
 8002558:	e0d1      	b.n	80026fe <_svfiprintf_r+0x1d2>
 800255a:	2340      	movs	r3, #64	; 0x40
 800255c:	616b      	str	r3, [r5, #20]
 800255e:	2300      	movs	r3, #0
 8002560:	9309      	str	r3, [sp, #36]	; 0x24
 8002562:	2320      	movs	r3, #32
 8002564:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002568:	2330      	movs	r3, #48	; 0x30
 800256a:	f04f 0901 	mov.w	r9, #1
 800256e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002572:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002718 <_svfiprintf_r+0x1ec>
 8002576:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800257a:	4623      	mov	r3, r4
 800257c:	469a      	mov	sl, r3
 800257e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002582:	b10a      	cbz	r2, 8002588 <_svfiprintf_r+0x5c>
 8002584:	2a25      	cmp	r2, #37	; 0x25
 8002586:	d1f9      	bne.n	800257c <_svfiprintf_r+0x50>
 8002588:	ebba 0b04 	subs.w	fp, sl, r4
 800258c:	d00b      	beq.n	80025a6 <_svfiprintf_r+0x7a>
 800258e:	465b      	mov	r3, fp
 8002590:	4622      	mov	r2, r4
 8002592:	4629      	mov	r1, r5
 8002594:	4638      	mov	r0, r7
 8002596:	f7ff ff6d 	bl	8002474 <__ssputs_r>
 800259a:	3001      	adds	r0, #1
 800259c:	f000 80aa 	beq.w	80026f4 <_svfiprintf_r+0x1c8>
 80025a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80025a2:	445a      	add	r2, fp
 80025a4:	9209      	str	r2, [sp, #36]	; 0x24
 80025a6:	f89a 3000 	ldrb.w	r3, [sl]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	f000 80a2 	beq.w	80026f4 <_svfiprintf_r+0x1c8>
 80025b0:	2300      	movs	r3, #0
 80025b2:	f04f 32ff 	mov.w	r2, #4294967295
 80025b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80025ba:	f10a 0a01 	add.w	sl, sl, #1
 80025be:	9304      	str	r3, [sp, #16]
 80025c0:	9307      	str	r3, [sp, #28]
 80025c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80025c6:	931a      	str	r3, [sp, #104]	; 0x68
 80025c8:	4654      	mov	r4, sl
 80025ca:	2205      	movs	r2, #5
 80025cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80025d0:	4851      	ldr	r0, [pc, #324]	; (8002718 <_svfiprintf_r+0x1ec>)
 80025d2:	f000 fa43 	bl	8002a5c <memchr>
 80025d6:	9a04      	ldr	r2, [sp, #16]
 80025d8:	b9d8      	cbnz	r0, 8002612 <_svfiprintf_r+0xe6>
 80025da:	06d0      	lsls	r0, r2, #27
 80025dc:	bf44      	itt	mi
 80025de:	2320      	movmi	r3, #32
 80025e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025e4:	0711      	lsls	r1, r2, #28
 80025e6:	bf44      	itt	mi
 80025e8:	232b      	movmi	r3, #43	; 0x2b
 80025ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80025ee:	f89a 3000 	ldrb.w	r3, [sl]
 80025f2:	2b2a      	cmp	r3, #42	; 0x2a
 80025f4:	d015      	beq.n	8002622 <_svfiprintf_r+0xf6>
 80025f6:	4654      	mov	r4, sl
 80025f8:	2000      	movs	r0, #0
 80025fa:	f04f 0c0a 	mov.w	ip, #10
 80025fe:	9a07      	ldr	r2, [sp, #28]
 8002600:	4621      	mov	r1, r4
 8002602:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002606:	3b30      	subs	r3, #48	; 0x30
 8002608:	2b09      	cmp	r3, #9
 800260a:	d94e      	bls.n	80026aa <_svfiprintf_r+0x17e>
 800260c:	b1b0      	cbz	r0, 800263c <_svfiprintf_r+0x110>
 800260e:	9207      	str	r2, [sp, #28]
 8002610:	e014      	b.n	800263c <_svfiprintf_r+0x110>
 8002612:	eba0 0308 	sub.w	r3, r0, r8
 8002616:	fa09 f303 	lsl.w	r3, r9, r3
 800261a:	4313      	orrs	r3, r2
 800261c:	46a2      	mov	sl, r4
 800261e:	9304      	str	r3, [sp, #16]
 8002620:	e7d2      	b.n	80025c8 <_svfiprintf_r+0x9c>
 8002622:	9b03      	ldr	r3, [sp, #12]
 8002624:	1d19      	adds	r1, r3, #4
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	9103      	str	r1, [sp, #12]
 800262a:	2b00      	cmp	r3, #0
 800262c:	bfbb      	ittet	lt
 800262e:	425b      	neglt	r3, r3
 8002630:	f042 0202 	orrlt.w	r2, r2, #2
 8002634:	9307      	strge	r3, [sp, #28]
 8002636:	9307      	strlt	r3, [sp, #28]
 8002638:	bfb8      	it	lt
 800263a:	9204      	strlt	r2, [sp, #16]
 800263c:	7823      	ldrb	r3, [r4, #0]
 800263e:	2b2e      	cmp	r3, #46	; 0x2e
 8002640:	d10c      	bne.n	800265c <_svfiprintf_r+0x130>
 8002642:	7863      	ldrb	r3, [r4, #1]
 8002644:	2b2a      	cmp	r3, #42	; 0x2a
 8002646:	d135      	bne.n	80026b4 <_svfiprintf_r+0x188>
 8002648:	9b03      	ldr	r3, [sp, #12]
 800264a:	3402      	adds	r4, #2
 800264c:	1d1a      	adds	r2, r3, #4
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	9203      	str	r2, [sp, #12]
 8002652:	2b00      	cmp	r3, #0
 8002654:	bfb8      	it	lt
 8002656:	f04f 33ff 	movlt.w	r3, #4294967295
 800265a:	9305      	str	r3, [sp, #20]
 800265c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002728 <_svfiprintf_r+0x1fc>
 8002660:	2203      	movs	r2, #3
 8002662:	4650      	mov	r0, sl
 8002664:	7821      	ldrb	r1, [r4, #0]
 8002666:	f000 f9f9 	bl	8002a5c <memchr>
 800266a:	b140      	cbz	r0, 800267e <_svfiprintf_r+0x152>
 800266c:	2340      	movs	r3, #64	; 0x40
 800266e:	eba0 000a 	sub.w	r0, r0, sl
 8002672:	fa03 f000 	lsl.w	r0, r3, r0
 8002676:	9b04      	ldr	r3, [sp, #16]
 8002678:	3401      	adds	r4, #1
 800267a:	4303      	orrs	r3, r0
 800267c:	9304      	str	r3, [sp, #16]
 800267e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002682:	2206      	movs	r2, #6
 8002684:	4825      	ldr	r0, [pc, #148]	; (800271c <_svfiprintf_r+0x1f0>)
 8002686:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800268a:	f000 f9e7 	bl	8002a5c <memchr>
 800268e:	2800      	cmp	r0, #0
 8002690:	d038      	beq.n	8002704 <_svfiprintf_r+0x1d8>
 8002692:	4b23      	ldr	r3, [pc, #140]	; (8002720 <_svfiprintf_r+0x1f4>)
 8002694:	bb1b      	cbnz	r3, 80026de <_svfiprintf_r+0x1b2>
 8002696:	9b03      	ldr	r3, [sp, #12]
 8002698:	3307      	adds	r3, #7
 800269a:	f023 0307 	bic.w	r3, r3, #7
 800269e:	3308      	adds	r3, #8
 80026a0:	9303      	str	r3, [sp, #12]
 80026a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80026a4:	4433      	add	r3, r6
 80026a6:	9309      	str	r3, [sp, #36]	; 0x24
 80026a8:	e767      	b.n	800257a <_svfiprintf_r+0x4e>
 80026aa:	460c      	mov	r4, r1
 80026ac:	2001      	movs	r0, #1
 80026ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80026b2:	e7a5      	b.n	8002600 <_svfiprintf_r+0xd4>
 80026b4:	2300      	movs	r3, #0
 80026b6:	f04f 0c0a 	mov.w	ip, #10
 80026ba:	4619      	mov	r1, r3
 80026bc:	3401      	adds	r4, #1
 80026be:	9305      	str	r3, [sp, #20]
 80026c0:	4620      	mov	r0, r4
 80026c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80026c6:	3a30      	subs	r2, #48	; 0x30
 80026c8:	2a09      	cmp	r2, #9
 80026ca:	d903      	bls.n	80026d4 <_svfiprintf_r+0x1a8>
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d0c5      	beq.n	800265c <_svfiprintf_r+0x130>
 80026d0:	9105      	str	r1, [sp, #20]
 80026d2:	e7c3      	b.n	800265c <_svfiprintf_r+0x130>
 80026d4:	4604      	mov	r4, r0
 80026d6:	2301      	movs	r3, #1
 80026d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80026dc:	e7f0      	b.n	80026c0 <_svfiprintf_r+0x194>
 80026de:	ab03      	add	r3, sp, #12
 80026e0:	9300      	str	r3, [sp, #0]
 80026e2:	462a      	mov	r2, r5
 80026e4:	4638      	mov	r0, r7
 80026e6:	4b0f      	ldr	r3, [pc, #60]	; (8002724 <_svfiprintf_r+0x1f8>)
 80026e8:	a904      	add	r1, sp, #16
 80026ea:	f3af 8000 	nop.w
 80026ee:	1c42      	adds	r2, r0, #1
 80026f0:	4606      	mov	r6, r0
 80026f2:	d1d6      	bne.n	80026a2 <_svfiprintf_r+0x176>
 80026f4:	89ab      	ldrh	r3, [r5, #12]
 80026f6:	065b      	lsls	r3, r3, #25
 80026f8:	f53f af2c 	bmi.w	8002554 <_svfiprintf_r+0x28>
 80026fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80026fe:	b01d      	add	sp, #116	; 0x74
 8002700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002704:	ab03      	add	r3, sp, #12
 8002706:	9300      	str	r3, [sp, #0]
 8002708:	462a      	mov	r2, r5
 800270a:	4638      	mov	r0, r7
 800270c:	4b05      	ldr	r3, [pc, #20]	; (8002724 <_svfiprintf_r+0x1f8>)
 800270e:	a904      	add	r1, sp, #16
 8002710:	f000 f87c 	bl	800280c <_printf_i>
 8002714:	e7eb      	b.n	80026ee <_svfiprintf_r+0x1c2>
 8002716:	bf00      	nop
 8002718:	08002bb9 	.word	0x08002bb9
 800271c:	08002bc3 	.word	0x08002bc3
 8002720:	00000000 	.word	0x00000000
 8002724:	08002475 	.word	0x08002475
 8002728:	08002bbf 	.word	0x08002bbf

0800272c <_printf_common>:
 800272c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002730:	4616      	mov	r6, r2
 8002732:	4699      	mov	r9, r3
 8002734:	688a      	ldr	r2, [r1, #8]
 8002736:	690b      	ldr	r3, [r1, #16]
 8002738:	4607      	mov	r7, r0
 800273a:	4293      	cmp	r3, r2
 800273c:	bfb8      	it	lt
 800273e:	4613      	movlt	r3, r2
 8002740:	6033      	str	r3, [r6, #0]
 8002742:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002746:	460c      	mov	r4, r1
 8002748:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800274c:	b10a      	cbz	r2, 8002752 <_printf_common+0x26>
 800274e:	3301      	adds	r3, #1
 8002750:	6033      	str	r3, [r6, #0]
 8002752:	6823      	ldr	r3, [r4, #0]
 8002754:	0699      	lsls	r1, r3, #26
 8002756:	bf42      	ittt	mi
 8002758:	6833      	ldrmi	r3, [r6, #0]
 800275a:	3302      	addmi	r3, #2
 800275c:	6033      	strmi	r3, [r6, #0]
 800275e:	6825      	ldr	r5, [r4, #0]
 8002760:	f015 0506 	ands.w	r5, r5, #6
 8002764:	d106      	bne.n	8002774 <_printf_common+0x48>
 8002766:	f104 0a19 	add.w	sl, r4, #25
 800276a:	68e3      	ldr	r3, [r4, #12]
 800276c:	6832      	ldr	r2, [r6, #0]
 800276e:	1a9b      	subs	r3, r3, r2
 8002770:	42ab      	cmp	r3, r5
 8002772:	dc28      	bgt.n	80027c6 <_printf_common+0x9a>
 8002774:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002778:	1e13      	subs	r3, r2, #0
 800277a:	6822      	ldr	r2, [r4, #0]
 800277c:	bf18      	it	ne
 800277e:	2301      	movne	r3, #1
 8002780:	0692      	lsls	r2, r2, #26
 8002782:	d42d      	bmi.n	80027e0 <_printf_common+0xb4>
 8002784:	4649      	mov	r1, r9
 8002786:	4638      	mov	r0, r7
 8002788:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800278c:	47c0      	blx	r8
 800278e:	3001      	adds	r0, #1
 8002790:	d020      	beq.n	80027d4 <_printf_common+0xa8>
 8002792:	6823      	ldr	r3, [r4, #0]
 8002794:	68e5      	ldr	r5, [r4, #12]
 8002796:	f003 0306 	and.w	r3, r3, #6
 800279a:	2b04      	cmp	r3, #4
 800279c:	bf18      	it	ne
 800279e:	2500      	movne	r5, #0
 80027a0:	6832      	ldr	r2, [r6, #0]
 80027a2:	f04f 0600 	mov.w	r6, #0
 80027a6:	68a3      	ldr	r3, [r4, #8]
 80027a8:	bf08      	it	eq
 80027aa:	1aad      	subeq	r5, r5, r2
 80027ac:	6922      	ldr	r2, [r4, #16]
 80027ae:	bf08      	it	eq
 80027b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80027b4:	4293      	cmp	r3, r2
 80027b6:	bfc4      	itt	gt
 80027b8:	1a9b      	subgt	r3, r3, r2
 80027ba:	18ed      	addgt	r5, r5, r3
 80027bc:	341a      	adds	r4, #26
 80027be:	42b5      	cmp	r5, r6
 80027c0:	d11a      	bne.n	80027f8 <_printf_common+0xcc>
 80027c2:	2000      	movs	r0, #0
 80027c4:	e008      	b.n	80027d8 <_printf_common+0xac>
 80027c6:	2301      	movs	r3, #1
 80027c8:	4652      	mov	r2, sl
 80027ca:	4649      	mov	r1, r9
 80027cc:	4638      	mov	r0, r7
 80027ce:	47c0      	blx	r8
 80027d0:	3001      	adds	r0, #1
 80027d2:	d103      	bne.n	80027dc <_printf_common+0xb0>
 80027d4:	f04f 30ff 	mov.w	r0, #4294967295
 80027d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027dc:	3501      	adds	r5, #1
 80027de:	e7c4      	b.n	800276a <_printf_common+0x3e>
 80027e0:	2030      	movs	r0, #48	; 0x30
 80027e2:	18e1      	adds	r1, r4, r3
 80027e4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80027e8:	1c5a      	adds	r2, r3, #1
 80027ea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80027ee:	4422      	add	r2, r4
 80027f0:	3302      	adds	r3, #2
 80027f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80027f6:	e7c5      	b.n	8002784 <_printf_common+0x58>
 80027f8:	2301      	movs	r3, #1
 80027fa:	4622      	mov	r2, r4
 80027fc:	4649      	mov	r1, r9
 80027fe:	4638      	mov	r0, r7
 8002800:	47c0      	blx	r8
 8002802:	3001      	adds	r0, #1
 8002804:	d0e6      	beq.n	80027d4 <_printf_common+0xa8>
 8002806:	3601      	adds	r6, #1
 8002808:	e7d9      	b.n	80027be <_printf_common+0x92>
	...

0800280c <_printf_i>:
 800280c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002810:	460c      	mov	r4, r1
 8002812:	7e27      	ldrb	r7, [r4, #24]
 8002814:	4691      	mov	r9, r2
 8002816:	2f78      	cmp	r7, #120	; 0x78
 8002818:	4680      	mov	r8, r0
 800281a:	469a      	mov	sl, r3
 800281c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800281e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002822:	d807      	bhi.n	8002834 <_printf_i+0x28>
 8002824:	2f62      	cmp	r7, #98	; 0x62
 8002826:	d80a      	bhi.n	800283e <_printf_i+0x32>
 8002828:	2f00      	cmp	r7, #0
 800282a:	f000 80d9 	beq.w	80029e0 <_printf_i+0x1d4>
 800282e:	2f58      	cmp	r7, #88	; 0x58
 8002830:	f000 80a4 	beq.w	800297c <_printf_i+0x170>
 8002834:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002838:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800283c:	e03a      	b.n	80028b4 <_printf_i+0xa8>
 800283e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002842:	2b15      	cmp	r3, #21
 8002844:	d8f6      	bhi.n	8002834 <_printf_i+0x28>
 8002846:	a001      	add	r0, pc, #4	; (adr r0, 800284c <_printf_i+0x40>)
 8002848:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800284c:	080028a5 	.word	0x080028a5
 8002850:	080028b9 	.word	0x080028b9
 8002854:	08002835 	.word	0x08002835
 8002858:	08002835 	.word	0x08002835
 800285c:	08002835 	.word	0x08002835
 8002860:	08002835 	.word	0x08002835
 8002864:	080028b9 	.word	0x080028b9
 8002868:	08002835 	.word	0x08002835
 800286c:	08002835 	.word	0x08002835
 8002870:	08002835 	.word	0x08002835
 8002874:	08002835 	.word	0x08002835
 8002878:	080029c7 	.word	0x080029c7
 800287c:	080028e9 	.word	0x080028e9
 8002880:	080029a9 	.word	0x080029a9
 8002884:	08002835 	.word	0x08002835
 8002888:	08002835 	.word	0x08002835
 800288c:	080029e9 	.word	0x080029e9
 8002890:	08002835 	.word	0x08002835
 8002894:	080028e9 	.word	0x080028e9
 8002898:	08002835 	.word	0x08002835
 800289c:	08002835 	.word	0x08002835
 80028a0:	080029b1 	.word	0x080029b1
 80028a4:	680b      	ldr	r3, [r1, #0]
 80028a6:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80028aa:	1d1a      	adds	r2, r3, #4
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	600a      	str	r2, [r1, #0]
 80028b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80028b4:	2301      	movs	r3, #1
 80028b6:	e0a4      	b.n	8002a02 <_printf_i+0x1f6>
 80028b8:	6825      	ldr	r5, [r4, #0]
 80028ba:	6808      	ldr	r0, [r1, #0]
 80028bc:	062e      	lsls	r6, r5, #24
 80028be:	f100 0304 	add.w	r3, r0, #4
 80028c2:	d50a      	bpl.n	80028da <_printf_i+0xce>
 80028c4:	6805      	ldr	r5, [r0, #0]
 80028c6:	600b      	str	r3, [r1, #0]
 80028c8:	2d00      	cmp	r5, #0
 80028ca:	da03      	bge.n	80028d4 <_printf_i+0xc8>
 80028cc:	232d      	movs	r3, #45	; 0x2d
 80028ce:	426d      	negs	r5, r5
 80028d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80028d4:	230a      	movs	r3, #10
 80028d6:	485e      	ldr	r0, [pc, #376]	; (8002a50 <_printf_i+0x244>)
 80028d8:	e019      	b.n	800290e <_printf_i+0x102>
 80028da:	f015 0f40 	tst.w	r5, #64	; 0x40
 80028de:	6805      	ldr	r5, [r0, #0]
 80028e0:	600b      	str	r3, [r1, #0]
 80028e2:	bf18      	it	ne
 80028e4:	b22d      	sxthne	r5, r5
 80028e6:	e7ef      	b.n	80028c8 <_printf_i+0xbc>
 80028e8:	680b      	ldr	r3, [r1, #0]
 80028ea:	6825      	ldr	r5, [r4, #0]
 80028ec:	1d18      	adds	r0, r3, #4
 80028ee:	6008      	str	r0, [r1, #0]
 80028f0:	0628      	lsls	r0, r5, #24
 80028f2:	d501      	bpl.n	80028f8 <_printf_i+0xec>
 80028f4:	681d      	ldr	r5, [r3, #0]
 80028f6:	e002      	b.n	80028fe <_printf_i+0xf2>
 80028f8:	0669      	lsls	r1, r5, #25
 80028fa:	d5fb      	bpl.n	80028f4 <_printf_i+0xe8>
 80028fc:	881d      	ldrh	r5, [r3, #0]
 80028fe:	2f6f      	cmp	r7, #111	; 0x6f
 8002900:	bf0c      	ite	eq
 8002902:	2308      	moveq	r3, #8
 8002904:	230a      	movne	r3, #10
 8002906:	4852      	ldr	r0, [pc, #328]	; (8002a50 <_printf_i+0x244>)
 8002908:	2100      	movs	r1, #0
 800290a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800290e:	6866      	ldr	r6, [r4, #4]
 8002910:	2e00      	cmp	r6, #0
 8002912:	bfa8      	it	ge
 8002914:	6821      	ldrge	r1, [r4, #0]
 8002916:	60a6      	str	r6, [r4, #8]
 8002918:	bfa4      	itt	ge
 800291a:	f021 0104 	bicge.w	r1, r1, #4
 800291e:	6021      	strge	r1, [r4, #0]
 8002920:	b90d      	cbnz	r5, 8002926 <_printf_i+0x11a>
 8002922:	2e00      	cmp	r6, #0
 8002924:	d04d      	beq.n	80029c2 <_printf_i+0x1b6>
 8002926:	4616      	mov	r6, r2
 8002928:	fbb5 f1f3 	udiv	r1, r5, r3
 800292c:	fb03 5711 	mls	r7, r3, r1, r5
 8002930:	5dc7      	ldrb	r7, [r0, r7]
 8002932:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002936:	462f      	mov	r7, r5
 8002938:	42bb      	cmp	r3, r7
 800293a:	460d      	mov	r5, r1
 800293c:	d9f4      	bls.n	8002928 <_printf_i+0x11c>
 800293e:	2b08      	cmp	r3, #8
 8002940:	d10b      	bne.n	800295a <_printf_i+0x14e>
 8002942:	6823      	ldr	r3, [r4, #0]
 8002944:	07df      	lsls	r7, r3, #31
 8002946:	d508      	bpl.n	800295a <_printf_i+0x14e>
 8002948:	6923      	ldr	r3, [r4, #16]
 800294a:	6861      	ldr	r1, [r4, #4]
 800294c:	4299      	cmp	r1, r3
 800294e:	bfde      	ittt	le
 8002950:	2330      	movle	r3, #48	; 0x30
 8002952:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002956:	f106 36ff 	addle.w	r6, r6, #4294967295
 800295a:	1b92      	subs	r2, r2, r6
 800295c:	6122      	str	r2, [r4, #16]
 800295e:	464b      	mov	r3, r9
 8002960:	4621      	mov	r1, r4
 8002962:	4640      	mov	r0, r8
 8002964:	f8cd a000 	str.w	sl, [sp]
 8002968:	aa03      	add	r2, sp, #12
 800296a:	f7ff fedf 	bl	800272c <_printf_common>
 800296e:	3001      	adds	r0, #1
 8002970:	d14c      	bne.n	8002a0c <_printf_i+0x200>
 8002972:	f04f 30ff 	mov.w	r0, #4294967295
 8002976:	b004      	add	sp, #16
 8002978:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800297c:	4834      	ldr	r0, [pc, #208]	; (8002a50 <_printf_i+0x244>)
 800297e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002982:	680e      	ldr	r6, [r1, #0]
 8002984:	6823      	ldr	r3, [r4, #0]
 8002986:	f856 5b04 	ldr.w	r5, [r6], #4
 800298a:	061f      	lsls	r7, r3, #24
 800298c:	600e      	str	r6, [r1, #0]
 800298e:	d514      	bpl.n	80029ba <_printf_i+0x1ae>
 8002990:	07d9      	lsls	r1, r3, #31
 8002992:	bf44      	itt	mi
 8002994:	f043 0320 	orrmi.w	r3, r3, #32
 8002998:	6023      	strmi	r3, [r4, #0]
 800299a:	b91d      	cbnz	r5, 80029a4 <_printf_i+0x198>
 800299c:	6823      	ldr	r3, [r4, #0]
 800299e:	f023 0320 	bic.w	r3, r3, #32
 80029a2:	6023      	str	r3, [r4, #0]
 80029a4:	2310      	movs	r3, #16
 80029a6:	e7af      	b.n	8002908 <_printf_i+0xfc>
 80029a8:	6823      	ldr	r3, [r4, #0]
 80029aa:	f043 0320 	orr.w	r3, r3, #32
 80029ae:	6023      	str	r3, [r4, #0]
 80029b0:	2378      	movs	r3, #120	; 0x78
 80029b2:	4828      	ldr	r0, [pc, #160]	; (8002a54 <_printf_i+0x248>)
 80029b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80029b8:	e7e3      	b.n	8002982 <_printf_i+0x176>
 80029ba:	065e      	lsls	r6, r3, #25
 80029bc:	bf48      	it	mi
 80029be:	b2ad      	uxthmi	r5, r5
 80029c0:	e7e6      	b.n	8002990 <_printf_i+0x184>
 80029c2:	4616      	mov	r6, r2
 80029c4:	e7bb      	b.n	800293e <_printf_i+0x132>
 80029c6:	680b      	ldr	r3, [r1, #0]
 80029c8:	6826      	ldr	r6, [r4, #0]
 80029ca:	1d1d      	adds	r5, r3, #4
 80029cc:	6960      	ldr	r0, [r4, #20]
 80029ce:	600d      	str	r5, [r1, #0]
 80029d0:	0635      	lsls	r5, r6, #24
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	d501      	bpl.n	80029da <_printf_i+0x1ce>
 80029d6:	6018      	str	r0, [r3, #0]
 80029d8:	e002      	b.n	80029e0 <_printf_i+0x1d4>
 80029da:	0671      	lsls	r1, r6, #25
 80029dc:	d5fb      	bpl.n	80029d6 <_printf_i+0x1ca>
 80029de:	8018      	strh	r0, [r3, #0]
 80029e0:	2300      	movs	r3, #0
 80029e2:	4616      	mov	r6, r2
 80029e4:	6123      	str	r3, [r4, #16]
 80029e6:	e7ba      	b.n	800295e <_printf_i+0x152>
 80029e8:	680b      	ldr	r3, [r1, #0]
 80029ea:	1d1a      	adds	r2, r3, #4
 80029ec:	600a      	str	r2, [r1, #0]
 80029ee:	681e      	ldr	r6, [r3, #0]
 80029f0:	2100      	movs	r1, #0
 80029f2:	4630      	mov	r0, r6
 80029f4:	6862      	ldr	r2, [r4, #4]
 80029f6:	f000 f831 	bl	8002a5c <memchr>
 80029fa:	b108      	cbz	r0, 8002a00 <_printf_i+0x1f4>
 80029fc:	1b80      	subs	r0, r0, r6
 80029fe:	6060      	str	r0, [r4, #4]
 8002a00:	6863      	ldr	r3, [r4, #4]
 8002a02:	6123      	str	r3, [r4, #16]
 8002a04:	2300      	movs	r3, #0
 8002a06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002a0a:	e7a8      	b.n	800295e <_printf_i+0x152>
 8002a0c:	4632      	mov	r2, r6
 8002a0e:	4649      	mov	r1, r9
 8002a10:	4640      	mov	r0, r8
 8002a12:	6923      	ldr	r3, [r4, #16]
 8002a14:	47d0      	blx	sl
 8002a16:	3001      	adds	r0, #1
 8002a18:	d0ab      	beq.n	8002972 <_printf_i+0x166>
 8002a1a:	6823      	ldr	r3, [r4, #0]
 8002a1c:	079b      	lsls	r3, r3, #30
 8002a1e:	d413      	bmi.n	8002a48 <_printf_i+0x23c>
 8002a20:	68e0      	ldr	r0, [r4, #12]
 8002a22:	9b03      	ldr	r3, [sp, #12]
 8002a24:	4298      	cmp	r0, r3
 8002a26:	bfb8      	it	lt
 8002a28:	4618      	movlt	r0, r3
 8002a2a:	e7a4      	b.n	8002976 <_printf_i+0x16a>
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	4632      	mov	r2, r6
 8002a30:	4649      	mov	r1, r9
 8002a32:	4640      	mov	r0, r8
 8002a34:	47d0      	blx	sl
 8002a36:	3001      	adds	r0, #1
 8002a38:	d09b      	beq.n	8002972 <_printf_i+0x166>
 8002a3a:	3501      	adds	r5, #1
 8002a3c:	68e3      	ldr	r3, [r4, #12]
 8002a3e:	9903      	ldr	r1, [sp, #12]
 8002a40:	1a5b      	subs	r3, r3, r1
 8002a42:	42ab      	cmp	r3, r5
 8002a44:	dcf2      	bgt.n	8002a2c <_printf_i+0x220>
 8002a46:	e7eb      	b.n	8002a20 <_printf_i+0x214>
 8002a48:	2500      	movs	r5, #0
 8002a4a:	f104 0619 	add.w	r6, r4, #25
 8002a4e:	e7f5      	b.n	8002a3c <_printf_i+0x230>
 8002a50:	08002bca 	.word	0x08002bca
 8002a54:	08002bdb 	.word	0x08002bdb

08002a58 <__retarget_lock_acquire_recursive>:
 8002a58:	4770      	bx	lr

08002a5a <__retarget_lock_release_recursive>:
 8002a5a:	4770      	bx	lr

08002a5c <memchr>:
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	b510      	push	{r4, lr}
 8002a60:	b2c9      	uxtb	r1, r1
 8002a62:	4402      	add	r2, r0
 8002a64:	4293      	cmp	r3, r2
 8002a66:	4618      	mov	r0, r3
 8002a68:	d101      	bne.n	8002a6e <memchr+0x12>
 8002a6a:	2000      	movs	r0, #0
 8002a6c:	e003      	b.n	8002a76 <memchr+0x1a>
 8002a6e:	7804      	ldrb	r4, [r0, #0]
 8002a70:	3301      	adds	r3, #1
 8002a72:	428c      	cmp	r4, r1
 8002a74:	d1f6      	bne.n	8002a64 <memchr+0x8>
 8002a76:	bd10      	pop	{r4, pc}

08002a78 <memcpy>:
 8002a78:	440a      	add	r2, r1
 8002a7a:	4291      	cmp	r1, r2
 8002a7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002a80:	d100      	bne.n	8002a84 <memcpy+0xc>
 8002a82:	4770      	bx	lr
 8002a84:	b510      	push	{r4, lr}
 8002a86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002a8a:	4291      	cmp	r1, r2
 8002a8c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002a90:	d1f9      	bne.n	8002a86 <memcpy+0xe>
 8002a92:	bd10      	pop	{r4, pc}

08002a94 <memmove>:
 8002a94:	4288      	cmp	r0, r1
 8002a96:	b510      	push	{r4, lr}
 8002a98:	eb01 0402 	add.w	r4, r1, r2
 8002a9c:	d902      	bls.n	8002aa4 <memmove+0x10>
 8002a9e:	4284      	cmp	r4, r0
 8002aa0:	4623      	mov	r3, r4
 8002aa2:	d807      	bhi.n	8002ab4 <memmove+0x20>
 8002aa4:	1e43      	subs	r3, r0, #1
 8002aa6:	42a1      	cmp	r1, r4
 8002aa8:	d008      	beq.n	8002abc <memmove+0x28>
 8002aaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002aae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002ab2:	e7f8      	b.n	8002aa6 <memmove+0x12>
 8002ab4:	4601      	mov	r1, r0
 8002ab6:	4402      	add	r2, r0
 8002ab8:	428a      	cmp	r2, r1
 8002aba:	d100      	bne.n	8002abe <memmove+0x2a>
 8002abc:	bd10      	pop	{r4, pc}
 8002abe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002ac2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002ac6:	e7f7      	b.n	8002ab8 <memmove+0x24>

08002ac8 <_realloc_r>:
 8002ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aca:	4607      	mov	r7, r0
 8002acc:	4614      	mov	r4, r2
 8002ace:	460e      	mov	r6, r1
 8002ad0:	b921      	cbnz	r1, 8002adc <_realloc_r+0x14>
 8002ad2:	4611      	mov	r1, r2
 8002ad4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002ad8:	f7ff bc1c 	b.w	8002314 <_malloc_r>
 8002adc:	b922      	cbnz	r2, 8002ae8 <_realloc_r+0x20>
 8002ade:	f7ff fbcd 	bl	800227c <_free_r>
 8002ae2:	4625      	mov	r5, r4
 8002ae4:	4628      	mov	r0, r5
 8002ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ae8:	f000 f814 	bl	8002b14 <_malloc_usable_size_r>
 8002aec:	42a0      	cmp	r0, r4
 8002aee:	d20f      	bcs.n	8002b10 <_realloc_r+0x48>
 8002af0:	4621      	mov	r1, r4
 8002af2:	4638      	mov	r0, r7
 8002af4:	f7ff fc0e 	bl	8002314 <_malloc_r>
 8002af8:	4605      	mov	r5, r0
 8002afa:	2800      	cmp	r0, #0
 8002afc:	d0f2      	beq.n	8002ae4 <_realloc_r+0x1c>
 8002afe:	4631      	mov	r1, r6
 8002b00:	4622      	mov	r2, r4
 8002b02:	f7ff ffb9 	bl	8002a78 <memcpy>
 8002b06:	4631      	mov	r1, r6
 8002b08:	4638      	mov	r0, r7
 8002b0a:	f7ff fbb7 	bl	800227c <_free_r>
 8002b0e:	e7e9      	b.n	8002ae4 <_realloc_r+0x1c>
 8002b10:	4635      	mov	r5, r6
 8002b12:	e7e7      	b.n	8002ae4 <_realloc_r+0x1c>

08002b14 <_malloc_usable_size_r>:
 8002b14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002b18:	1f18      	subs	r0, r3, #4
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	bfbc      	itt	lt
 8002b1e:	580b      	ldrlt	r3, [r1, r0]
 8002b20:	18c0      	addlt	r0, r0, r3
 8002b22:	4770      	bx	lr

08002b24 <_sbrk>:
 8002b24:	4b04      	ldr	r3, [pc, #16]	; (8002b38 <_sbrk+0x14>)
 8002b26:	4602      	mov	r2, r0
 8002b28:	6819      	ldr	r1, [r3, #0]
 8002b2a:	b909      	cbnz	r1, 8002b30 <_sbrk+0xc>
 8002b2c:	4903      	ldr	r1, [pc, #12]	; (8002b3c <_sbrk+0x18>)
 8002b2e:	6019      	str	r1, [r3, #0]
 8002b30:	6818      	ldr	r0, [r3, #0]
 8002b32:	4402      	add	r2, r0
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	4770      	bx	lr
 8002b38:	20000158 	.word	0x20000158
 8002b3c:	20000568 	.word	0x20000568

08002b40 <_init>:
 8002b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b42:	bf00      	nop
 8002b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b46:	bc08      	pop	{r3}
 8002b48:	469e      	mov	lr, r3
 8002b4a:	4770      	bx	lr

08002b4c <_fini>:
 8002b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b4e:	bf00      	nop
 8002b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b52:	bc08      	pop	{r3}
 8002b54:	469e      	mov	lr, r3
 8002b56:	4770      	bx	lr
