###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID caddy13)
#  Generated on:      Sun Jul 11 20:15:35 2021
#  Design:            deconv_kernel_estimator_top_level
#  Command:           place_opt_design -out_dir reports -prefix place
###############################################################
Path 1: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_3/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_3/wmask0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  5.735
= Slack Time                   14.162
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.162 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.162 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   14.450 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   14.451 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   15.088 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   15.134 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   15.543 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   15.558 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   15.964 | 
     | phase_vec_sram_interface_inst/U28                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   15.965 | 
     | phase_vec_sram_interface_inst/U28                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 1.116 | 0.923 |   2.726 |   16.888 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 1.117 | 0.028 |   2.754 |   16.916 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.391 | 0.404 |   3.158 |   17.320 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.391 | 0.001 |   3.159 |   17.322 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.891 | 0.772 |   3.931 |   18.094 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.891 | 0.023 |   3.954 |   18.116 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.428 | 0.583 |   4.537 |   18.699 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.428 | 0.000 |   4.537 |   18.700 | 
     | FE_OFC1660_FE_DBTN6_rwadr_mux_0                    |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_2            | 0.422 | 0.584 |   5.121 |   19.283 | 
     | FE_OFC1660_FE_DBTN6_rwadr_mux_0                    |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.424 | 0.024 |   5.145 |   19.308 | 
     | FE_OFC2914_FE_OFN2452_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.031 | 0.268 |   5.413 |   19.576 | 
     | FE_OFC2914_FE_OFN2452_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.031 | 0.000 |   5.414 |   19.576 | 
     | FE_OFC3085_FE_OFN2914_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.022 | 0.105 |   5.518 |   19.680 | 
     | FE_OFC3085_FE_OFN2914_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_6            | 0.022 | 0.000 |   5.518 |   19.681 | 
     | FE_OFC3398_FE_OFN2914_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_6            | 0.026 | 0.105 |   5.624 |   19.786 | 
     | FE_OFC3398_FE_OFN2914_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.026 | 0.000 |   5.624 |   19.786 | 
     | FE_OFC3489_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.025 | 0.111 |   5.734 |   19.897 | 
     | FE_OFC3489_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.038 | 0.000 |   5.735 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_3                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.162 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.162 | 
     | genblk1_genblk1_sram_2kb_inst_3                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_2/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_2/wmask0[3] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  5.705
= Slack Time                   14.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.191 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.191 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   14.493 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   14.494 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   14.824 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   14.870 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   15.727 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   15.743 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.268 |   16.460 | 
     | phase_vec_sram_interface_inst/U28                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   16.461 | 
     | phase_vec_sram_interface_inst/U28                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.531 | 0.753 |   3.023 |   17.214 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.532 | 0.028 |   3.051 |   17.243 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.193 | 0.369 |   3.420 |   17.612 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.194 | 0.001 |   3.422 |   17.613 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_2            | 0.412 | 0.481 |   3.902 |   18.094 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.413 | 0.023 |   3.925 |   18.116 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.260 | 0.352 |   4.277 |   18.468 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.261 | 0.000 |   4.277 |   18.469 | 
     | FE_OFC1660_FE_DBTN6_rwadr_mux_0                    |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.921 | 0.767 |   5.044 |   19.235 | 
     | FE_OFC1660_FE_DBTN6_rwadr_mux_0                    |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.024 |   5.068 |   19.260 | 
     | FE_OFC2783_FE_OFN2261_FE_OFN1695_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.249 | 0.317 |   5.385 |   19.577 | 
     | FE_OFC2783_FE_OFN2261_FE_OFN1695_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.250 | 0.000 |   5.385 |   19.577 | 
     | FE_OFC2784_FE_OFN2261_FE_OFN1695_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.088 | 0.132 |   5.518 |   19.709 | 
     | FE_OFC2784_FE_OFN2261_FE_OFN1695_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.088 | 0.000 |   5.518 |   19.709 | 
     | FE_OFC2785_FE_OFN2261_FE_OFN1695_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.033 | 0.104 |   5.621 |   19.813 | 
     | FE_OFC2785_FE_OFN2261_FE_OFN1695_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.033 | 0.000 |   5.622 |   19.813 | 
     | FE_OFC3237_FE_OFN2785_FE_OFN2261_FE_OFN1695_n      |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.029 | 0.084 |   5.705 |   19.897 | 
     | FE_OFC3237_FE_OFN2785_FE_OFN2261_FE_OFN1695_n      |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.044 | 0.000 |   5.705 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_2                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.191 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.191 | 
     | genblk1_genblk1_sram_2kb_inst_2                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_3/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_3/wmask0[3] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  5.704
= Slack Time                   14.193
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.193 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.193 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   14.495 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   14.496 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   14.826 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   14.872 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   15.729 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   15.745 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.269 |   16.462 | 
     | phase_vec_sram_interface_inst/U28                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   16.463 | 
     | phase_vec_sram_interface_inst/U28                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.531 | 0.753 |   3.023 |   17.216 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.532 | 0.028 |   3.051 |   17.244 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.193 | 0.369 |   3.420 |   17.614 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.194 | 0.001 |   3.422 |   17.615 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_2            | 0.412 | 0.481 |   3.902 |   18.096 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.413 | 0.023 |   3.925 |   18.118 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.260 | 0.352 |   4.277 |   18.470 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.261 | 0.000 |   4.277 |   18.470 | 
     | FE_OFC1660_FE_DBTN6_rwadr_mux_0                    |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.921 | 0.767 |   5.044 |   19.237 | 
     | FE_OFC1660_FE_DBTN6_rwadr_mux_0                    |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.024 |   5.068 |   19.261 | 
     | FE_OFC2740_FE_OFN2453_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.276 | 0.360 |   5.428 |   19.622 | 
     | FE_OFC2740_FE_OFN2453_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.276 | 0.001 |   5.429 |   19.622 | 
     | FE_OFC2741_FE_OFN2453_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.113 | 0.167 |   5.596 |   19.789 | 
     | FE_OFC2741_FE_OFN2453_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.113 | 0.000 |   5.596 |   19.790 | 
     | FE_OFC2742_FE_OFN2453_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.027 | 0.107 |   5.704 |   19.897 | 
     | FE_OFC2742_FE_OFN2453_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.041 | 0.000 |   5.704 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_3                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.193 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.193 | 
     | genblk1_genblk1_sram_2kb_inst_3                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_2/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_2/wmask0[2] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  5.636
= Slack Time                   14.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.261 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.261 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   14.563 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   14.563 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   14.894 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   14.940 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   15.797 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   15.812 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.269 |   16.530 | 
     | phase_vec_sram_interface_inst/U28                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   16.531 | 
     | phase_vec_sram_interface_inst/U28                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.531 | 0.753 |   3.023 |   17.284 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.532 | 0.028 |   3.051 |   17.312 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.193 | 0.369 |   3.420 |   17.682 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.194 | 0.001 |   3.422 |   17.683 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_2            | 0.412 | 0.481 |   3.902 |   18.163 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.413 | 0.023 |   3.925 |   18.186 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.260 | 0.352 |   4.277 |   18.538 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.261 | 0.000 |   4.277 |   18.538 | 
     | FE_OFC1660_FE_DBTN6_rwadr_mux_0                    |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.921 | 0.767 |   5.044 |   19.305 | 
     | FE_OFC1660_FE_DBTN6_rwadr_mux_0                    |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.024 |   5.068 |   19.329 | 
     | FE_OFC2780_FE_OFN2262_FE_OFN1695_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.250 | 0.318 |   5.386 |   19.647 | 
     | FE_OFC2780_FE_OFN2262_FE_OFN1695_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.250 | 0.000 |   5.386 |   19.647 | 
     | FE_OFC2781_FE_OFN2262_FE_OFN1695_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.098 | 0.146 |   5.533 |   19.794 | 
     | FE_OFC2781_FE_OFN2262_FE_OFN1695_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.098 | 0.000 |   5.533 |   19.794 | 
     | FE_OFC2782_FE_OFN2262_FE_OFN1695_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.027 | 0.103 |   5.636 |   19.897 | 
     | FE_OFC2782_FE_OFN2262_FE_OFN1695_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.041 | 0.000 |   5.636 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_2                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.261 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.261 | 
     | genblk1_genblk1_sram_2kb_inst_2                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/addr0[8] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  5.511
= Slack Time                   14.385
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.385 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.385 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   14.674 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   14.674 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   15.311 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   15.357 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   15.766 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   15.782 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   16.187 | 
     | phase_vec_sram_interface_inst/U60                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   16.189 | 
     | phase_vec_sram_interface_inst/U60                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 0.659 | 0.616 |   2.419 |   16.805 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.659 | 0.013 |   2.432 |   16.818 | 
     | FE_OFC1544_rwadr_mux_1                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.267 | 0.323 |   2.756 |   17.141 | 
     | FE_OFC1544_rwadr_mux_1                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.268 | 0.014 |   2.769 |   17.155 | 
     | FE_OFC1545_rwadr_mux_1                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.092 | 0.143 |   2.912 |   17.298 | 
     | FE_OFC1545_rwadr_mux_1                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.092 | 0.000 |   2.913 |   17.298 | 
     | FE_OFC2602_FE_OFN1751_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.039 | 0.110 |   3.023 |   17.408 | 
     | FE_OFC2602_FE_OFN1751_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.039 | 0.000 |   3.023 |   17.409 | 
     | FE_OFC2942_FE_OFN2602_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.757 | 0.554 |   3.577 |   17.963 | 
     | FE_OFC2942_FE_OFN2602_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.758 | 0.037 |   3.614 |   18.000 | 
     | FE_OFC2944_FE_OFN2602_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.675 | 0.805 |   4.419 |   18.805 | 
     | FE_OFC2944_FE_OFN2602_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.677 | 0.039 |   4.458 |   18.844 | 
     | FE_OFC2404_rwadr_mux_1                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.106 | 0.191 |   4.649 |   19.035 | 
     | FE_OFC2404_rwadr_mux_1                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.106 | 0.000 |   4.650 |   19.035 | 
     | FE_OFC2512_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.056 | 0.128 |   4.777 |   19.163 | 
     | FE_OFC2512_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.056 | 0.003 |   4.780 |   19.165 | 
     | FE_OFC3269_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.261 | 0.233 |   5.013 |   19.399 | 
     | FE_OFC3269_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.261 | 0.004 |   5.017 |   19.403 | 
     | FE_OFC3271_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.213 | 0.240 |   5.257 |   19.643 | 
     | FE_OFC3271_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_6            | 0.214 | 0.002 |   5.260 |   19.645 | 
     | FE_OFC3272_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_6            | 0.059 | 0.155 |   5.415 |   19.801 | 
     | FE_OFC3272_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.059 | 0.003 |   5.418 |   19.804 | 
     | FE_OFC3273_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.028 | 0.093 |   5.511 |   19.897 | 
     | FE_OFC3273_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.043 | 0.000 |   5.511 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.385 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.385 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/addr0[5] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  5.087
= Slack Time                   14.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.810 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.810 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.098 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.098 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   15.736 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   15.782 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.190 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.206 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   16.612 | 
     | phase_vec_sram_interface_inst/U63                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   16.613 | 
     | phase_vec_sram_interface_inst/U63                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 0.790 | 0.706 |   2.509 |   17.319 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.791 | 0.016 |   2.526 |   17.335 | 
     | FE_OFC1518_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.497 | 0.642 |   3.168 |   17.977 | 
     | FE_OFC1518_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.497 | 0.009 |   3.176 |   17.986 | 
     | FE_OFC1520_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.937 | 0.869 |   4.045 |   18.855 | 
     | FE_OFC1520_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.941 | 0.055 |   4.101 |   18.910 | 
     | FE_OFC1525_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.717 | 0.627 |   4.728 |   19.538 | 
     | FE_OFC1525_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.717 | 0.005 |   4.733 |   19.543 | 
     | FE_OFC2515_FE_OFN1525_rwadr_mux_4                  |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.046 | 0.182 |   4.915 |   19.725 | 
     | FE_OFC2515_FE_OFN1525_rwadr_mux_4                  |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.046 | 0.000 |   4.916 |   19.725 | 
     | FE_OFC3116_FE_OFN2515_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.030 | 0.089 |   5.005 |   19.815 | 
     | FE_OFC3116_FE_OFN2515_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.030 | 0.000 |   5.005 |   19.815 | 
     | FE_OFC3428_FE_OFN2515_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.028 | 0.082 |   5.087 |   19.897 | 
     | FE_OFC3428_FE_OFN2515_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.043 | 0.000 |   5.087 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.810 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.810 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/addr0[5] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  5.060
= Slack Time                   14.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.837 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.837 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.125 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.126 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   15.763 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   15.809 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.218 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.233 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   16.639 | 
     | phase_vec_sram_interface_inst/U63                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   16.640 | 
     | phase_vec_sram_interface_inst/U63                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 0.790 | 0.706 |   2.509 |   17.346 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.791 | 0.016 |   2.526 |   17.363 | 
     | FE_OFC1518_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.497 | 0.642 |   3.168 |   18.005 | 
     | FE_OFC1518_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.497 | 0.009 |   3.176 |   18.014 | 
     | FE_OFC1520_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.937 | 0.869 |   4.045 |   18.883 | 
     | FE_OFC1520_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.941 | 0.055 |   4.101 |   18.938 | 
     | FE_OFC1525_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.717 | 0.627 |   4.728 |   19.565 | 
     | FE_OFC1525_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.717 | 0.003 |   4.731 |   19.569 | 
     | FE_OFC2804_FE_OFN2149_FE_OFN1525_rwadr_mux_4       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.133 | 0.212 |   4.944 |   19.781 | 
     | FE_OFC2804_FE_OFN2149_FE_OFN1525_rwadr_mux_4       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.133 | 0.000 |   4.944 |   19.781 | 
     | FE_OFC2913_FE_OFN2149_FE_OFN1525_rwadr_mux_4       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.030 | 0.115 |   5.059 |   19.897 | 
     | FE_OFC2913_FE_OFN2149_FE_OFN1525_rwadr_mux_4       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.046 | 0.000 |   5.060 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.837 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.837 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/wmask0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  5.035
= Slack Time                   14.862
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.862 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.862 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.150 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.150 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   15.788 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   15.834 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.242 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.258 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   16.663 | 
     | phase_vec_sram_interface_inst/U28                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   16.665 | 
     | phase_vec_sram_interface_inst/U28                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 1.116 | 0.923 |   2.726 |   17.587 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 1.117 | 0.028 |   2.754 |   17.616 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.391 | 0.404 |   3.158 |   18.020 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.391 | 0.001 |   3.159 |   18.021 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.891 | 0.772 |   3.931 |   18.793 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.891 | 0.023 |   3.954 |   18.816 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.428 | 0.583 |   4.537 |   19.398 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.428 | 0.001 |   4.537 |   19.399 | 
     | FE_OFC2468_FE_OFN1697_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.081 | 0.256 |   4.793 |   19.655 | 
     | FE_OFC2468_FE_OFN1697_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.081 | 0.000 |   4.793 |   19.655 | 
     | FE_OFC2922_FE_OFN2468_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.025 | 0.132 |   4.925 |   19.787 | 
     | FE_OFC2922_FE_OFN2468_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.025 | 0.000 |   4.925 |   19.787 | 
     | FE_OFC3239_FE_OFN2922_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.024 | 0.110 |   5.035 |   19.897 | 
     | FE_OFC3239_FE_OFN2922_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.038 | 0.000 |   5.035 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.862 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.862 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/wmask0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  5.021
= Slack Time                   14.876
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.876 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.876 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.165 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.165 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   15.802 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   15.849 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.257 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.273 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   16.678 | 
     | phase_vec_sram_interface_inst/U28                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   16.680 | 
     | phase_vec_sram_interface_inst/U28                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 1.116 | 0.923 |   2.726 |   17.602 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 1.117 | 0.028 |   2.754 |   17.631 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.391 | 0.404 |   3.158 |   18.035 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.391 | 0.001 |   3.159 |   18.036 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.891 | 0.772 |   3.931 |   18.808 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.891 | 0.023 |   3.954 |   18.830 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.428 | 0.583 |   4.537 |   19.413 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.428 | 0.001 |   4.538 |   19.414 | 
     | FE_OFC2226_FE_OFN1697_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.065 | 0.241 |   4.779 |   19.655 | 
     | FE_OFC2226_FE_OFN1697_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.065 | 0.000 |   4.779 |   19.655 | 
     | FE_OFC2459_FE_OFN1697_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.028 | 0.129 |   4.908 |   19.784 | 
     | FE_OFC2459_FE_OFN1697_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.028 | 0.000 |   4.908 |   19.785 | 
     | FE_OFC3232_FE_OFN2459_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.025 | 0.112 |   5.020 |   19.897 | 
     | FE_OFC3232_FE_OFN2459_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.038 | 0.000 |   5.021 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.876 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.876 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_2/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_2/addr0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.997
= Slack Time                   14.900
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.900 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.900 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.202 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.202 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.532 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   15.579 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   16.435 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   16.451 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.269 |   17.168 | 
     | phase_vec_sram_interface_inst/U65                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   17.169 | 
     | phase_vec_sram_interface_inst/U65                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.328 | 0.605 |   2.875 |   17.774 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.329 | 0.015 |   2.890 |   17.790 | 
     | FE_OFC1499_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.249 | 0.319 |   3.209 |   18.108 | 
     | FE_OFC1499_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.250 | 0.004 |   3.213 |   18.113 | 
     | FE_OFC1501_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.121 | 0.173 |   3.386 |   18.285 | 
     | FE_OFC1501_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_4            | 0.121 | 0.001 |   3.386 |   18.286 | 
     | FE_OFC1503_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_4            | 0.299 | 0.339 |   3.725 |   18.625 | 
     | FE_OFC1503_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.322 | 0.083 |   3.808 |   18.708 | 
     | FE_OFC2802_FE_OFN2409_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.032 | 0.238 |   4.046 |   18.946 | 
     | FE_OFC2802_FE_OFN2409_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_4         | 0.032 | 0.000 |   4.047 |   18.946 | 
     | FE_OFC2946_FE_OFN2802_FE_OFN2409_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_4         | 0.408 | 0.370 |   4.416 |   19.316 | 
     | FE_OFC2946_FE_OFN2802_FE_OFN2409_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.420 | 0.072 |   4.488 |   19.388 | 
     | FE_OFC2948_FE_OFN2802_FE_OFN2409_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.055 | 0.229 |   4.717 |   19.617 | 
     | FE_OFC2948_FE_OFN2802_FE_OFN2409_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_4         | 0.055 | 0.000 |   4.717 |   19.617 | 
     | FE_OFC2949_FE_OFN2802_FE_OFN2409_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_4         | 0.039 | 0.147 |   4.864 |   19.764 | 
     | FE_OFC2949_FE_OFN2802_FE_OFN2409_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.039 | 0.000 |   4.864 |   19.764 | 
     | FE_OFC2950_FE_OFN2802_FE_OFN2409_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.036 | 0.128 |   4.993 |   19.893 | 
     | FE_OFC2950_FE_OFN2802_FE_OFN2409_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.056 | 0.004 |   4.997 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_2                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.900 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.900 | 
     | genblk1_genblk1_sram_2kb_inst_2                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin tf_coeff_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/addr0[3] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.979
= Slack Time                   14.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.918 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.918 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.220 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.220 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.551 | 
     | U170                                               |              | sky130_fd_sc_hd__nor2_4           | 0.451 | 0.002 |   0.635 |   15.553 | 
     | U170                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.882 | 0.823 |   1.457 |   16.375 | 
     | tf_coeff_sram_interface_inst/U34                   |              | sky130_fd_sc_hd__and2_0           | 0.883 | 0.025 |   1.482 |   16.400 | 
     | tf_coeff_sram_interface_inst/U34                   | A ^ -> X ^   | sky130_fd_sc_hd__and2_0           | 1.010 | 0.886 |   2.368 |   17.286 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 1.011 | 0.016 |   2.385 |   17.303 | 
     | E_OFC1583_rwadr_mux_6                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.656 | 0.587 |   2.972 |   17.890 | 
     | E_OFC1583_rwadr_mux_6                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_2            | 0.657 | 0.002 |   2.974 |   17.892 | 
     | E_OFC2090_FE_OFN1735_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.752 | 0.701 |   3.674 |   18.593 | 
     | E_OFC2090_FE_OFN1735_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkinv_1         | 0.755 | 0.052 |   3.727 |   18.645 | 
     | E_OFC1732_rwadr_mux_6                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.170 | 0.206 |   3.933 |   18.851 | 
     | E_OFC1732_rwadr_mux_6                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__inv_2            | 0.170 | 0.000 |   3.933 |   18.851 | 
     | E_OFC1731_rwadr_mux_6                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.147 | 0.184 |   4.117 |   19.035 | 
     | E_OFC1731_rwadr_mux_6                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkinv_1         | 0.147 | 0.001 |   4.118 |   19.036 | 
     | E_OFC2123_FE_OFN1731_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.500 | 0.444 |   4.563 |   19.481 | 
     | E_OFC2123_FE_OFN1731_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkinv_1         | 0.500 | 0.004 |   4.566 |   19.484 | 
     | E_OFC2125_FE_OFN1731_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.149 | 0.208 |   4.775 |   19.693 | 
     | E_OFC2125_FE_OFN1731_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.149 | 0.000 |   4.775 |   19.693 | 
     | E_OFC2537_FE_OFN1731_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.034 | 0.120 |   4.894 |   19.813 | 
     | E_OFC2537_FE_OFN1731_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_12           | 0.034 | 0.000 |   4.895 |   19.813 | 
     | E_OFC3247_FE_OFN2537_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.029 | 0.084 |   4.979 |   19.897 | 
     | E_OFC3247_FE_OFN2537_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.044 | 0.000 |   4.979 |   19.897 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.918 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.918 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/wmask0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.925
= Slack Time                   14.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.972 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.972 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.260 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.260 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   15.898 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   15.944 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.352 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.368 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   16.773 | 
     | phase_vec_sram_interface_inst/U28                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   16.775 | 
     | phase_vec_sram_interface_inst/U28                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 1.116 | 0.923 |   2.726 |   17.697 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 1.117 | 0.028 |   2.754 |   17.726 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.391 | 0.404 |   3.158 |   18.130 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.391 | 0.001 |   3.159 |   18.131 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.891 | 0.772 |   3.931 |   18.903 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.891 | 0.023 |   3.954 |   18.926 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.428 | 0.583 |   4.537 |   19.508 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.429 | 0.001 |   4.538 |   19.509 | 
     | FE_OFC2559_FE_OFN1697_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.034 | 0.273 |   4.811 |   19.783 | 
     | FE_OFC2559_FE_OFN1697_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.034 | 0.000 |   4.812 |   19.783 | 
     | FE_OFC3222_FE_OFN2559_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.024 | 0.114 |   4.925 |   19.897 | 
     | FE_OFC3222_FE_OFN2559_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.038 | 0.000 |   4.925 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.972 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.972 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/wmask0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.925
= Slack Time                   14.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.972 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.972 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.260 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.260 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   15.898 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   15.944 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.353 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.368 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   16.774 | 
     | phase_vec_sram_interface_inst/U28                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   16.775 | 
     | phase_vec_sram_interface_inst/U28                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 1.116 | 0.923 |   2.726 |   17.698 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 1.117 | 0.028 |   2.754 |   17.726 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.391 | 0.404 |   3.158 |   18.130 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.391 | 0.001 |   3.159 |   18.131 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.891 | 0.772 |   3.931 |   18.903 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.891 | 0.023 |   3.954 |   18.926 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.428 | 0.583 |   4.537 |   19.509 | 
     | FE_DBTC6_rwadr_mux_0                               |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.429 | 0.001 |   4.538 |   19.510 | 
     | FE_OFC2549_FE_OFN1697_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.034 | 0.273 |   4.811 |   19.783 | 
     | FE_OFC2549_FE_OFN1697_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.034 | 0.000 |   4.811 |   19.783 | 
     | FE_OFC3208_FE_OFN2549_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.024 | 0.113 |   4.925 |   19.897 | 
     | FE_OFC3208_FE_OFN2549_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.037 | 0.000 |   4.925 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.972 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.972 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin tf_coeff_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/addr0[6] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.923
= Slack Time                   14.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   14.974 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   14.974 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.276 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.276 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.607 | 
     | U170                                               |              | sky130_fd_sc_hd__nor2_4           | 0.451 | 0.002 |   0.635 |   15.609 | 
     | U170                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.882 | 0.823 |   1.457 |   16.432 | 
     | tf_coeff_sram_interface_inst/U31                   |              | sky130_fd_sc_hd__and2_1           | 0.883 | 0.023 |   1.480 |   16.454 | 
     | tf_coeff_sram_interface_inst/U31                   | A ^ -> X ^   | sky130_fd_sc_hd__and2_1           | 1.165 | 1.013 |   2.492 |   17.467 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 1.165 | 0.001 |   2.493 |   17.467 | 
     | E_OFC1614_rwadr_mux_3                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.938 | 0.771 |   3.264 |   18.238 | 
     | E_OFC1614_rwadr_mux_3                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkinv_1         | 0.939 | 0.021 |   3.285 |   18.259 | 
     | E_OFC1617_rwadr_mux_3                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.213 | 0.257 |   3.542 |   18.516 | 
     | E_OFC1617_rwadr_mux_3                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__inv_2            | 0.213 | 0.000 |   3.542 |   18.517 | 
     | E_OFC1620_rwadr_mux_3                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.218 | 0.251 |   3.794 |   18.768 | 
     | E_OFC1620_rwadr_mux_3                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.218 | 0.004 |   3.798 |   18.773 | 
     | E_OFC2683_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.055 | 0.152 |   3.951 |   18.925 | 
     | E_OFC2683_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.055 | 0.001 |   3.951 |   18.925 | 
     | E_OFC2987_FE_OFN2683_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.185 | 0.181 |   4.132 |   19.106 | 
     | E_OFC2987_FE_OFN2683_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.185 | 0.001 |   4.132 |   19.107 | 
     | E_OFC2988_FE_OFN2683_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.529 | 0.447 |   4.580 |   19.554 | 
     | E_OFC2988_FE_OFN2683_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.529 | 0.002 |   4.582 |   19.556 | 
     | E_OFC2862_FE_OFN2681_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.041 | 0.172 |   4.754 |   19.728 | 
     | E_OFC2862_FE_OFN2681_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_12           | 0.041 | 0.000 |   4.754 |   19.728 | 
     | E_OFC3276_FE_OFN2681_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.029 | 0.087 |   4.841 |   19.815 | 
     | E_OFC3276_FE_OFN2681_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_12           | 0.029 | 0.000 |   4.841 |   19.815 | 
     | E_OFC3421_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.028 | 0.082 |   4.922 |   19.897 | 
     | E_OFC3421_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.043 | 0.000 |   4.923 |   19.897 | 
     | enblk1_genblk1_sram_2kb_inst_0                     |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -14.974 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -14.974 | 
     | enblk1_genblk1_sram_2kb_inst_0                     |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/addr0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.884
= Slack Time                   15.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.013 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.013 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.315 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.315 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.645 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   15.692 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   16.548 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   16.564 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.268 |   17.281 | 
     | phase_vec_sram_interface_inst/U62                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   17.283 | 
     | phase_vec_sram_interface_inst/U62                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.317 | 0.599 |   2.869 |   17.881 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_4            | 0.317 | 0.009 |   2.878 |   17.891 | 
     | FE_OFC1526_rwadr_mux_3                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_4            | 0.797 | 0.639 |   3.518 |   18.530 | 
     | FE_OFC1526_rwadr_mux_3                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.809 | 0.107 |   3.624 |   18.637 | 
     | FE_OFC1532_rwadr_mux_3                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.549 | 0.696 |   4.321 |   19.333 | 
     | FE_OFC1532_rwadr_mux_3                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.550 | 0.015 |   4.335 |   19.348 | 
     | FE_OFC2378_FE_OFN1759_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.032 | 0.301 |   4.636 |   19.649 | 
     | FE_OFC2378_FE_OFN1759_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_4            | 0.032 | 0.000 |   4.636 |   19.649 | 
     | FE_OFC3188_FE_OFN2378_FE_OFN1759_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_4            | 0.034 | 0.133 |   4.770 |   19.782 | 
     | FE_OFC3188_FE_OFN2378_FE_OFN1759_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.034 | 0.000 |   4.770 |   19.782 | 
     | FE_OFC3372_FE_OFN2378_FE_OFN1759_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.025 | 0.114 |   4.884 |   19.897 | 
     | FE_OFC3372_FE_OFN2378_FE_OFN1759_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.038 | 0.000 |   4.884 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.013 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.013 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/addr0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.871
= Slack Time                   15.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.026 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.026 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.328 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.328 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.659 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   15.705 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   16.562 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   16.577 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.269 |   17.295 | 
     | phase_vec_sram_interface_inst/U64                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   17.296 | 
     | phase_vec_sram_interface_inst/U64                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.274 | 0.569 |   2.839 |   17.865 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.275 | 0.006 |   2.845 |   17.871 | 
     | FE_OFC1507_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.426 | 0.418 |   3.263 |   18.289 | 
     | FE_OFC1507_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_2         | 0.426 | 0.009 |   3.272 |   18.298 | 
     | FE_OFC1508_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_2         | 0.870 | 0.773 |   4.045 |   19.071 | 
     | FE_OFC1508_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.879 | 0.089 |   4.134 |   19.160 | 
     | FE_OFC2826_FE_OFN2159_FE_OFN1764_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.081 | 0.443 |   4.577 |   19.603 | 
     | FE_OFC2826_FE_OFN2159_FE_OFN1764_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_4         | 0.085 | 0.016 |   4.593 |   19.619 | 
     | FE_OFC2983_FE_OFN2826_FE_OFN2159_FE_OFN1764_n      |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_4         | 0.040 | 0.162 |   4.754 |   19.780 | 
     | FE_OFC2983_FE_OFN2826_FE_OFN2159_FE_OFN1764_n      |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.040 | 0.000 |   4.755 |   19.781 | 
     | FE_OFC2984_FE_OFN2826_FE_OFN2159_FE_OFN1764_n      |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.024 | 0.116 |   4.871 |   19.897 | 
     | FE_OFC2984_FE_OFN2826_FE_OFN2159_FE_OFN1764_n      |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.037 | 0.000 |   4.871 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.026 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.026 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/addr0[8] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.870
= Slack Time                   15.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.027 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.027 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.315 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.315 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   15.953 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   15.999 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.408 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.423 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   16.829 | 
     | phase_vec_sram_interface_inst/U60                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   16.830 | 
     | phase_vec_sram_interface_inst/U60                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 0.659 | 0.616 |   2.419 |   17.446 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.659 | 0.013 |   2.432 |   17.459 | 
     | FE_OFC1544_rwadr_mux_1                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.267 | 0.323 |   2.756 |   17.783 | 
     | FE_OFC1544_rwadr_mux_1                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.268 | 0.014 |   2.769 |   17.796 | 
     | FE_OFC1545_rwadr_mux_1                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.092 | 0.143 |   2.913 |   17.940 | 
     | FE_OFC1545_rwadr_mux_1                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.092 | 0.000 |   2.913 |   17.940 | 
     | FE_OFC2602_FE_OFN1751_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.039 | 0.110 |   3.023 |   18.050 | 
     | FE_OFC2602_FE_OFN1751_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.039 | 0.000 |   3.024 |   18.051 | 
     | FE_OFC2942_FE_OFN2602_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.757 | 0.554 |   3.577 |   18.604 | 
     | FE_OFC2942_FE_OFN2602_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.758 | 0.037 |   3.615 |   18.642 | 
     | FE_OFC2944_FE_OFN2602_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.675 | 0.805 |   4.419 |   19.446 | 
     | FE_OFC2944_FE_OFN2602_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.677 | 0.039 |   4.458 |   19.485 | 
     | FE_OFC2404_rwadr_mux_1                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.106 | 0.191 |   4.649 |   19.676 | 
     | FE_OFC2404_rwadr_mux_1                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.106 | 0.000 |   4.650 |   19.677 | 
     | FE_OFC2512_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.056 | 0.128 |   4.777 |   19.804 | 
     | FE_OFC2512_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.056 | 0.001 |   4.778 |   19.805 | 
     | FE_OFC3270_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.028 | 0.091 |   4.870 |   19.897 | 
     | FE_OFC3270_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.043 | 0.000 |   4.870 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.027 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.027 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin tf_coeff_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/wmask0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.863
= Slack Time                   15.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.034 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.034 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.336 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.336 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.666 | 
     | U170                                               |              | sky130_fd_sc_hd__nor2_4           | 0.451 | 0.002 |   0.635 |   15.668 | 
     | U170                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.882 | 0.823 |   1.457 |   16.491 | 
     | tf_coeff_sram_interface_inst/U27                   |              | sky130_fd_sc_hd__and2_2           | 0.883 | 0.019 |   1.476 |   16.510 | 
     | tf_coeff_sram_interface_inst/U27                   | A ^ -> X ^   | sky130_fd_sc_hd__and2_2           | 0.850 | 0.864 |   2.340 |   17.374 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkinv_1         | 0.851 | 0.032 |   2.373 |   17.406 | 
     | E_DBTC5_rwadr_mux_0                                |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.234 | 0.298 |   2.671 |   17.705 | 
     | E_DBTC5_rwadr_mux_0                                |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.234 | 0.000 |   2.671 |   17.705 | 
     | E_OFC2110_FE_OFN1675_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.036 | 0.214 |   2.885 |   17.919 | 
     | E_OFC2110_FE_OFN1675_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.036 | 0.000 |   2.885 |   17.919 | 
     | E_OFC2289_FE_OFN1677_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.030 | 0.119 |   3.004 |   18.038 | 
     | E_OFC2289_FE_OFN1677_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.030 | 0.000 |   3.004 |   18.038 | 
     | E_OFC2882_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.030 | 0.116 |   3.120 |   18.154 | 
     | E_OFC2882_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.030 | 0.001 |   3.121 |   18.155 | 
     | E_OFC3302_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.375 | 0.339 |   3.460 |   18.494 | 
     | E_OFC3302_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.375 | 0.013 |   3.473 |   18.506 | 
     | E_OFC3303_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.360 | 0.451 |   3.924 |   18.958 | 
     | E_OFC3303_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.360 | 0.010 |   3.934 |   18.968 | 
     | E_OFC2413_FE_DBTN5_rwadr_mux_0                     |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.037 | 0.258 |   4.192 |   19.225 | 
     | E_OFC2413_FE_DBTN5_rwadr_mux_0                     |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.037 | 0.000 |   4.192 |   19.226 | 
     | E_OFC2768_FE_OFN2412_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.030 | 0.118 |   4.310 |   19.344 | 
     | E_OFC2768_FE_OFN2412_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.030 | 0.000 |   4.310 |   19.344 | 
     | E_OFC2440_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.024 | 0.108 |   4.418 |   19.452 | 
     | E_OFC2440_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_4            | 0.024 | 0.000 |   4.418 |   19.452 | 
     | E_OFC2930_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_4            | 0.120 | 0.199 |   4.617 |   19.650 | 
     | E_OFC2930_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_12           | 0.133 | 0.033 |   4.650 |   19.684 | 
     | E_OFC3458_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.059 | 0.190 |   4.840 |   19.874 | 
     | E_OFC3458_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.113 | 0.023 |   4.863 |   19.897 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.034 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.034 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/addr0[7] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.777
= Slack Time                   15.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.120 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.120 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.408 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.408 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   16.046 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   16.092 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.501 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.516 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   16.922 | 
     | phase_vec_sram_interface_inst/U61                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   16.923 | 
     | phase_vec_sram_interface_inst/U61                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 0.565 | 0.554 |   2.358 |   17.478 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.565 | 0.009 |   2.367 |   17.486 | 
     | FE_OFC1536_rwadr_mux_2                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.746 | 0.685 |   3.052 |   18.171 | 
     | FE_OFC1536_rwadr_mux_2                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.747 | 0.030 |   3.082 |   18.202 | 
     | FE_OFC1538_rwadr_mux_2                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.773 | 0.746 |   3.828 |   18.948 | 
     | FE_OFC1538_rwadr_mux_2                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.774 | 0.023 |   3.852 |   18.972 | 
     | FE_OFC2654_FE_OFN1753_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.058 | 0.198 |   4.050 |   19.170 | 
     | FE_OFC2654_FE_OFN1753_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.058 | 0.001 |   4.051 |   19.171 | 
     | FE_OFC3026_FE_OFN2654_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.198 | 0.191 |   4.241 |   19.361 | 
     | FE_OFC3026_FE_OFN2654_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.198 | 0.002 |   4.243 |   19.363 | 
     | FE_OFC3028_FE_OFN2654_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.269 | 0.271 |   4.514 |   19.634 | 
     | FE_OFC3028_FE_OFN2654_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_6            | 0.269 | 0.002 |   4.516 |   19.636 | 
     | FE_OFC3029_FE_OFN2654_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_6            | 0.058 | 0.166 |   4.682 |   19.802 | 
     | FE_OFC3029_FE_OFN2654_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.058 | 0.003 |   4.685 |   19.805 | 
     | FE_OFC3030_FE_OFN2654_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.028 | 0.092 |   4.777 |   19.897 | 
     | FE_OFC3030_FE_OFN2654_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.043 | 0.000 |   4.777 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.120 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.120 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/addr0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.712
= Slack Time                   15.185
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.185 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.185 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.487 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.487 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.818 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   15.864 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   16.721 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   16.736 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.269 |   17.454 | 
     | phase_vec_sram_interface_inst/U64                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   17.455 | 
     | phase_vec_sram_interface_inst/U64                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.274 | 0.569 |   2.839 |   18.024 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.275 | 0.006 |   2.845 |   18.030 | 
     | FE_OFC1507_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.426 | 0.418 |   3.263 |   18.448 | 
     | FE_OFC1507_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_2         | 0.426 | 0.009 |   3.272 |   18.457 | 
     | FE_OFC1508_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_2         | 0.870 | 0.773 |   4.045 |   19.230 | 
     | FE_OFC1508_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.879 | 0.089 |   4.134 |   19.319 | 
     | FE_OFC2826_FE_OFN2159_FE_OFN1764_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.081 | 0.443 |   4.577 |   19.762 | 
     | FE_OFC2826_FE_OFN2159_FE_OFN1764_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.081 | 0.001 |   4.577 |   19.762 | 
     | FE_OFC2827_FE_OFN2159_FE_OFN1764_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.024 | 0.134 |   4.712 |   19.897 | 
     | FE_OFC2827_FE_OFN2159_FE_OFN1764_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.037 | 0.000 |   4.712 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.185 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.185 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/addr0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.685
= Slack Time                   15.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.212 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.212 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.514 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.515 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.845 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   15.891 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   16.748 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   16.764 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.269 |   17.481 | 
     | phase_vec_sram_interface_inst/U62                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   17.482 | 
     | phase_vec_sram_interface_inst/U62                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.317 | 0.599 |   2.869 |   18.081 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_4            | 0.317 | 0.009 |   2.878 |   18.091 | 
     | FE_OFC1526_rwadr_mux_3                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_4            | 0.797 | 0.639 |   3.518 |   18.730 | 
     | FE_OFC1526_rwadr_mux_3                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.809 | 0.107 |   3.624 |   18.837 | 
     | FE_OFC1532_rwadr_mux_3                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.549 | 0.696 |   4.321 |   19.533 | 
     | FE_OFC1532_rwadr_mux_3                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.549 | 0.000 |   4.321 |   19.533 | 
     | FE_OFC1757_rwadr_mux_3                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.133 | 0.177 |   4.498 |   19.710 | 
     | FE_OFC1757_rwadr_mux_3                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.133 | 0.000 |   4.498 |   19.710 | 
     | FE_OFC1758_rwadr_mux_3                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.048 | 0.066 |   4.564 |   19.776 | 
     | FE_OFC1758_rwadr_mux_3                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.048 | 0.000 |   4.564 |   19.776 | 
     | FE_OFC2638_FE_OFN1758_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.025 | 0.121 |   4.684 |   19.897 | 
     | FE_OFC2638_FE_OFN1758_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.038 | 0.000 |   4.685 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.212 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.212 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/addr0[2] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.670
= Slack Time                   15.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.227 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.227 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.515 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.515 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   16.153 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   16.199 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.608 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.623 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   17.029 | 
     | phase_vec_sram_interface_inst/U66                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   17.030 | 
     | phase_vec_sram_interface_inst/U66                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 0.811 | 0.719 |   2.522 |   17.749 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.811 | 0.018 |   2.540 |   17.767 | 
     | FE_OFC1491_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.448 | 0.598 |   3.139 |   18.365 | 
     | FE_OFC1491_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.449 | 0.006 |   3.144 |   18.371 | 
     | FE_OFC1493_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 1.133 | 0.970 |   4.114 |   19.341 | 
     | FE_OFC1493_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 1.138 | 0.080 |   4.194 |   19.421 | 
     | FE_OFC2574_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.080 | 0.293 |   4.487 |   19.714 | 
     | FE_OFC2574_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.080 | 0.000 |   4.487 |   19.714 | 
     | FE_OFC3307_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.030 | 0.101 |   4.588 |   19.815 | 
     | FE_OFC3307_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.030 | 0.000 |   4.589 |   19.816 | 
     | FE_OFC3501_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.030 | 0.081 |   4.670 |   19.897 | 
     | FE_OFC3501_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.046 | 0.000 |   4.670 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.227 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.227 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/wmask0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.656
= Slack Time                   15.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.241 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.241 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.543 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.543 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.874 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   15.920 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   16.777 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   16.792 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.268 |   17.509 | 
     | phase_vec_sram_interface_inst/U28                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   17.510 | 
     | phase_vec_sram_interface_inst/U28                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.531 | 0.753 |   3.023 |   18.263 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.532 | 0.028 |   3.051 |   18.292 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.193 | 0.369 |   3.420 |   18.661 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.194 | 0.001 |   3.422 |   18.662 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_2            | 0.412 | 0.481 |   3.902 |   19.143 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.413 | 0.023 |   3.925 |   19.166 | 
     | FE_OFC2238_FE_OFN1746_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.027 | 0.258 |   4.184 |   19.424 | 
     | FE_OFC2238_FE_OFN1746_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.027 | 0.000 |   4.184 |   19.425 | 
     | FE_OFC3031_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.062 | 0.110 |   4.294 |   19.535 | 
     | FE_OFC3031_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.062 | 0.000 |   4.294 |   19.535 | 
     | FE_OFC3034_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.060 | 0.124 |   4.417 |   19.658 | 
     | FE_OFC3034_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.060 | 0.000 |   4.417 |   19.658 | 
     | FE_OFC3035_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.025 | 0.122 |   4.540 |   19.781 | 
     | FE_OFC3035_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.025 | 0.000 |   4.540 |   19.781 | 
     | FE_OFC3392_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.029 | 0.116 |   4.656 |   19.897 | 
     | FE_OFC3392_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.044 | 0.000 |   4.656 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.241 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.241 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/wmask0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.656
= Slack Time                   15.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.241 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.241 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.543 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.543 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.874 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   15.920 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   16.777 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   16.792 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.268 |   17.509 | 
     | phase_vec_sram_interface_inst/U28                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   17.510 | 
     | phase_vec_sram_interface_inst/U28                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.531 | 0.753 |   3.023 |   18.263 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.532 | 0.028 |   3.051 |   18.292 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.193 | 0.369 |   3.420 |   18.661 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.194 | 0.001 |   3.422 |   18.662 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_2            | 0.412 | 0.481 |   3.902 |   19.143 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.413 | 0.023 |   3.925 |   19.166 | 
     | FE_OFC2238_FE_OFN1746_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.027 | 0.258 |   4.184 |   19.424 | 
     | FE_OFC2238_FE_OFN1746_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.027 | 0.000 |   4.184 |   19.425 | 
     | FE_OFC3031_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.062 | 0.110 |   4.294 |   19.535 | 
     | FE_OFC3031_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.062 | 0.000 |   4.294 |   19.535 | 
     | FE_OFC3034_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.060 | 0.124 |   4.417 |   19.658 | 
     | FE_OFC3034_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.060 | 0.000 |   4.417 |   19.658 | 
     | FE_OFC3035_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.025 | 0.122 |   4.540 |   19.781 | 
     | FE_OFC3035_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.025 | 0.000 |   4.540 |   19.781 | 
     | FE_OFC3392_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.029 | 0.116 |   4.656 |   19.897 | 
     | FE_OFC3392_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.044 | 0.000 |   4.656 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.241 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.241 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/wmask0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.649
= Slack Time                   15.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.248 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.248 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.550 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.550 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.881 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   15.927 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   16.784 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   16.799 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.268 |   17.517 | 
     | phase_vec_sram_interface_inst/U28                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   17.518 | 
     | phase_vec_sram_interface_inst/U28                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.531 | 0.753 |   3.023 |   18.271 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.532 | 0.028 |   3.051 |   18.299 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.193 | 0.369 |   3.420 |   18.669 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.194 | 0.001 |   3.422 |   18.670 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_2            | 0.412 | 0.481 |   3.902 |   19.151 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.413 | 0.023 |   3.925 |   19.174 | 
     | FE_OFC2238_FE_OFN1746_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.027 | 0.258 |   4.184 |   19.432 | 
     | FE_OFC2238_FE_OFN1746_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.027 | 0.000 |   4.184 |   19.432 | 
     | FE_OFC3031_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.062 | 0.110 |   4.294 |   19.542 | 
     | FE_OFC3031_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_4            | 0.062 | 0.000 |   4.294 |   19.542 | 
     | FE_OFC3033_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_4            | 0.027 | 0.137 |   4.430 |   19.679 | 
     | FE_OFC3033_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_6            | 0.027 | 0.000 |   4.431 |   19.679 | 
     | FE_OFC3341_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_6            | 0.026 | 0.107 |   4.538 |   19.786 | 
     | FE_OFC3341_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.026 | 0.000 |   4.538 |   19.786 | 
     | FE_OFC3490_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.025 | 0.111 |   4.648 |   19.897 | 
     | FE_OFC3490_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.038 | 0.000 |   4.649 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.248 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.248 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin tf_coeff_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/wmask0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.636
= Slack Time                   15.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.261 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.261 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.563 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.563 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.894 | 
     | U170                                               |              | sky130_fd_sc_hd__nor2_4           | 0.451 | 0.002 |   0.634 |   15.896 | 
     | U170                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.882 | 0.823 |   1.457 |   16.718 | 
     | tf_coeff_sram_interface_inst/U27                   |              | sky130_fd_sc_hd__and2_2           | 0.883 | 0.019 |   1.476 |   16.737 | 
     | tf_coeff_sram_interface_inst/U27                   | A ^ -> X ^   | sky130_fd_sc_hd__and2_2           | 0.850 | 0.864 |   2.340 |   17.601 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkinv_1         | 0.851 | 0.032 |   2.373 |   17.634 | 
     | E_DBTC5_rwadr_mux_0                                |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.234 | 0.298 |   2.671 |   17.932 | 
     | E_DBTC5_rwadr_mux_0                                |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.234 | 0.000 |   2.671 |   17.932 | 
     | E_OFC2110_FE_OFN1675_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.036 | 0.214 |   2.885 |   18.146 | 
     | E_OFC2110_FE_OFN1675_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.036 | 0.000 |   2.885 |   18.147 | 
     | E_OFC2289_FE_OFN1677_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.030 | 0.119 |   3.004 |   18.265 | 
     | E_OFC2289_FE_OFN1677_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.030 | 0.000 |   3.004 |   18.266 | 
     | E_OFC2882_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.030 | 0.116 |   3.120 |   18.381 | 
     | E_OFC2882_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.030 | 0.001 |   3.121 |   18.382 | 
     | E_OFC3302_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.375 | 0.339 |   3.460 |   18.721 | 
     | E_OFC3302_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.375 | 0.013 |   3.473 |   18.734 | 
     | E_OFC3303_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.360 | 0.451 |   3.924 |   19.185 | 
     | E_OFC3303_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.360 | 0.010 |   3.934 |   19.195 | 
     | E_OFC2413_FE_DBTN5_rwadr_mux_0                     |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.037 | 0.258 |   4.192 |   19.453 | 
     | E_OFC2413_FE_DBTN5_rwadr_mux_0                     |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.037 | 0.000 |   4.192 |   19.453 | 
     | E_OFC2768_FE_OFN2412_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.030 | 0.118 |   4.310 |   19.571 | 
     | E_OFC2768_FE_OFN2412_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.030 | 0.000 |   4.310 |   19.572 | 
     | E_OFC2440_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.024 | 0.108 |   4.418 |   19.679 | 
     | E_OFC2440_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_6            | 0.024 | 0.000 |   4.418 |   19.679 | 
     | E_OFC3342_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_6            | 0.027 | 0.107 |   4.524 |   19.786 | 
     | E_OFC3342_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_12           | 0.027 | 0.000 |   4.525 |   19.786 | 
     | E_OFC3499_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.025 | 0.111 |   4.636 |   19.897 | 
     | E_OFC3499_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.038 | 0.000 |   4.636 |   19.897 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.261 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.261 | 
     | enblk1_genblk1_sram_2kb_inst_1                     |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/addr0[2] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.605
= Slack Time                   15.292
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.292 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.292 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.580 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.580 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   16.218 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   16.264 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.673 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.688 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   17.094 | 
     | phase_vec_sram_interface_inst/U66                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   17.095 | 
     | phase_vec_sram_interface_inst/U66                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 0.811 | 0.719 |   2.522 |   17.814 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.811 | 0.018 |   2.540 |   17.833 | 
     | FE_OFC1491_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.448 | 0.598 |   3.139 |   18.431 | 
     | FE_OFC1491_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.449 | 0.006 |   3.144 |   18.437 | 
     | FE_OFC1493_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 1.133 | 0.970 |   4.114 |   19.407 | 
     | FE_OFC1493_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 1.138 | 0.085 |   4.200 |   19.492 | 
     | FE_OFC2442_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.116 | 0.211 |   4.410 |   19.702 | 
     | FE_OFC2442_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.116 | 0.000 |   4.410 |   19.703 | 
     | FE_OFC2636_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.032 | 0.111 |   4.521 |   19.813 | 
     | FE_OFC2636_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.032 | 0.000 |   4.521 |   19.813 | 
     | FE_OFC3243_FE_OFN2636_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.029 | 0.083 |   4.605 |   19.897 | 
     | FE_OFC3243_FE_OFN2636_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.044 | 0.000 |   4.605 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.292 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.292 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/wmask0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.545
= Slack Time                   15.352
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.352 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.352 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.654 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.654 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.984 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   16.031 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   16.887 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   16.903 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.268 |   17.620 | 
     | phase_vec_sram_interface_inst/U28                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   17.621 | 
     | phase_vec_sram_interface_inst/U28                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.531 | 0.753 |   3.023 |   18.374 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.532 | 0.028 |   3.051 |   18.403 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.193 | 0.369 |   3.420 |   18.772 | 
     | FE_OFC1553_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.194 | 0.001 |   3.422 |   18.773 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_2            | 0.412 | 0.481 |   3.902 |   19.254 | 
     | FE_OFC1556_rwadr_mux_0                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.413 | 0.023 |   3.925 |   19.277 | 
     | FE_OFC2238_FE_OFN1746_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.027 | 0.258 |   4.184 |   19.535 | 
     | FE_OFC2238_FE_OFN1746_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.027 | 0.000 |   4.184 |   19.535 | 
     | FE_OFC3031_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.062 | 0.110 |   4.294 |   19.645 | 
     | FE_OFC3031_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.062 | 0.000 |   4.294 |   19.645 | 
     | FE_OFC3032_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.062 | 0.125 |   4.419 |   19.771 | 
     | FE_OFC3032_FE_OFN2238_FE_OFN1746_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.062 | 0.000 |   4.419 |   19.771 | 
     | FE_OFC2837_FE_OFN2467_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.024 | 0.126 |   4.545 |   19.897 | 
     | FE_OFC2837_FE_OFN2467_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.037 | 0.000 |   4.545 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.352 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.352 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin tf_coeff_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_3/clk0 
Endpoint:   tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_3/wmask0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.533
= Slack Time                   15.364
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.364 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.364 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.666 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.667 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   15.997 | 
     | U170                                               |              | sky130_fd_sc_hd__nor2_4           | 0.451 | 0.002 |   0.634 |   15.999 | 
     | U170                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.882 | 0.823 |   1.457 |   16.822 | 
     | tf_coeff_sram_interface_inst/U27                   |              | sky130_fd_sc_hd__and2_2           | 0.883 | 0.019 |   1.476 |   16.841 | 
     | tf_coeff_sram_interface_inst/U27                   | A ^ -> X ^   | sky130_fd_sc_hd__and2_2           | 0.850 | 0.864 |   2.340 |   17.705 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkinv_1         | 0.851 | 0.032 |   2.373 |   17.737 | 
     | E_DBTC5_rwadr_mux_0                                |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.234 | 0.298 |   2.671 |   18.035 | 
     | E_DBTC5_rwadr_mux_0                                |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.234 | 0.000 |   2.671 |   18.036 | 
     | E_OFC2110_FE_OFN1675_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.036 | 0.214 |   2.885 |   18.250 | 
     | E_OFC2110_FE_OFN1675_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.036 | 0.000 |   2.885 |   18.250 | 
     | E_OFC2289_FE_OFN1677_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.030 | 0.119 |   3.004 |   18.368 | 
     | E_OFC2289_FE_OFN1677_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.030 | 0.000 |   3.004 |   18.369 | 
     | E_OFC2882_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.030 | 0.116 |   3.120 |   18.484 | 
     | E_OFC2882_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.030 | 0.001 |   3.121 |   18.485 | 
     | E_OFC3302_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.375 | 0.339 |   3.460 |   18.824 | 
     | E_OFC3302_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.375 | 0.013 |   3.473 |   18.837 | 
     | E_OFC3303_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.360 | 0.451 |   3.924 |   19.288 | 
     | E_OFC3303_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.360 | 0.010 |   3.934 |   19.298 | 
     | E_OFC2413_FE_DBTN5_rwadr_mux_0                     |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.037 | 0.258 |   4.192 |   19.556 | 
     | E_OFC2413_FE_DBTN5_rwadr_mux_0                     |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.037 | 0.000 |   4.192 |   19.556 | 
     | E_OFC2768_FE_OFN2412_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.030 | 0.118 |   4.310 |   19.675 | 
     | E_OFC2768_FE_OFN2412_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.030 | 0.000 |   4.310 |   19.675 | 
     | E_OFC3306_FE_OFN2412_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.026 | 0.111 |   4.421 |   19.786 | 
     | E_OFC3306_FE_OFN2412_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_12           | 0.026 | 0.000 |   4.421 |   19.786 | 
     | E_OFC3433_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.025 | 0.111 |   4.532 |   19.897 | 
     | E_OFC3433_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.038 | 0.000 |   4.533 |   19.897 | 
     | enblk1_genblk1_sram_2kb_inst_3                     |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.364 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.364 | 
     | enblk1_genblk1_sram_2kb_inst_3                     |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_2/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_2/addr0[2] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.527
= Slack Time                   15.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.369 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.369 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.658 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.658 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   16.295 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   16.341 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.750 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.766 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   17.171 | 
     | phase_vec_sram_interface_inst/U66                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   17.172 | 
     | phase_vec_sram_interface_inst/U66                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 0.811 | 0.719 |   2.522 |   17.892 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.811 | 0.018 |   2.540 |   17.910 | 
     | FE_OFC1491_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.448 | 0.598 |   3.139 |   18.508 | 
     | FE_OFC1491_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.449 | 0.006 |   3.144 |   18.514 | 
     | FE_OFC1493_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 1.133 | 0.970 |   4.114 |   19.484 | 
     | FE_OFC1493_rwadr_mux_7                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 1.133 | 0.004 |   4.119 |   19.488 | 
     | FE_OFC2687_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.121 | 0.214 |   4.333 |   19.702 | 
     | FE_OFC2687_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.121 | 0.000 |   4.333 |   19.702 | 
     | FE_OFC2851_FE_OFN2687_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.032 | 0.111 |   4.444 |   19.813 | 
     | FE_OFC2851_FE_OFN2687_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.032 | 0.000 |   4.444 |   19.814 | 
     | FE_OFC3254_FE_OFN2851_FE_OFN2687_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.029 | 0.083 |   4.527 |   19.897 | 
     | FE_OFC3254_FE_OFN2851_FE_OFN2687_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.044 | 0.000 |   4.527 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_2                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.370 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.370 | 
     | genblk1_genblk1_sram_2kb_inst_2                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/web0 (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.500
= Slack Time                   15.397
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.397 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.397 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.699 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.699 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   16.030 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   16.076 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   16.933 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   16.948 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.268 |   17.666 | 
     | phase_vec_sram_interface_inst/U70                  |              | sky130_fd_sc_hd__a22o_2           | 0.540 | 0.001 |   2.270 |   17.667 | 
     | phase_vec_sram_interface_inst/U70                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_2           | 0.408 | 0.694 |   2.964 |   18.361 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.418 | 0.056 |   3.020 |   18.417 | 
     | U11                                                |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.165 | 0.241 |   3.260 |   18.657 | 
     | U11                                                |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__nand3_2          | 0.165 | 0.000 |   3.261 |   18.658 | 
     | U12                                                |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | C ^ -> Y v   | sky130_fd_sc_hd__nand3_2          | 1.077 | 0.817 |   4.078 |   19.475 | 
     | U12                                                |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 1.078 | 0.037 |   4.114 |   19.511 | 
     | FE_OFC1686_n_6_net                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.095 | 0.385 |   4.499 |   19.896 | 
     | FE_OFC1686_n_6_net                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.148 | 0.001 |   4.500 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.397 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.397 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_2/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_2/addr0[5] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.486
= Slack Time                   15.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.411 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.411 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.699 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.699 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   16.337 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   16.383 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.791 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.807 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   17.213 | 
     | phase_vec_sram_interface_inst/U63                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   17.214 | 
     | phase_vec_sram_interface_inst/U63                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 0.790 | 0.706 |   2.509 |   17.920 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.791 | 0.016 |   2.526 |   17.936 | 
     | FE_OFC1518_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.497 | 0.642 |   3.168 |   18.578 | 
     | FE_OFC1518_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.497 | 0.009 |   3.176 |   18.587 | 
     | FE_OFC1520_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.937 | 0.869 |   4.045 |   19.456 | 
     | FE_OFC1520_rwadr_mux_4                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__bufbuf_8         | 0.937 | 0.002 |   4.047 |   19.458 | 
     | FE_OFC2597_FE_OFN1762_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__bufbuf_8         | 0.036 | 0.354 |   4.402 |   19.812 | 
     | FE_OFC2597_FE_OFN1762_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.036 | 0.000 |   4.402 |   19.812 | 
     | FE_OFC3146_FE_OFN2597_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.028 | 0.084 |   4.486 |   19.897 | 
     | FE_OFC3146_FE_OFN2597_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.043 | 0.000 |   4.486 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_2                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.411 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.411 | 
     | genblk1_genblk1_sram_2kb_inst_2                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/addr0[3] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.483
= Slack Time                   15.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.414 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.414 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.702 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.702 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   16.340 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   16.386 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   16.794 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   16.810 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   17.216 | 
     | phase_vec_sram_interface_inst/U65                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   17.217 | 
     | phase_vec_sram_interface_inst/U65                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 0.677 | 0.628 |   2.431 |   17.845 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.678 | 0.015 |   2.446 |   17.860 | 
     | FE_OFC1499_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.393 | 0.519 |   2.965 |   18.379 | 
     | FE_OFC1499_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.394 | 0.004 |   2.970 |   18.383 | 
     | FE_OFC1501_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.136 | 0.197 |   3.166 |   18.580 | 
     | FE_OFC1501_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_4            | 0.136 | 0.001 |   3.167 |   18.581 | 
     | FE_OFC1503_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_4            | 0.703 | 0.536 |   3.703 |   19.117 | 
     | FE_OFC1503_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.710 | 0.084 |   3.788 |   19.201 | 
     | FE_OFC2408_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.305 | 0.416 |   4.204 |   19.618 | 
     | FE_OFC2408_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.305 | 0.003 |   4.207 |   19.620 | 
     | FE_OFC2410_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.114 | 0.166 |   4.373 |   19.786 | 
     | FE_OFC2410_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.114 | 0.000 |   4.373 |   19.787 | 
     | FE_OFC2411_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.030 | 0.110 |   4.483 |   19.897 | 
     | FE_OFC2411_rwadr_mux_6                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.045 | 0.000 |   4.483 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.414 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.414 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_3/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_3/addr0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.467
= Slack Time                   15.430
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.430 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.430 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.732 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.732 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   16.063 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   16.109 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   16.966 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   16.981 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.269 |   17.699 | 
     | phase_vec_sram_interface_inst/U64                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   17.700 | 
     | phase_vec_sram_interface_inst/U64                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.274 | 0.569 |   2.839 |   18.269 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.275 | 0.006 |   2.845 |   18.275 | 
     | FE_OFC1507_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.426 | 0.418 |   3.263 |   18.693 | 
     | FE_OFC1507_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_2         | 0.426 | 0.009 |   3.272 |   18.702 | 
     | FE_OFC1508_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_2         | 0.870 | 0.773 |   4.045 |   19.475 | 
     | FE_OFC1508_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.871 | 0.002 |   4.046 |   19.477 | 
     | FE_OFC1767_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.181 | 0.223 |   4.270 |   19.700 | 
     | FE_OFC1767_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.181 | 0.000 |   4.270 |   19.700 | 
     | FE_OFC1768_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.056 | 0.072 |   4.342 |   19.772 | 
     | FE_OFC1768_rwadr_mux_5                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.056 | 0.000 |   4.342 |   19.772 | 
     | FE_OFC2581_FE_OFN1768_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.025 | 0.124 |   4.466 |   19.897 | 
     | FE_OFC2581_FE_OFN1768_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.039 | 0.000 |   4.467 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_3                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.430 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.430 | 
     | genblk1_genblk1_sram_2kb_inst_3                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/csb0 (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.461
= Slack Time                   15.436
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.436 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.436 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.738 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.738 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   16.069 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   16.115 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   16.972 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   16.987 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.268 |   17.704 | 
     | phase_vec_sram_interface_inst/U70                  |              | sky130_fd_sc_hd__a22o_2           | 0.540 | 0.001 |   2.270 |   17.705 | 
     | phase_vec_sram_interface_inst/U70                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_2           | 0.408 | 0.694 |   2.964 |   18.400 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.418 | 0.056 |   3.020 |   18.455 | 
     | U11                                                |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.165 | 0.241 |   3.260 |   18.696 | 
     | U11                                                |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__nand3_2          | 0.165 | 0.000 |   3.261 |   18.697 | 
     | U14                                                |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | B ^ -> Y v   | sky130_fd_sc_hd__nand3_2          | 1.038 | 0.800 |   4.061 |   19.497 | 
     | U14                                                |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 1.039 | 0.032 |   4.093 |   19.528 | 
     | FE_OFC1685_n_5_net                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.085 | 0.368 |   4.461 |   19.897 | 
     | FE_OFC1685_n_5_net                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.132 | 0.000 |   4.461 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.436 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.436 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin tf_coeff_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_2/clk0 
Endpoint:   tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_2/addr0[2] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.410
= Slack Time                   15.487
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.487 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.487 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.789 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.789 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   16.120 | 
     | U170                                               |              | sky130_fd_sc_hd__nor2_4           | 0.451 | 0.002 |   0.635 |   16.121 | 
     | U170                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.882 | 0.823 |   1.457 |   16.944 | 
     | tf_coeff_sram_interface_inst/U35                   |              | sky130_fd_sc_hd__and2_1           | 0.883 | 0.025 |   1.482 |   16.969 | 
     | tf_coeff_sram_interface_inst/U35                   | A ^ -> X ^   | sky130_fd_sc_hd__and2_1           | 0.205 | 0.356 |   1.837 |   17.324 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_2            | 0.205 | 0.002 |   1.840 |   17.327 | 
     | E_OFC1574_rwadr_mux_7                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.710 | 0.608 |   2.448 |   17.934 | 
     | E_OFC1574_rwadr_mux_7                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.710 | 0.013 |   2.461 |   17.948 | 
     | E_OFC1578_rwadr_mux_7                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.414 | 0.409 |   2.870 |   18.356 | 
     | E_OFC1578_rwadr_mux_7                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.414 | 0.003 |   2.872 |   18.359 | 
     | E_OFC2616_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.039 | 0.161 |   3.034 |   18.520 | 
     | E_OFC2616_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_12           | 0.039 | 0.000 |   3.034 |   18.521 | 
     | E_OFC2999_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.034 | 0.091 |   3.125 |   18.612 | 
     | E_OFC2999_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.034 | 0.000 |   3.125 |   18.612 | 
     | E_OFC2938_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.076 | 0.099 |   3.224 |   18.711 | 
     | E_OFC2938_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.076 | 0.000 |   3.224 |   18.711 | 
     | E_OFC2931_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.110 | 0.136 |   3.360 |   18.846 | 
     | E_OFC2931_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.110 | 0.000 |   3.360 |   18.847 | 
     | E_OFC3000_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.541 | 0.441 |   3.801 |   19.288 | 
     | E_OFC3000_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_6            | 0.542 | 0.002 |   3.803 |   19.290 | 
     | E_OFC3001_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_6            | 0.034 | 0.166 |   3.969 |   19.456 | 
     | E_OFC3001_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkinv_1         | 0.034 | 0.000 |   3.969 |   19.456 | 
     | E_OFC3455_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.280 | 0.236 |   4.205 |   19.692 | 
     | E_OFC3455_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__inv_16           | 0.280 | 0.001 |   4.206 |   19.693 | 
     | E_OFC3456_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> Y ^   | sky130_fd_sc_hd__inv_16           | 0.060 | 0.110 |   4.316 |   19.803 | 
     | E_OFC3456_FE_OFN2616_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.060 | 0.000 |   4.316 |   19.803 | 
     | E_OFC3473_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.032 | 0.094 |   4.410 |   19.897 | 
     | E_OFC3473_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.049 | 0.000 |   4.410 |   19.897 | 
     | enblk1_genblk1_sram_2kb_inst_2                     |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.487 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.487 | 
     | enblk1_genblk1_sram_2kb_inst_2                     |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/addr0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.402
= Slack Time                   15.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.495 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.495 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.797 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.797 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   16.128 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   16.174 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   17.031 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   17.046 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.269 |   17.763 | 
     | phase_vec_sram_interface_inst/U68                  |              | sky130_fd_sc_hd__a22o_2           | 0.540 | 0.001 |   2.269 |   17.764 | 
     | phase_vec_sram_interface_inst/U68                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_2           | 0.332 | 0.648 |   2.918 |   18.412 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.337 | 0.039 |   2.957 |   18.452 | 
     | FE_OFC1472_rwadr_mux_9                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.089 | 0.135 |   3.092 |   18.587 | 
     | FE_OFC1472_rwadr_mux_9                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.089 | 0.000 |   3.092 |   18.587 | 
     | FE_OFC1474_rwadr_mux_9                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.089 | 0.104 |   3.196 |   18.691 | 
     | FE_OFC1474_rwadr_mux_9                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.089 | 0.003 |   3.199 |   18.694 | 
     | FE_OFC2762_FE_OFN2702_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.023 | 0.133 |   3.333 |   18.828 | 
     | FE_OFC2762_FE_OFN2702_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.023 | 0.000 |   3.333 |   18.828 | 
     | FE_OFC2962_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.022 | 0.101 |   3.434 |   18.929 | 
     | FE_OFC2962_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.022 | 0.000 |   3.434 |   18.929 | 
     | FE_OFC3329_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.158 | 0.128 |   3.563 |   19.057 | 
     | FE_OFC3329_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_16           | 0.158 | 0.001 |   3.563 |   19.058 | 
     | FE_OFC3330_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__inv_16           | 0.042 | 0.052 |   3.615 |   19.110 | 
     | FE_OFC3330_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.042 | 0.001 |   3.617 |   19.111 | 
     | FE_OFC3466_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.026 | 0.084 |   3.701 |   19.196 | 
     | FE_OFC3466_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.026 | 0.000 |   3.701 |   19.196 | 
     | FE_OFC3331_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.073 | 0.118 |   3.819 |   19.314 | 
     | FE_OFC3331_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.073 | 0.000 |   3.819 |   19.314 | 
     | FE_OFC2963_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.100 | 0.196 |   4.015 |   19.510 | 
     | FE_OFC2963_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.108 | 0.025 |   4.040 |   19.535 | 
     | FE_OFC2695_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.023 | 0.146 |   4.186 |   19.681 | 
     | FE_OFC2695_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_6            | 0.023 | 0.000 |   4.186 |   19.681 | 
     | FE_OFC3293_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_6            | 0.026 | 0.105 |   4.291 |   19.786 | 
     | FE_OFC3293_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.026 | 0.000 |   4.291 |   19.786 | 
     | FE_OFC3437_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.024 | 0.110 |   4.402 |   19.897 | 
     | FE_OFC3437_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.038 | 0.000 |   4.402 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.495 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.495 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/web0 (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.394
= Slack Time                   15.503
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.503 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.503 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.805 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.805 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   16.135 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   16.182 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   17.038 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   17.054 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.268 |   17.771 | 
     | phase_vec_sram_interface_inst/U70                  |              | sky130_fd_sc_hd__a22o_2           | 0.540 | 0.001 |   2.270 |   17.772 | 
     | phase_vec_sram_interface_inst/U70                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_2           | 0.408 | 0.694 |   2.964 |   18.467 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__nor2_1           | 0.418 | 0.062 |   3.026 |   18.528 | 
     | U7                                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | B v -> Y ^   | sky130_fd_sc_hd__nor2_1           | 0.257 | 0.337 |   3.362 |   18.865 | 
     | U7                                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__nand2_1          | 0.257 | 0.000 |   3.363 |   18.865 | 
     | U8                                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | B ^ -> Y v   | sky130_fd_sc_hd__nand2_1          | 0.661 | 0.585 |   3.948 |   19.451 | 
     | U8                                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.661 | 0.009 |   3.957 |   19.459 | 
     | FE_OFC1684_n_1_net                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_2            | 0.123 | 0.435 |   4.391 |   19.894 | 
     | FE_OFC1684_n_1_net                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.192 | 0.003 |   4.394 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.503 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.503 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/addr0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.375
= Slack Time                   15.521
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.521 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.521 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.823 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.824 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   16.154 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   16.200 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   17.057 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   17.073 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.268 |   17.790 | 
     | phase_vec_sram_interface_inst/U61                  |              | sky130_fd_sc_hd__a22o_1           | 0.540 | 0.001 |   2.270 |   17.791 | 
     | phase_vec_sram_interface_inst/U61                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_1           | 0.278 | 0.568 |   2.838 |   18.359 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.278 | 0.009 |   2.847 |   18.368 | 
     | FE_OFC1536_rwadr_mux_2                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_2            | 0.348 | 0.453 |   3.300 |   18.821 | 
     | FE_OFC1536_rwadr_mux_2                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.352 | 0.030 |   3.330 |   18.851 | 
     | FE_OFC1538_rwadr_mux_2                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_2            | 0.359 | 0.510 |   3.840 |   19.361 | 
     | FE_OFC1538_rwadr_mux_2                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.360 | 0.023 |   3.863 |   19.385 | 
     | FE_OFC2654_FE_OFN1753_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.036 | 0.257 |   4.120 |   19.642 | 
     | FE_OFC2654_FE_OFN1753_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_4         | 0.036 | 0.001 |   4.122 |   19.643 | 
     | FE_OFC3025_FE_OFN2654_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_4         | 0.039 | 0.138 |   4.260 |   19.781 | 
     | FE_OFC3025_FE_OFN2654_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.039 | 0.000 |   4.260 |   19.781 | 
     | FE_OFC3027_FE_OFN2654_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.024 | 0.115 |   4.375 |   19.897 | 
     | FE_OFC3027_FE_OFN2654_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.037 | 0.000 |   4.375 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.521 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.521 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk1 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/addr1[1] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: phase_vec_sram_interface_inst/radr_r_reg_8_/Q                       
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.362
= Slack Time                   15.535
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.000 |       |   0.000 |   15.535 | 
     | phase_vec_sram_interface_inst/clk_gate_radr_r_reg/ |                 | sky130_fd_sc_hd__sdlclkp_1        | 0.000 | 0.000 |   0.000 |   15.535 | 
     | latch                                              |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/clk_gate_radr_r_reg/ | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1        | 0.000 | 0.000 |   0.000 |   15.535 | 
     | latch                                              |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/radr_r_reg_8_        |                 | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.535 | 
     | phase_vec_sram_interface_inst/radr_r_reg_8_        | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1          | 0.134 | 0.354 |   0.354 |   15.890 | 
     | phase_vec_sram_interface_inst/U54                  |                 | sky130_fd_sc_hd__a22o_1           | 0.134 | 0.000 |   0.355 |   15.890 | 
     | phase_vec_sram_interface_inst/U54                  | A2 ^ -> X ^     | sky130_fd_sc_hd__a22o_1           | 1.128 | 0.913 |   1.268 |   16.803 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__buf_2            | 1.128 | 0.005 |   1.273 |   16.809 | 
     | FE_OFC305_radr_mux_8                               |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__buf_2            | 1.024 | 0.905 |   2.178 |   17.713 | 
     | FE_OFC305_radr_mux_8                               |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__buf_8            | 1.030 | 0.091 |   2.269 |   17.804 | 
     | FE_OFC2642_FE_OFN2026_n                            |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__buf_8            | 0.050 | 0.191 |   2.460 |   17.995 | 
     | FE_OFC2642_FE_OFN2026_n                            |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__clkbuf_4         | 0.050 | 0.000 |   2.460 |   17.995 | 
     | FE_OFC2958_FE_OFN2642_n                            |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4         | 0.307 | 0.312 |   2.772 |   18.307 | 
     | FE_OFC2958_FE_OFN2642_n                            |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__clkinv_1         | 0.308 | 0.022 |   2.794 |   18.329 | 
     | FE_OFC2960_FE_OFN2642_n                            |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1         | 0.986 | 0.854 |   3.647 |   19.183 | 
     | FE_OFC2960_FE_OFN2642_n                            |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__inv_16           | 0.988 | 0.033 |   3.680 |   19.215 | 
     | FE_OFC2961_FE_OFN2642_n                            |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^      | sky130_fd_sc_hd__inv_16           | 0.115 | 0.216 |   3.896 |   19.431 | 
     | FE_OFC2961_FE_OFN2642_n                            |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__clkinv_1         | 0.115 | 0.000 |   3.896 |   19.431 | 
     | FE_OFC3453_FE_OFN2642_n                            |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1         | 0.269 | 0.260 |   4.156 |   19.691 | 
     | FE_OFC3453_FE_OFN2642_n                            |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__inv_16           | 0.269 | 0.001 |   4.157 |   19.692 | 
     | FE_OFC3454_FE_OFN2642_n                            |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^      | sky130_fd_sc_hd__inv_16           | 0.061 | 0.111 |   4.267 |   19.803 | 
     | FE_OFC3454_FE_OFN2642_n                            |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__buf_12           | 0.061 | 0.000 |   4.268 |   19.803 | 
     | FE_OFC3467_n                                       |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__buf_12           | 0.029 | 0.094 |   4.361 |   19.897 | 
     | FE_OFC3467_n                                       |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.044 | 0.000 |   4.362 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |                 |                                   |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.535 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.535 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin tf_coeff_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_3/clk0 
Endpoint:   tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_3/addr0[3] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.320
= Slack Time                   15.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.577 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.577 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.879 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.879 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   16.209 | 
     | U170                                               |              | sky130_fd_sc_hd__nor2_4           | 0.451 | 0.002 |   0.635 |   16.211 | 
     | U170                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.882 | 0.823 |   1.457 |   17.034 | 
     | tf_coeff_sram_interface_inst/U34                   |              | sky130_fd_sc_hd__and2_0           | 0.883 | 0.025 |   1.482 |   17.059 | 
     | tf_coeff_sram_interface_inst/U34                   | A ^ -> X ^   | sky130_fd_sc_hd__and2_0           | 1.010 | 0.886 |   2.368 |   17.945 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 1.011 | 0.016 |   2.385 |   17.961 | 
     | E_OFC1583_rwadr_mux_6                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__clkbuf_1         | 0.656 | 0.587 |   2.972 |   18.548 | 
     | E_OFC1583_rwadr_mux_6                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_2            | 0.657 | 0.002 |   2.974 |   18.550 | 
     | E_OFC2090_FE_OFN1735_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.752 | 0.701 |   3.674 |   19.251 | 
     | E_OFC2090_FE_OFN1735_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkinv_1         | 0.755 | 0.052 |   3.727 |   19.303 | 
     | E_OFC1732_rwadr_mux_6                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.170 | 0.206 |   3.933 |   19.510 | 
     | E_OFC1732_rwadr_mux_6                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__inv_2            | 0.170 | 0.000 |   3.933 |   19.510 | 
     | E_OFC1731_rwadr_mux_6                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.147 | 0.184 |   4.117 |   19.694 | 
     | E_OFC1731_rwadr_mux_6                              |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.147 | 0.001 |   4.118 |   19.695 | 
     | E_OFC2659_FE_OFN1731_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_8            | 0.032 | 0.118 |   4.236 |   19.813 | 
     | E_OFC2659_FE_OFN1731_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_12           | 0.032 | 0.000 |   4.236 |   19.813 | 
     | E_OFC3246_FE_OFN2659_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.029 | 0.084 |   4.320 |   19.897 | 
     | E_OFC3246_FE_OFN2659_n                             |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.044 | 0.000 |   4.320 |   19.897 | 
     | enblk1_genblk1_sram_2kb_inst_3                     |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.577 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.577 | 
     | enblk1_genblk1_sram_2kb_inst_3                     |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin tf_coeff_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_3/clk0 
Endpoint:   tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_3/wmask0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.308
= Slack Time                   15.589
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.589 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.589 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.891 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.891 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   16.222 | 
     | U170                                               |              | sky130_fd_sc_hd__nor2_4           | 0.451 | 0.002 |   0.634 |   16.224 | 
     | U170                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.882 | 0.823 |   1.457 |   17.047 | 
     | tf_coeff_sram_interface_inst/U27                   |              | sky130_fd_sc_hd__and2_2           | 0.883 | 0.019 |   1.476 |   17.066 | 
     | tf_coeff_sram_interface_inst/U27                   | A ^ -> X ^   | sky130_fd_sc_hd__and2_2           | 0.850 | 0.864 |   2.340 |   17.930 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkinv_1         | 0.851 | 0.032 |   2.373 |   17.962 | 
     | E_DBTC5_rwadr_mux_0                                |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.234 | 0.298 |   2.671 |   18.260 | 
     | E_DBTC5_rwadr_mux_0                                |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.234 | 0.000 |   2.671 |   18.261 | 
     | E_OFC2110_FE_OFN1675_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.036 | 0.214 |   2.885 |   18.474 | 
     | E_OFC2110_FE_OFN1675_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.036 | 0.000 |   2.885 |   18.475 | 
     | E_OFC2289_FE_OFN1677_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.030 | 0.119 |   3.004 |   18.593 | 
     | E_OFC2289_FE_OFN1677_FE_DBTN5_rwadr_mux_0          |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.030 | 0.000 |   3.004 |   18.594 | 
     | E_OFC2882_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.030 | 0.116 |   3.120 |   18.709 | 
     | E_OFC2882_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.030 | 0.001 |   3.121 |   18.710 | 
     | E_OFC3302_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.375 | 0.339 |   3.460 |   19.049 | 
     | E_OFC3302_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__clkbuf_1         | 0.375 | 0.013 |   3.473 |   19.062 | 
     | E_OFC3303_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.360 | 0.451 |   3.924 |   19.513 | 
     | E_OFC3303_FE_OFN2288_FE_OFN1677_FE_DBTN5_rwadr_mux |              |                                   |       |       |         |          | 
     | _0                                                 |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_8            | 0.360 | 0.010 |   3.934 |   19.523 | 
     | E_OFC2413_FE_DBTN5_rwadr_mux_0                     |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.037 | 0.258 |   4.192 |   19.781 | 
     | E_OFC2413_FE_DBTN5_rwadr_mux_0                     |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F |              | sky130_fd_sc_hd__buf_12           | 0.037 | 0.000 |   4.192 |   19.781 | 
     | E_OFC3305_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/F | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.025 | 0.115 |   4.307 |   19.897 | 
     | E_OFC3305_n                                        |              |                                   |       |       |         |          | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.038 | 0.000 |   4.308 |   19.897 | 
     | enblk1_genblk1_sram_2kb_inst_3                     |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.589 | 
     | tf_coeff_sram_interface_inst/ram_sync_1rw1r_inst/g |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.589 | 
     | enblk1_genblk1_sram_2kb_inst_3                     |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/addr0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.295
= Slack Time                   15.602
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.602 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.602 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.904 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.904 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   16.235 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   16.281 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   17.138 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   17.153 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.269 |   17.870 | 
     | phase_vec_sram_interface_inst/U68                  |              | sky130_fd_sc_hd__a22o_2           | 0.540 | 0.001 |   2.269 |   17.871 | 
     | phase_vec_sram_interface_inst/U68                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_2           | 0.332 | 0.648 |   2.918 |   18.519 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.337 | 0.039 |   2.957 |   18.559 | 
     | FE_OFC1472_rwadr_mux_9                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.089 | 0.135 |   3.092 |   18.694 | 
     | FE_OFC1472_rwadr_mux_9                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.089 | 0.000 |   3.092 |   18.694 | 
     | FE_OFC1474_rwadr_mux_9                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.089 | 0.104 |   3.196 |   18.798 | 
     | FE_OFC1474_rwadr_mux_9                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.089 | 0.003 |   3.199 |   18.801 | 
     | FE_OFC2762_FE_OFN2702_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.023 | 0.133 |   3.333 |   18.934 | 
     | FE_OFC2762_FE_OFN2702_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_8            | 0.023 | 0.000 |   3.333 |   18.934 | 
     | FE_OFC2962_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_8            | 0.022 | 0.101 |   3.434 |   19.036 | 
     | FE_OFC2962_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.022 | 0.000 |   3.434 |   19.036 | 
     | FE_OFC3329_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.158 | 0.128 |   3.562 |   19.164 | 
     | FE_OFC3329_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_16           | 0.158 | 0.001 |   3.563 |   19.165 | 
     | FE_OFC3330_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__inv_16           | 0.042 | 0.052 |   3.615 |   19.217 | 
     | FE_OFC3330_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.042 | 0.001 |   3.617 |   19.218 | 
     | FE_OFC3466_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.026 | 0.084 |   3.701 |   19.302 | 
     | FE_OFC3466_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkbuf_1         | 0.026 | 0.000 |   3.701 |   19.302 | 
     | FE_OFC3331_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__clkbuf_1         | 0.073 | 0.118 |   3.819 |   19.421 | 
     | FE_OFC3331_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.073 | 0.000 |   3.819 |   19.421 | 
     | FE_OFC2963_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.100 | 0.196 |   4.015 |   19.617 | 
     | FE_OFC2963_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_6            | 0.108 | 0.025 |   4.040 |   19.642 | 
     | FE_OFC2964_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_6            | 0.026 | 0.144 |   4.184 |   19.786 | 
     | FE_OFC2964_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.026 | 0.000 |   4.184 |   19.786 | 
     | FE_OFC3457_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> X v   | sky130_fd_sc_hd__buf_12           | 0.025 | 0.110 |   4.295 |   19.897 | 
     | FE_OFC3457_FE_OFN2762_FE_OFN2702_n                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.038 | 0.000 |   4.295 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.602 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.602 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/csb0 (v) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.280
= Slack Time                   15.617
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.617 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.617 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q ^ | sky130_fd_sc_hd__dfxtp_1          | 0.062 | 0.302 |   0.302 |   15.919 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.062 | 0.000 |   0.302 |   15.919 | 
     | U160                                               | A ^ -> Y v   | sky130_fd_sc_hd__inv_2            | 0.451 | 0.331 |   0.633 |   16.249 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.455 | 0.046 |   0.679 |   16.296 | 
     | U161                                               | B v -> Y ^   | sky130_fd_sc_hd__nor2_4           | 0.921 | 0.857 |   1.536 |   17.152 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.922 | 0.015 |   1.551 |   17.168 | 
     | phase_vec_sram_interface_inst/U45                  | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.540 | 0.717 |   2.268 |   17.885 | 
     | phase_vec_sram_interface_inst/U70                  |              | sky130_fd_sc_hd__a22o_2           | 0.540 | 0.001 |   2.270 |   17.886 | 
     | phase_vec_sram_interface_inst/U70                  | B1 v -> X v  | sky130_fd_sc_hd__a22o_2           | 0.408 | 0.694 |   2.964 |   18.581 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__nor2_1           | 0.418 | 0.062 |   3.026 |   18.642 | 
     | U7                                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | B v -> Y ^   | sky130_fd_sc_hd__nor2_1           | 0.257 | 0.337 |   3.362 |   18.979 | 
     | U7                                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__o21ai_2          | 0.257 | 0.000 |   3.363 |   18.979 | 
     | U9                                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | B1 ^ -> Y v  | sky130_fd_sc_hd__o21ai_2          | 0.288 | 0.279 |   3.642 |   19.258 | 
     | U9                                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.289 | 0.003 |   3.645 |   19.261 | 
     | FE_OFC1682_n_0_net                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.355 | 0.383 |   4.028 |   19.644 | 
     | FE_OFC1682_n_0_net                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 0.356 | 0.004 |   4.031 |   19.648 | 
     | FE_OFC1683_n_0_net                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.179 | 0.248 |   4.279 |   19.896 | 
     | FE_OFC1683_n_0_net                                 |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.279 | 0.001 |   4.280 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.617 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.617 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/din0[9] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/parallel_data_reg_6_/Q                            
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.252
= Slack Time                   15.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.000 |       |   0.000 |   15.645 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1        | 0.000 | 0.000 |   0.000 |   15.645 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1        | 0.000 | 0.000 |   0.000 |   15.645 | 
     | deserializer_inst/parallel_data_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.645 | 
     | deserializer_inst/parallel_data_reg_6_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1          | 0.962 | 0.915 |   0.915 |   16.560 | 
     | deserializer_inst/FE_OFC91_parallel_in_6           |                 | sky130_fd_sc_hd__buf_6            | 0.962 | 0.003 |   0.918 |   16.563 | 
     | deserializer_inst/FE_OFC91_parallel_in_6           | A ^ -> X ^      | sky130_fd_sc_hd__buf_6            | 0.188 | 0.318 |   1.236 |   16.881 | 
     | FE_OFC93_parallel_in_6                             |                 | sky130_fd_sc_hd__clkinv_1         | 0.188 | 0.001 |   1.237 |   16.882 | 
     | FE_OFC93_parallel_in_6                             | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1         | 0.532 | 0.480 |   1.717 |   17.362 | 
     | FE_OFC95_parallel_in_6                             |                 | sky130_fd_sc_hd__clkinv_2         | 0.532 | 0.006 |   1.723 |   17.368 | 
     | FE_OFC95_parallel_in_6                             | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.911 | 0.844 |   2.567 |   18.212 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__clkbuf_4         | 0.925 | 0.116 |   2.684 |   18.329 | 
     | FE_OFC96_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4         | 0.243 | 0.482 |   3.166 |   18.811 | 
     | FE_OFC96_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__buf_2            | 0.243 | 0.004 |   3.170 |   18.815 | 
     | FE_OFC97_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__buf_2            | 0.813 | 0.689 |   3.859 |   19.505 | 
     | FE_OFC97_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__buf_4            | 0.813 | 0.021 |   3.880 |   19.525 | 
     | FE_OFC98_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__buf_4            | 0.198 | 0.368 |   4.248 |   19.894 | 
     | FE_OFC98_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.302 | 0.003 |   4.252 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |                 |                                   |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.645 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.645 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/din0[9] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/parallel_data_reg_6_/Q                            
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.252
= Slack Time                   15.645
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.000 |       |   0.000 |   15.646 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1        | 0.000 | 0.000 |   0.000 |   15.646 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1        | 0.000 | 0.000 |   0.000 |   15.646 | 
     | deserializer_inst/parallel_data_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.646 | 
     | deserializer_inst/parallel_data_reg_6_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1          | 0.962 | 0.915 |   0.915 |   16.561 | 
     | deserializer_inst/FE_OFC91_parallel_in_6           |                 | sky130_fd_sc_hd__buf_6            | 0.962 | 0.003 |   0.918 |   16.563 | 
     | deserializer_inst/FE_OFC91_parallel_in_6           | A ^ -> X ^      | sky130_fd_sc_hd__buf_6            | 0.188 | 0.318 |   1.236 |   16.881 | 
     | FE_OFC93_parallel_in_6                             |                 | sky130_fd_sc_hd__clkinv_1         | 0.188 | 0.001 |   1.237 |   16.882 | 
     | FE_OFC93_parallel_in_6                             | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1         | 0.532 | 0.480 |   1.717 |   17.362 | 
     | FE_OFC95_parallel_in_6                             |                 | sky130_fd_sc_hd__clkinv_2         | 0.532 | 0.006 |   1.723 |   17.368 | 
     | FE_OFC95_parallel_in_6                             | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.911 | 0.844 |   2.567 |   18.213 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__clkbuf_4         | 0.925 | 0.116 |   2.683 |   18.329 | 
     | FE_OFC96_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4         | 0.243 | 0.482 |   3.166 |   18.811 | 
     | FE_OFC96_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__buf_2            | 0.243 | 0.004 |   3.170 |   18.816 | 
     | FE_OFC97_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__buf_2            | 0.813 | 0.689 |   3.859 |   19.505 | 
     | FE_OFC97_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__buf_4            | 0.813 | 0.021 |   3.880 |   19.526 | 
     | FE_OFC98_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__buf_4            | 0.198 | 0.368 |   4.248 |   19.894 | 
     | FE_OFC98_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.302 | 0.003 |   4.252 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |                 |                                   |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.645 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.645 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/din0[25] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/parallel_data_reg_6_/Q                            
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.250
= Slack Time                   15.647
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.000 |       |   0.000 |   15.647 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1        | 0.000 | 0.000 |   0.000 |   15.647 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1        | 0.000 | 0.000 |   0.000 |   15.647 | 
     | deserializer_inst/parallel_data_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.647 | 
     | deserializer_inst/parallel_data_reg_6_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1          | 0.962 | 0.915 |   0.915 |   16.562 | 
     | deserializer_inst/FE_OFC91_parallel_in_6           |                 | sky130_fd_sc_hd__buf_6            | 0.962 | 0.003 |   0.918 |   16.564 | 
     | deserializer_inst/FE_OFC91_parallel_in_6           | A ^ -> X ^      | sky130_fd_sc_hd__buf_6            | 0.188 | 0.318 |   1.236 |   16.882 | 
     | FE_OFC93_parallel_in_6                             |                 | sky130_fd_sc_hd__clkinv_1         | 0.188 | 0.001 |   1.237 |   16.883 | 
     | FE_OFC93_parallel_in_6                             | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1         | 0.532 | 0.480 |   1.717 |   17.363 | 
     | FE_OFC95_parallel_in_6                             |                 | sky130_fd_sc_hd__clkinv_2         | 0.532 | 0.006 |   1.723 |   17.370 | 
     | FE_OFC95_parallel_in_6                             | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.911 | 0.844 |   2.567 |   18.214 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__clkbuf_4         | 0.925 | 0.116 |   2.684 |   18.330 | 
     | FE_OFC96_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4         | 0.243 | 0.482 |   3.166 |   18.813 | 
     | FE_OFC96_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__buf_2            | 0.243 | 0.004 |   3.170 |   18.817 | 
     | FE_OFC97_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__buf_2            | 0.813 | 0.689 |   3.859 |   19.506 | 
     | FE_OFC97_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__buf_4            | 0.813 | 0.021 |   3.880 |   19.527 | 
     | FE_OFC98_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__buf_4            | 0.198 | 0.368 |   4.248 |   19.895 | 
     | FE_OFC98_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.302 | 0.002 |   4.250 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |                 |                                   |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.647 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.647 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/din0[25] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/parallel_data_reg_6_/Q                            
(^) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.249
= Slack Time                   15.648
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |                 |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^           |                                   | 0.000 |       |   0.000 |   15.648 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch |                 | sky130_fd_sc_hd__sdlclkp_1        | 0.000 | 0.000 |   0.000 |   15.648 | 
     | deserializer_inst/clk_gate_parallel_data_reg/latch | CLK ^ -> GCLK ^ | sky130_fd_sc_hd__sdlclkp_1        | 0.000 | 0.000 |   0.000 |   15.648 | 
     | deserializer_inst/parallel_data_reg_6_             |                 | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.648 | 
     | deserializer_inst/parallel_data_reg_6_             | CLK ^ -> Q ^    | sky130_fd_sc_hd__dfxtp_1          | 0.962 | 0.915 |   0.915 |   16.563 | 
     | deserializer_inst/FE_OFC91_parallel_in_6           |                 | sky130_fd_sc_hd__buf_6            | 0.962 | 0.003 |   0.918 |   16.566 | 
     | deserializer_inst/FE_OFC91_parallel_in_6           | A ^ -> X ^      | sky130_fd_sc_hd__buf_6            | 0.188 | 0.318 |   1.236 |   16.883 | 
     | FE_OFC93_parallel_in_6                             |                 | sky130_fd_sc_hd__clkinv_1         | 0.188 | 0.001 |   1.237 |   16.884 | 
     | FE_OFC93_parallel_in_6                             | A ^ -> Y v      | sky130_fd_sc_hd__clkinv_1         | 0.532 | 0.480 |   1.717 |   17.365 | 
     | FE_OFC95_parallel_in_6                             |                 | sky130_fd_sc_hd__clkinv_2         | 0.532 | 0.006 |   1.723 |   17.371 | 
     | FE_OFC95_parallel_in_6                             | A v -> Y ^      | sky130_fd_sc_hd__clkinv_2         | 0.911 | 0.844 |   2.567 |   18.215 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__clkbuf_4         | 0.925 | 0.116 |   2.684 |   18.331 | 
     | FE_OFC96_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__clkbuf_4         | 0.243 | 0.482 |   3.166 |   18.814 | 
     | FE_OFC96_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__buf_2            | 0.243 | 0.004 |   3.170 |   18.818 | 
     | FE_OFC97_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__buf_2            | 0.813 | 0.689 |   3.859 |   19.507 | 
     | FE_OFC97_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_fd_sc_hd__buf_4            | 0.813 | 0.021 |   3.880 |   19.528 | 
     | FE_OFC98_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^      | sky130_fd_sc_hd__buf_4            | 0.198 | 0.368 |   4.248 |   19.896 | 
     | FE_OFC98_parallel_in_6                             |                 |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |                 | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.303 | 0.001 |   4.249 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |                 |                                   |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.648 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.648 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_1/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_1/addr0[1] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.233
= Slack Time                   15.664
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.664 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.664 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.952 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.952 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   16.590 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   16.636 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   17.045 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   17.060 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   17.466 | 
     | phase_vec_sram_interface_inst/U67                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   17.467 | 
     | phase_vec_sram_interface_inst/U67                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 1.151 | 0.950 |   2.753 |   18.417 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 1.152 | 0.027 |   2.780 |   18.444 | 
     | FE_OFC1480_rwadr_mux_8                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.215 | 0.239 |   3.019 |   18.683 | 
     | FE_OFC1480_rwadr_mux_8                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.215 | 0.000 |   3.019 |   18.683 | 
     | FE_OFC1481_rwadr_mux_8                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.938 | 0.741 |   3.759 |   19.423 | 
     | FE_OFC1481_rwadr_mux_8                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_2            | 0.939 | 0.031 |   3.790 |   19.454 | 
     | FE_OFC2570_FE_OFN1775_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_2            | 0.063 | 0.261 |   4.051 |   19.715 | 
     | FE_OFC2570_FE_OFN1775_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_6            | 0.063 | 0.000 |   4.051 |   19.715 | 
     | FE_OFC3315_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_6            | 0.034 | 0.097 |   4.148 |   19.812 | 
     | FE_OFC3315_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.034 | 0.000 |   4.148 |   19.812 | 
     | FE_OFC3483_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.029 | 0.084 |   4.233 |   19.897 | 
     | FE_OFC3483_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.044 | 0.000 |   4.233 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.664 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.664 | 
     | genblk1_genblk1_sram_2kb_inst_1                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin phase_vec_sram_interface_inst/ram_sync_1rw1r_
inst/genblk1_genblk1_sram_2kb_inst_0/clk0 
Endpoint:   phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/genblk1_genblk1_
sram_2kb_inst_0/addr0[1] (^) checked with  leading edge of 'ideal_clock'
Beginpoint: deserializer_inst/out_valid_reg/Q                                   
(v) triggered by  leading edge of 'ideal_clock'
Path Groups: {All2Macro}
Analysis View: analysis_default
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  20.000
= Required Time                19.897
- Arrival Time                  4.221
= Slack Time                   15.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^        |                                   | 0.000 |       |   0.000 |   15.676 | 
     | deserializer_inst/out_valid_reg                    |              | sky130_fd_sc_hd__dfxtp_1          | 0.000 | 0.000 |   0.000 |   15.676 | 
     | deserializer_inst/out_valid_reg                    | CLK ^ -> Q v | sky130_fd_sc_hd__dfxtp_1          | 0.038 | 0.288 |   0.288 |   15.964 | 
     | U160                                               |              | sky130_fd_sc_hd__inv_2            | 0.038 | 0.000 |   0.288 |   15.964 | 
     | U160                                               | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.933 | 0.638 |   0.926 |   16.602 | 
     | U161                                               |              | sky130_fd_sc_hd__nor2_4           | 0.934 | 0.046 |   0.972 |   16.648 | 
     | U161                                               | B ^ -> Y v   | sky130_fd_sc_hd__nor2_4           | 0.367 | 0.409 |   1.381 |   17.057 | 
     | phase_vec_sram_interface_inst/U45                  |              | sky130_fd_sc_hd__clkinv_1         | 0.368 | 0.015 |   1.396 |   17.072 | 
     | phase_vec_sram_interface_inst/U45                  | A v -> Y ^   | sky130_fd_sc_hd__clkinv_1         | 0.344 | 0.406 |   1.802 |   17.478 | 
     | phase_vec_sram_interface_inst/U67                  |              | sky130_fd_sc_hd__a22o_1           | 0.344 | 0.001 |   1.803 |   17.479 | 
     | phase_vec_sram_interface_inst/U67                  | B1 ^ -> X ^  | sky130_fd_sc_hd__a22o_1           | 1.151 | 0.950 |   2.753 |   18.429 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__clkinv_1         | 1.152 | 0.027 |   2.780 |   18.456 | 
     | FE_OFC1480_rwadr_mux_8                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> Y v   | sky130_fd_sc_hd__clkinv_1         | 0.215 | 0.239 |   3.018 |   18.695 | 
     | FE_OFC1480_rwadr_mux_8                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__inv_2            | 0.215 | 0.000 |   3.019 |   18.695 | 
     | FE_OFC1481_rwadr_mux_8                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A v -> Y ^   | sky130_fd_sc_hd__inv_2            | 0.938 | 0.741 |   3.759 |   19.435 | 
     | FE_OFC1481_rwadr_mux_8                             |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_4            | 0.939 | 0.031 |   3.790 |   19.466 | 
     | FE_OFC2520_FE_OFN1775_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_4            | 0.056 | 0.252 |   4.042 |   19.718 | 
     | FE_OFC2520_FE_OFN1775_n                            |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_6            | 0.056 | 0.000 |   4.043 |   19.719 | 
     | FE_OFC3316_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_6            | 0.033 | 0.094 |   4.136 |   19.812 | 
     | FE_OFC3316_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_fd_sc_hd__buf_12           | 0.033 | 0.000 |   4.136 |   19.813 | 
     | FE_OFC3492_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ | A ^ -> X ^   | sky130_fd_sc_hd__buf_12           | 0.029 | 0.084 |   4.221 |   19.897 | 
     | FE_OFC3492_n                                       |              |                                   |       |       |         |          | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |              | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.044 | 0.000 |   4.221 |   19.897 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |              |                                   |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |  Arc  |               Cell                |  Slew | Delay | Arrival | Required | 
     |                                                    |       |                                   |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-----------------------------------+-------+-------+---------+----------| 
     |                                                    | clk ^ |                                   | 0.000 |       |   0.000 |  -15.676 | 
     | phase_vec_sram_interface_inst/ram_sync_1rw1r_inst/ |       | sky130_sram_2kbyte_1rw1r_32x512_8 | 0.000 | 0.000 |   0.000 |  -15.676 | 
     | genblk1_genblk1_sram_2kb_inst_0                    |       |                                   |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------+ 

