INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan3/shiyan32/shiyan32.srcs/sources_1/new/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan3/shiyan32/shiyan32.srcs/sim_1/new/sim_shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_shift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan3/shiyan32/shiyan32.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
