library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity divisor
port(a : in std_logic_vector(5 downto 0);
b:  in std_logic_vector(5 downto 0);
c: out std_logic_vector(9 downto 0));
end divisor;

architecture behavioral of divisor is

signal aint: integer;
signal bint: integer;
signal cint: integer;


process (a,b) is 
begin 
aint <= to_integer(unsigned(a));
bint <= to_integer(unsigned(b));
cint <= aint/bint
end process;
    
end Behavioral;