```text
┌─────────────────────────────────────────────────────────────────────────────────┐
│                              TOP-LEVEL                                          │
│                            vsdcaravel.v                                         │
│                                                                                 │
│  External Reset Pad: resetb => rstb_h (Currently UNUSED for POR, using reset_n) │
│  ┌───────────────────────────────────────────────────────────────────────────┐  │
│  │                    dummy_por por (INSTANTIATED)                           │  │
│  │   vdd3v3, vdd1v8, vss3v3, vss1v8  ─┐                                      │  │
│  └────────────────────────────────────┼──────────────────────────────────────┘  │
│                                       │                                         │
│                                       ▼                                         │
│                                  ┌─────────┐                                    │
│                                  │  POR    │                                    │
│                                  │  MODULE │                                    │
│                                  └─────────┘                                    │
│                                       │                                         │
│        ┌──────────────────────────────┼──────────────────────────────┐          │
│        │                              │                              │          │
│        ▼                              ▼                              ▼          │
│     [porb_h]                       [porb_l]                       [por_l]       │
│      (3.3V)                         (1.8V)                         (1.8V)       │
│        │                              │                              │          │
│        │                              │                              │          │
│        ▼                              ▼                              ▼          │
┌──────────────────────────┐  ┌──────────────────────────┐  ┌──────────────────┐  │
│  chip_io.v               │  │  caravel_core.v          │  │  housekeeping.v  │  │
│  .porb_h(porb_h)         │  │  .porb_h(porb_h)         │  │  .porb(porb_l)   │  │
│  .por(por_l)             │  │  .por(por_l)             │  │                  │  │
│                          │  │                          │  │                  │  │
│  Enables HV pads         │  │  Drives mgmt_core        │  │  Controls SPI    │  │
│  during power-up         │  │  reset distribution      │  │  flash control   │  │
└──────────────────────────┘  └──────────────────────────┘  └──────────────────┘  │
│        │                              │                              │          │
│        ▼                              ▼                              ▼          │
│  ┌─────────────────┐          ┌──────────────┐              ┌──────────────┐    │
│  │ mprj_io.v       │          │ mgmt_core.v  │              │ flash ports  │    │
│  │ .porb_h(porb_h) │          │ .porb(porb_l)│              │              │    │
│  │                 │          │              │              │              │    │
│  │ Enables HV      │          │ Resets CPU,  │              │              │    │
│  │ domain pads     │          │ RAMs, Perip. │              │              │    │
│  └─────────────────┘          └──────────────┘              └──────────────┘    │
└─────────────────────────────────────────────────────────────────────────────────┘
```
```bash

grep -r -i -n "por\|dummy_por" --include="*.v" --include="*.sv" .

[sshekhar@nanodc rtl]$ grep "por*" vsdcaravel.v 
// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
    inout                     vddio,    // Common 3.3V padframe/ESD power
    inout                     vddio_2,  // Common 3.3V padframe/ESD power
    inout                     vdda,     // Management 3.3V power
    inout                     vccd,     // Management/Common 1.8V power
    inout                     vdda1,    // User area 1 3.3V power
    inout                     vdda1_2,  // User area 1 3.3V power
    inout                     vdda2,    // User area 2 3.3V power
    inout                     vccd1,    // User area 1 1.8V power
    inout                     vccd2,    // User area 2 1.8V power
    // management SoC wrapper.  The management SoC exports the
     * These pins are reserved for any project that wants to incorporate
     * technically use any available I/O pins for the purpose, these
  wire [`MPRJ_IO_PADS-1:0] mprj_io_analog_pol;
  wire porb_h;
  wire porb_l;
  wire por_l;
      .porb_h(porb_h),
      .por(por_l),
      .mprj_io_analog_pol(mprj_io_analog_pol),
      .vddio(vddio_core),  // Common 3.3V padframe/ESD power
//    .vdda (vdda_core),   // Management 3.3V power
      .vccd (vccd_core),   // Management/Common 1.8V power
      .vdda1(vdda1_core),  // User area 1 3.3V power
      .vdda2(vdda2_core),  // User area 2 3.3V power
      .vccd1(vccd1_core),  // User area 1 1.8V power
      .vccd2(vccd2_core),  // User area 2 1.8V power
      .porb_h(porb_h),
      .por_l(por_l),
      .mprj_io_analog_pol(mprj_io_analog_pol),
[sshekhar@nanodc rtl]$ grep "dummy*" vsdcaravel.v 
[sshekhar@nanodc rtl]$ grep "por*" chip_io.v 
// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
	input  porb_h,
	input  por,
	input [`MPRJ_IO_PADS-1:0] mprj_io_analog_pol,
    // and setting enh to porb_h.
    assign mprj_io_enh = {`MPRJ_IO_PADS{porb_h}};
  wire \mprj_pads.analog_pol[0] ;
  wire \mprj_pads.analog_pol[10] ;
  wire \mprj_pads.analog_pol[11] ;
  wire \mprj_pads.analog_pol[12] ;
  wire \mprj_pads.analog_pol[13] ;
  wire \mprj_pads.analog_pol[14] ;
  wire \mprj_pads.analog_pol[15] ;
  wire \mprj_pads.analog_pol[16] ;
  wire \mprj_pads.analog_pol[17] ;
  wire \mprj_pads.analog_pol[18] ;
  wire \mprj_pads.analog_pol[19] ;
  wire \mprj_pads.analog_pol[1] ;
  wire \mprj_pads.analog_pol[20] ;
  wire \mprj_pads.analog_pol[21] ;
  wire \mprj_pads.analog_pol[22] ;
  wire \mprj_pads.analog_pol[23] ;
  wire \mprj_pads.analog_pol[24] ;
  wire \mprj_pads.analog_pol[25] ;
  wire \mprj_pads.analog_pol[26] ;
  wire \mprj_pads.analog_pol[27] ;
  wire \mprj_pads.analog_pol[28] ;
  wire \mprj_pads.analog_pol[29] ;
  wire \mprj_pads.analog_pol[2] ;
  wire \mprj_pads.analog_pol[30] ;
  wire \mprj_pads.analog_pol[31] ;
  wire \mprj_pads.analog_pol[32] ;
  wire \mprj_pads.analog_pol[33] ;
  wire \mprj_pads.analog_pol[34] ;
  wire \mprj_pads.analog_pol[35] ;
  wire \mprj_pads.analog_pol[36] ;
  wire \mprj_pads.analog_pol[37] ;
  wire \mprj_pads.analog_pol[3] ;
  wire \mprj_pads.analog_pol[4] ;
  wire \mprj_pads.analog_pol[5] ;
  wire \mprj_pads.analog_pol[6] ;
  wire \mprj_pads.analog_pol[7] ;
  wire \mprj_pads.analog_pol[8] ;
  wire \mprj_pads.analog_pol[9] ;
  wire \mprj_pads.porb_h ;
	// Instantiate power and ground pads for management domain
	// HV clamps connect between one HV power rail and one ground
	// LV clamps have two clamps connecting between any two LV power
	// Instantiate power and ground pads for user 1 domain
	// Instantiate power and ground pads for user 2 domain
    	// power-on-reset circuit.  The XRES pad is used for providing a glitch-
		.ENABLE_H(porb_h),	 	  // Power-on-reset
    	// supposed to go under them.)
		.porb_h(porb_h),
		.analog_pol(mprj_io_analog_pol),
[sshekhar@nanodc rtl]$ grep "por*" caravel_core.v 
// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
`include "manual_power_connections.v"
    inout vddio,  // Common 3.3V padframe/ESD power
    inout vdda,   // Management 3.3V power
    inout vccd,   // Management/Common 1.8V power
    inout vdda1,  // User area 1 3.3V power
    inout vdda2,  // User area 2 3.3V power
    inout vccd1,  // User area 1 1.8V power
    inout vccd2,  // User area 2 1.8V power
    output porb_h,
    output por_l,
    output [  `MPRJ_IO_PADS-1:0] mprj_io_analog_pol,
     * These pins are reserved for any project that wants to incorporate
     * technically use any available I/O pins for the purpose, these
    // Exported Wishbone Bus (processor facing)
    // Exported Wishbone Bus (user area facing)
	// Exported Wishbone Bus
	.user1_vcc_powergood(mprj_vcc_pwrgood),
	.user2_vcc_powergood(mprj2_vcc_pwrgood),
	.user1_vdd_powergood(mprj_vdd_pwrgood),
	.user2_vdd_powergood(mprj2_vdd_pwrgood)
	    .vdda1(vdda1),		// User area 1 3.3V power
	    .vdda2(vdda2),		// User area 2 3.3V power
	    .vccd1(vccd1),		// User area 1 1.8V power
	    .vccd2(vccd2),		// User area 2 1.8V power
	// Management SoC Wishbone bus (exported)
        .porb(porb_l),
        .porb(porb_l),
    	.pad_gpio_ana_pol(mprj_io_analog_pol[1:0]),
    	.pad_gpio_ana_pol(mprj_io_analog_pol[7:2]),
    	.pad_gpio_ana_pol(mprj_io_analog_pol[(`MPRJ_IO_PADS_1-1):8]),
    	.pad_gpio_ana_pol(mprj_io_analog_pol[(`MPRJ_IO_PADS-1):(`MPRJ_IO_PADS-3)]),
    	.pad_gpio_ana_pol(mprj_io_analog_pol[(`MPRJ_IO_PADS-4):(`MPRJ_IO_PADS_1)]),
    dummy_por por (
		.porb_h(porb_h),
		.porb_l(porb_l),
		.por_l(por_l)
(* keep *) manual_power_connections manual_power_connections ();
[sshekhar@nanodc rtl]$ grep "dummy*" caravel_core.v 
    dummy_por por (
[sshekhar@nanodc rtl]$ grep "dummy*" chip_io.v 
    wire [`MPRJ_IO_PADS-1:0] dummy_mprj_io_in;
	//wire dummy;
        //nand signal_gating (dummy, gpio_inenb_core, gpio_out_core)
[sshekhar@nanodc rtl]$ grep "dummy*" caravel_clocking.v 
[sshekhar@nanodc rtl]$ grep "por*" caravel_clocking.v 
// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
    input porb,		// Master (negative sense) reset from power-on-reset
    assign resetb_async = porb & resetb & (!ext_reset);
    always @(posedge pll_clk or negedge resetb_async) begin
[sshekhar@nanodc rtl]$ grep "dummy*" housekeeping.v 
[sshekhar@nanodc rtl]$ grep "por*" housekeeping.v 
// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
// of all IP blocks except the power-on-reset.  This SPI has
    input porb,
    assign pad_flash_csb_oeb = (pass_thru_mgmt_delay) ? 1'b0 : (~porb ? 1'b1 : 1'b0);
    assign pad_flash_clk_oeb = (pass_thru_mgmt) ? 1'b0 : (~porb ? 1'b1 : 1'b0);
	    /* Optional:  SRAM read-only port (registers 14 to 19) */
    always @(posedge wb_clk_i or posedge wb_rst_i) begin
	.reset(~porb),
    always @(posedge wb_clk_i or negedge porb) begin
	if (porb == 1'b0) begin
    always @(posedge csclk or negedge porb) begin
	if (porb == 1'b0) begin
			// j == 3 corresponds to CSB, which is a weak pull-up
		    /* Register 1a (power monitor) is read-only */
[sshekhar@nanodc rtl]$ grep "dummy*" caravel_netlists.v 
    //`include "dummy_por.v"
    `include "dummy_por.v"
[sshekhar@nanodc rtl]$ grep "por*" caravel_netlists.v 
// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
    //`include "dummy_por.v"
    `include "dummy_por.v"
[sshekhar@nanodc rtl]$ 

# Recursive search in the vsdRiscvScl180/

[sshekhar@nanodc vsdRiscvScl180]$ grep -r -i -n "por\|dummy_por" --include="*.v" --include="*.sv" .
./synthesis/output/vsdcaravel_synthesis.v:8:module dummy_por ( vdd3v3, vdd1v8, vss3v3, vss1v8, porb_h, porb_l, por_l );
./synthesis/output/vsdcaravel_synthesis.v:9:  output porb_h, porb_l, por_l;
./synthesis/output/vsdcaravel_synthesis.v:40:        vssa2, vddio_q, vssio_q, analog_a, analog_b, porb_h, vccd_conb, io, 
./synthesis/output/vsdcaravel_synthesis.v:62:  input vddio_q, vssio_q, analog_a, analog_b, porb_h;
./synthesis/output/vsdcaravel_synthesis.v:87:        flash_clk, flash_io0, flash_io1, porb_h, por, resetb_core_h, 
./synthesis/output/vsdcaravel_synthesis.v:113:  input clock, resetb, porb_h, por, gpio_out_core, gpio_mode0_core,
./synthesis/output/vsdcaravel_synthesis.v:259:        1'b0), .vssio_q(1'b0), .analog_a(1'b0), .analog_b(1'b0), .porb_h(
./synthesis/output/vsdcaravel_synthesis.v:370:         io_cpu_decode_isStuck, \_zz_ways_0_tags_port[0] , \banks_0[0][31] ,
./synthesis/output/vsdcaravel_synthesis.v:686:  wire   [27:0] _zz_ways_0_tags_port1;
./synthesis/output/vsdcaravel_synthesis.v:694:  dfnrq1 \_zz_banks_0_port1_reg[31]  ( .D(n348), .CP(n1038), .Q(n1444) );
./synthesis/output/vsdcaravel_synthesis.v:695:  dfnrq1 \_zz_banks_0_port1_reg[30]  ( .D(n347), .CP(n1028), .Q(n1445) );
./synthesis/output/vsdcaravel_synthesis.v:696:  dfnrq1 \_zz_banks_0_port1_reg[29]  ( .D(n346), .CP(n1018), .Q(n1446) );
./synthesis/output/vsdcaravel_synthesis.v:697:  dfnrq1 \_zz_banks_0_port1_reg[28]  ( .D(n345), .CP(n1018), .Q(n1447) );
./synthesis/output/vsdcaravel_synthesis.v:698:  dfnrq1 \_zz_banks_0_port1_reg[27]  ( .D(n344), .CP(n1018), .Q(n1448) );
./synthesis/output/vsdcaravel_synthesis.v:699:  dfnrq1 \_zz_banks_0_port1_reg[26]  ( .D(n343), .CP(n1018), .Q(n1449) );
./synthesis/output/vsdcaravel_synthesis.v:700:  dfnrq1 \_zz_banks_0_port1_reg[25]  ( .D(n342), .CP(n1018), .Q(n1450) );
./synthesis/output/vsdcaravel_synthesis.v:701:  dfnrq1 \_zz_banks_0_port1_reg[24]  ( .D(n341), .CP(n1018), .Q(
./synthesis/output/vsdcaravel_synthesis.v:703:  dfnrq1 \_zz_banks_0_port1_reg[23]  ( .D(n340), .CP(n1019), .Q(
./synthesis/output/vsdcaravel_synthesis.v:705:  dfnrq1 \_zz_banks_0_port1_reg[22]  ( .D(n339), .CP(n1019), .Q(
./synthesis/output/vsdcaravel_synthesis.v:707:  dfnrq1 \_zz_banks_0_port1_reg[21]  ( .D(n338), .CP(n1019), .Q(
./synthesis/output/vsdcaravel_synthesis.v:709:  dfnrq1 \_zz_banks_0_port1_reg[20]  ( .D(n337), .CP(n1019), .Q(
./synthesis/output/vsdcaravel_synthesis.v:711:  dfnrq1 \_zz_banks_0_port1_reg[19]  ( .D(n336), .CP(n1019), .Q(
./synthesis/output/vsdcaravel_synthesis.v:713:  dfnrq1 \_zz_banks_0_port1_reg[18]  ( .D(n335), .CP(n1019), .Q(
./synthesis/output/vsdcaravel_synthesis.v:715:  dfnrq1 \_zz_banks_0_port1_reg[17]  ( .D(n334), .CP(n1019), .Q(
./synthesis/output/vsdcaravel_synthesis.v:717:  dfnrq1 \_zz_banks_0_port1_reg[16]  ( .D(n333), .CP(n1019), .Q(
./synthesis/output/vsdcaravel_synthesis.v:719:  dfnrq1 \_zz_banks_0_port1_reg[15]  ( .D(n332), .CP(n1019), .Q(
./synthesis/output/vsdcaravel_synthesis.v:721:  dfnrq1 \_zz_banks_0_port1_reg[14]  ( .D(n331), .CP(n1020), .Q(n1451) );
./synthesis/output/vsdcaravel_synthesis.v:722:  dfnrq1 \_zz_banks_0_port1_reg[13]  ( .D(n330), .CP(n1020), .Q(n1452) );
./synthesis/output/vsdcaravel_synthesis.v:723:  dfnrq1 \_zz_banks_0_port1_reg[12]  ( .D(n329), .CP(n1020), .Q(n1453) );
./synthesis/output/vsdcaravel_synthesis.v:724:  dfnrq1 \_zz_banks_0_port1_reg[11]  ( .D(n328), .CP(n1020), .Q(n1454) );
./synthesis/output/vsdcaravel_synthesis.v:725:  dfnrq1 \_zz_banks_0_port1_reg[10]  ( .D(n327), .CP(n1020), .Q(n1455) );
./synthesis/output/vsdcaravel_synthesis.v:726:  dfnrq1 \_zz_banks_0_port1_reg[9]  ( .D(n326), .CP(n1020), .Q(n1456) );
./synthesis/output/vsdcaravel_synthesis.v:727:  dfnrq1 \_zz_banks_0_port1_reg[8]  ( .D(n325), .CP(n1020), .Q(n1457) );
./synthesis/output/vsdcaravel_synthesis.v:728:  dfnrq1 \_zz_banks_0_port1_reg[7]  ( .D(n324), .CP(n1020), .Q(n1458) );
./synthesis/output/vsdcaravel_synthesis.v:729:  dfnrq1 \_zz_banks_0_port1_reg[6]  ( .D(n323), .CP(n1020), .Q(n1459) );
./synthesis/output/vsdcaravel_synthesis.v:730:  dfnrq1 \_zz_banks_0_port1_reg[5]  ( .D(n322), .CP(n1021), .Q(n1460) );
./synthesis/output/vsdcaravel_synthesis.v:731:  dfnrq1 \_zz_banks_0_port1_reg[4]  ( .D(n321), .CP(n1021), .Q(n1461) );
./synthesis/output/vsdcaravel_synthesis.v:732:  dfnrq1 \_zz_banks_0_port1_reg[3]  ( .D(n320), .CP(n1021), .Q(n1462) );
./synthesis/output/vsdcaravel_synthesis.v:733:  dfnrq1 \_zz_banks_0_port1_reg[2]  ( .D(n319), .CP(n1021), .Q(n1463) );
./synthesis/output/vsdcaravel_synthesis.v:734:  dfnrq1 \_zz_banks_0_port1_reg[1]  ( .D(n318), .CP(n1021), .Q(n1464) );
./synthesis/output/vsdcaravel_synthesis.v:735:  dfnrq1 \_zz_banks_0_port1_reg[0]  ( .D(n317), .CP(n1021), .Q(n1465) );
./synthesis/output/vsdcaravel_synthesis.v:1561:        \_zz_ways_0_tags_port[0] ) );
./synthesis/output/vsdcaravel_synthesis.v:1562:  dfnrq1 _zz_when_InstructionCache_l342_reg ( .D(\_zz_ways_0_tags_port[0] ), 
./synthesis/output/vsdcaravel_synthesis.v:1619:  dfnrq1 \_zz_ways_0_tags_port1_reg[2]  ( .D(n249), .CP(n1052), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1620:        _zz_ways_0_tags_port1[2]) );
./synthesis/output/vsdcaravel_synthesis.v:1623:  dfnrq1 \_zz_ways_0_tags_port1_reg[3]  ( .D(n248), .CP(n1052), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1624:        _zz_ways_0_tags_port1[3]) );
./synthesis/output/vsdcaravel_synthesis.v:1627:  dfnrq1 \_zz_ways_0_tags_port1_reg[4]  ( .D(n247), .CP(n1052), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1628:        _zz_ways_0_tags_port1[4]) );
./synthesis/output/vsdcaravel_synthesis.v:1631:  dfnrq1 \_zz_ways_0_tags_port1_reg[5]  ( .D(n246), .CP(n1053), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1632:        _zz_ways_0_tags_port1[5]) );
./synthesis/output/vsdcaravel_synthesis.v:1635:  dfnrq1 \_zz_ways_0_tags_port1_reg[6]  ( .D(n245), .CP(n1053), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1636:        _zz_ways_0_tags_port1[6]) );
./synthesis/output/vsdcaravel_synthesis.v:1639:  dfnrq1 \_zz_ways_0_tags_port1_reg[7]  ( .D(n244), .CP(n1053), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1640:        _zz_ways_0_tags_port1[7]) );
./synthesis/output/vsdcaravel_synthesis.v:1643:  dfnrq1 \_zz_ways_0_tags_port1_reg[8]  ( .D(n243), .CP(n1053), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1644:        _zz_ways_0_tags_port1[8]) );
./synthesis/output/vsdcaravel_synthesis.v:1647:  dfnrq1 \_zz_ways_0_tags_port1_reg[9]  ( .D(n242), .CP(n1054), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1648:        _zz_ways_0_tags_port1[9]) );
./synthesis/output/vsdcaravel_synthesis.v:1651:  dfnrq1 \_zz_ways_0_tags_port1_reg[10]  ( .D(n241), .CP(n1054), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1652:        _zz_ways_0_tags_port1[10]) );
./synthesis/output/vsdcaravel_synthesis.v:1655:  dfnrq1 \_zz_ways_0_tags_port1_reg[11]  ( .D(n240), .CP(n1054), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1656:        _zz_ways_0_tags_port1[11]) );
./synthesis/output/vsdcaravel_synthesis.v:1659:  dfnrq1 \_zz_ways_0_tags_port1_reg[12]  ( .D(n239), .CP(n1054), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1660:        _zz_ways_0_tags_port1[12]) );
./synthesis/output/vsdcaravel_synthesis.v:1663:  dfnrq1 \_zz_ways_0_tags_port1_reg[13]  ( .D(n238), .CP(n1054), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1664:        _zz_ways_0_tags_port1[13]) );
./synthesis/output/vsdcaravel_synthesis.v:1667:  dfnrq1 \_zz_ways_0_tags_port1_reg[14]  ( .D(n237), .CP(n1055), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1668:        _zz_ways_0_tags_port1[14]) );
./synthesis/output/vsdcaravel_synthesis.v:1671:  dfnrq1 \_zz_ways_0_tags_port1_reg[15]  ( .D(n236), .CP(n1055), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1672:        _zz_ways_0_tags_port1[15]) );
./synthesis/output/vsdcaravel_synthesis.v:1675:  dfnrq1 \_zz_ways_0_tags_port1_reg[16]  ( .D(n235), .CP(n1055), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1676:        _zz_ways_0_tags_port1[16]) );
./synthesis/output/vsdcaravel_synthesis.v:1679:  dfnrq1 \_zz_ways_0_tags_port1_reg[17]  ( .D(n234), .CP(n1055), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1680:        _zz_ways_0_tags_port1[17]) );
./synthesis/output/vsdcaravel_synthesis.v:1683:  dfnrq1 \_zz_ways_0_tags_port1_reg[18]  ( .D(n233), .CP(n1056), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1684:        _zz_ways_0_tags_port1[18]) );
./synthesis/output/vsdcaravel_synthesis.v:1687:  dfnrq1 \_zz_ways_0_tags_port1_reg[19]  ( .D(n232), .CP(n1056), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1688:        _zz_ways_0_tags_port1[19]) );
./synthesis/output/vsdcaravel_synthesis.v:1691:  dfnrq1 \_zz_ways_0_tags_port1_reg[20]  ( .D(n231), .CP(n1056), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1692:        _zz_ways_0_tags_port1[20]) );
./synthesis/output/vsdcaravel_synthesis.v:1695:  dfnrq1 \_zz_ways_0_tags_port1_reg[21]  ( .D(n230), .CP(n1056), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1696:        _zz_ways_0_tags_port1[21]) );
./synthesis/output/vsdcaravel_synthesis.v:1699:  dfnrq1 \_zz_ways_0_tags_port1_reg[22]  ( .D(n229), .CP(n1056), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1700:        _zz_ways_0_tags_port1[22]) );
./synthesis/output/vsdcaravel_synthesis.v:1703:  dfnrq1 \_zz_ways_0_tags_port1_reg[23]  ( .D(n228), .CP(n1057), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1704:        _zz_ways_0_tags_port1[23]) );
./synthesis/output/vsdcaravel_synthesis.v:1707:  dfnrq1 \_zz_ways_0_tags_port1_reg[24]  ( .D(n227), .CP(n1057), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1708:        _zz_ways_0_tags_port1[24]) );
./synthesis/output/vsdcaravel_synthesis.v:1711:  dfnrq1 \_zz_ways_0_tags_port1_reg[25]  ( .D(n226), .CP(n1057), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1712:        _zz_ways_0_tags_port1[25]) );
./synthesis/output/vsdcaravel_synthesis.v:1715:  dfnrq1 \_zz_ways_0_tags_port1_reg[26]  ( .D(n225), .CP(n1057), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1716:        _zz_ways_0_tags_port1[26]) );
./synthesis/output/vsdcaravel_synthesis.v:1719:  dfnrq1 \_zz_ways_0_tags_port1_reg[27]  ( .D(n224), .CP(n1058), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1720:        _zz_ways_0_tags_port1[27]) );
./synthesis/output/vsdcaravel_synthesis.v:1722:  dfnrq1 \_zz_ways_0_tags_port1_reg[0]  ( .D(n223), .CP(n1058), .Q(
./synthesis/output/vsdcaravel_synthesis.v:1723:        _zz_ways_0_tags_port1[0]) );
./synthesis/output/vsdcaravel_synthesis.v:1730:  aoi221d1 U6 ( .B1(n12), .B2(_zz_ways_0_tags_port1[4]), .C1(
./synthesis/output/vsdcaravel_synthesis.v:1731:        _zz_ways_0_tags_port1[2]), .C2(n13), .A(n14), .ZN(n11) );
./synthesis/output/vsdcaravel_synthesis.v:1732:  oai22d1 U7 ( .A1(n12), .A2(_zz_ways_0_tags_port1[4]), .B1(n13), .B2(
./synthesis/output/vsdcaravel_synthesis.v:1733:        _zz_ways_0_tags_port1[2]), .ZN(n14) );
./synthesis/output/vsdcaravel_synthesis.v:1736:  aoi221d1 U10 ( .B1(n15), .B2(_zz_ways_0_tags_port1[5]), .C1(
./synthesis/output/vsdcaravel_synthesis.v:1737:        _zz_ways_0_tags_port1[11]), .C2(n16), .A(n17), .ZN(n10) );
./synthesis/output/vsdcaravel_synthesis.v:1738:  oai22d1 U11 ( .A1(n15), .A2(_zz_ways_0_tags_port1[5]), .B1(n16), .B2(
./synthesis/output/vsdcaravel_synthesis.v:1739:        _zz_ways_0_tags_port1[11]), .ZN(n17) );
./synthesis/output/vsdcaravel_synthesis.v:1742:  aoi221d1 U14 ( .B1(n18), .B2(_zz_ways_0_tags_port1[12]), .C1(
./synthesis/output/vsdcaravel_synthesis.v:1743:        _zz_ways_0_tags_port1[10]), .C2(n19), .A(n20), .ZN(n9) );
./synthesis/output/vsdcaravel_synthesis.v:1744:  oai22d1 U15 ( .A1(n18), .A2(_zz_ways_0_tags_port1[12]), .B1(n19), .B2(
./synthesis/output/vsdcaravel_synthesis.v:1745:        _zz_ways_0_tags_port1[10]), .ZN(n20) );
./synthesis/output/vsdcaravel_synthesis.v:1748:  aoi221d1 U18 ( .B1(n21), .B2(_zz_ways_0_tags_port1[22]), .C1(
./synthesis/output/vsdcaravel_synthesis.v:1749:        _zz_ways_0_tags_port1[21]), .C2(n22), .A(n23), .ZN(n8) );
./synthesis/output/vsdcaravel_synthesis.v:1750:  oai22d1 U19 ( .A1(n21), .A2(_zz_ways_0_tags_port1[22]), .B1(n22), .B2(
./synthesis/output/vsdcaravel_synthesis.v:1751:        _zz_ways_0_tags_port1[21]), .ZN(n23) );
./synthesis/output/vsdcaravel_synthesis.v:1755:        n25), .C2(_zz_ways_0_tags_port1[18]), .A(n26), .ZN(n6) );
./synthesis/output/vsdcaravel_synthesis.v:1756:  nd04d0 U23 ( .A1(n27), .A2(n28), .A3(_zz_ways_0_tags_port1[0]), .A4(n29), 
./synthesis/output/vsdcaravel_synthesis.v:1758:  aoi221d1 U24 ( .B1(_zz_ways_0_tags_port1[3]), .B2(n30), .C1(n31), .C2(
./synthesis/output/vsdcaravel_synthesis.v:1761:  aoi221d1 U26 ( .B1(n32), .B2(_zz_ways_0_tags_port1[16]), .C1(
./synthesis/output/vsdcaravel_synthesis.v:1762:        _zz_ways_0_tags_port1[24]), .C2(n33), .A(n34), .ZN(n28) );
./synthesis/output/vsdcaravel_synthesis.v:1763:  oai22d1 U27 ( .A1(n32), .A2(_zz_ways_0_tags_port1[16]), .B1(n33), .B2(
./synthesis/output/vsdcaravel_synthesis.v:1764:        _zz_ways_0_tags_port1[24]), .ZN(n34) );
./synthesis/output/vsdcaravel_synthesis.v:1767:  aoi221d1 U30 ( .B1(n35), .B2(_zz_ways_0_tags_port1[25]), .C1(
./synthesis/output/vsdcaravel_synthesis.v:1768:        _zz_ways_0_tags_port1[17]), .C2(n36), .A(n37), .ZN(n27) );
./synthesis/output/vsdcaravel_synthesis.v:1769:  oai22d1 U31 ( .A1(n35), .A2(_zz_ways_0_tags_port1[25]), .B1(n36), .B2(
./synthesis/output/vsdcaravel_synthesis.v:1770:        _zz_ways_0_tags_port1[17]), .ZN(n37) );
./synthesis/output/vsdcaravel_synthesis.v:1774:  aoi221d1 U35 ( .B1(n38), .B2(_zz_ways_0_tags_port1[20]), .C1(
./synthesis/output/vsdcaravel_synthesis.v:1775:        _zz_ways_0_tags_port1[19]), .C2(n39), .A(n40), .ZN(n5) );
./synthesis/output/vsdcaravel_synthesis.v:1776:  oai22d1 U36 ( .A1(n38), .A2(_zz_ways_0_tags_port1[20]), .B1(n39), .B2(
./synthesis/output/vsdcaravel_synthesis.v:1777:        _zz_ways_0_tags_port1[19]), .ZN(n40) );
./synthesis/output/vsdcaravel_synthesis.v:1780:  aoi221d1 U39 ( .B1(n41), .B2(_zz_ways_0_tags_port1[9]), .C1(
./synthesis/output/vsdcaravel_synthesis.v:1781:        _zz_ways_0_tags_port1[6]), .C2(n42), .A(n43), .ZN(n4) );
./synthesis/output/vsdcaravel_synthesis.v:1782:  oai22d1 U40 ( .A1(n41), .A2(_zz_ways_0_tags_port1[9]), .B1(n42), .B2(
./synthesis/output/vsdcaravel_synthesis.v:1783:        _zz_ways_0_tags_port1[6]), .ZN(n43) );
./synthesis/output/vsdcaravel_synthesis.v:1787:  aoi221d1 U44 ( .B1(n48), .B2(_zz_ways_0_tags_port1[7]), .C1(
./synthesis/output/vsdcaravel_synthesis.v:1788:        _zz_ways_0_tags_port1[23]), .C2(n49), .A(n50), .ZN(n47) );
./synthesis/output/vsdcaravel_synthesis.v:1789:  oai22d1 U45 ( .A1(n48), .A2(_zz_ways_0_tags_port1[7]), .B1(n49), .B2(
./synthesis/output/vsdcaravel_synthesis.v:1790:        _zz_ways_0_tags_port1[23]), .ZN(n50) );
./synthesis/output/vsdcaravel_synthesis.v:1793:  aoi221d1 U48 ( .B1(n51), .B2(_zz_ways_0_tags_port1[27]), .C1(
./synthesis/output/vsdcaravel_synthesis.v:1794:        _zz_ways_0_tags_port1[26]), .C2(n52), .A(n53), .ZN(n46) );
./synthesis/output/vsdcaravel_synthesis.v:1795:  oai22d1 U49 ( .A1(n51), .A2(_zz_ways_0_tags_port1[27]), .B1(n52), .B2(
./synthesis/output/vsdcaravel_synthesis.v:1796:        _zz_ways_0_tags_port1[26]), .ZN(n53) );
./synthesis/output/vsdcaravel_synthesis.v:1799:  aoi221d1 U52 ( .B1(n54), .B2(_zz_ways_0_tags_port1[13]), .C1(
./synthesis/output/vsdcaravel_synthesis.v:1800:        _zz_ways_0_tags_port1[8]), .C2(n55), .A(n56), .ZN(n45) );
./synthesis/output/vsdcaravel_synthesis.v:1801:  oai22d1 U53 ( .A1(n54), .A2(_zz_ways_0_tags_port1[13]), .B1(n55), .B2(
./synthesis/output/vsdcaravel_synthesis.v:1802:        _zz_ways_0_tags_port1[8]), .ZN(n56) );
./synthesis/output/vsdcaravel_synthesis.v:1805:  aoi221d1 U56 ( .B1(n57), .B2(_zz_ways_0_tags_port1[15]), .C1(
./synthesis/output/vsdcaravel_synthesis.v:1806:        _zz_ways_0_tags_port1[14]), .C2(n58), .A(n59), .ZN(n44) );
./synthesis/output/vsdcaravel_synthesis.v:1807:  oai22d1 U57 ( .A1(n57), .A2(_zz_ways_0_tags_port1[15]), .B1(n58), .B2(
./synthesis/output/vsdcaravel_synthesis.v:1808:        _zz_ways_0_tags_port1[14]), .ZN(n59) );
./synthesis/output/vsdcaravel_synthesis.v:1813:  inv0d0 U61 ( .I(_zz_ways_0_tags_port1[0]), .ZN(n61) );
./synthesis/output/vsdcaravel_synthesis.v:1816:  inv0d0 U63 ( .I(_zz_ways_0_tags_port1[27]), .ZN(n65) );
./synthesis/output/vsdcaravel_synthesis.v:1819:  inv0d0 U65 ( .I(_zz_ways_0_tags_port1[26]), .ZN(n68) );
./synthesis/output/vsdcaravel_synthesis.v:1822:  inv0d0 U67 ( .I(_zz_ways_0_tags_port1[25]), .ZN(n71) );
./synthesis/output/vsdcaravel_synthesis.v:1825:  inv0d0 U69 ( .I(_zz_ways_0_tags_port1[24]), .ZN(n74) );
./synthesis/output/vsdcaravel_synthesis.v:1828:  inv0d0 U71 ( .I(_zz_ways_0_tags_port1[23]), .ZN(n77) );
./synthesis/output/vsdcaravel_synthesis.v:1831:  inv0d0 U73 ( .I(_zz_ways_0_tags_port1[22]), .ZN(n80) );
./synthesis/output/vsdcaravel_synthesis.v:1834:  inv0d0 U75 ( .I(_zz_ways_0_tags_port1[21]), .ZN(n83) );
./synthesis/output/vsdcaravel_synthesis.v:1837:  inv0d0 U77 ( .I(_zz_ways_0_tags_port1[20]), .ZN(n86) );
./synthesis/output/vsdcaravel_synthesis.v:1840:  inv0d0 U79 ( .I(_zz_ways_0_tags_port1[19]), .ZN(n89) );
./synthesis/output/vsdcaravel_synthesis.v:1843:  inv0d0 U81 ( .I(_zz_ways_0_tags_port1[18]), .ZN(n24) );
./synthesis/output/vsdcaravel_synthesis.v:1846:  inv0d0 U83 ( .I(_zz_ways_0_tags_port1[17]), .ZN(n94) );
./synthesis/output/vsdcaravel_synthesis.v:1849:  inv0d0 U85 ( .I(_zz_ways_0_tags_port1[16]), .ZN(n97) );
./synthesis/output/vsdcaravel_synthesis.v:1852:  inv0d0 U87 ( .I(_zz_ways_0_tags_port1[15]), .ZN(n100) );
./synthesis/output/vsdcaravel_synthesis.v:1855:  inv0d0 U89 ( .I(_zz_ways_0_tags_port1[14]), .ZN(n103) );
./synthesis/output/vsdcaravel_synthesis.v:1858:  inv0d0 U91 ( .I(_zz_ways_0_tags_port1[13]), .ZN(n106) );
./synthesis/output/vsdcaravel_synthesis.v:1861:  inv0d0 U93 ( .I(_zz_ways_0_tags_port1[12]), .ZN(n109) );
./synthesis/output/vsdcaravel_synthesis.v:1864:  inv0d0 U95 ( .I(_zz_ways_0_tags_port1[11]), .ZN(n112) );
./synthesis/output/vsdcaravel_synthesis.v:1867:  inv0d0 U97 ( .I(_zz_ways_0_tags_port1[10]), .ZN(n115) );
./synthesis/output/vsdcaravel_synthesis.v:1870:  inv0d0 U99 ( .I(_zz_ways_0_tags_port1[9]), .ZN(n118) );
./synthesis/output/vsdcaravel_synthesis.v:1873:  inv0d0 U101 ( .I(_zz_ways_0_tags_port1[8]), .ZN(n121) );
./synthesis/output/vsdcaravel_synthesis.v:1876:  inv0d0 U103 ( .I(_zz_ways_0_tags_port1[7]), .ZN(n124) );
./synthesis/output/vsdcaravel_synthesis.v:1879:  inv0d0 U105 ( .I(_zz_ways_0_tags_port1[6]), .ZN(n127) );
./synthesis/output/vsdcaravel_synthesis.v:1882:  inv0d0 U107 ( .I(_zz_ways_0_tags_port1[5]), .ZN(n130) );
./synthesis/output/vsdcaravel_synthesis.v:1885:  inv0d0 U109 ( .I(_zz_ways_0_tags_port1[4]), .ZN(n133) );
./synthesis/output/vsdcaravel_synthesis.v:1888:  inv0d0 U111 ( .I(_zz_ways_0_tags_port1[3]), .ZN(n31) );
./synthesis/output/vsdcaravel_synthesis.v:1891:  inv0d0 U113 ( .I(_zz_ways_0_tags_port1[2]), .ZN(n138) );
./synthesis/output/vsdcaravel_synthesis.v:2161:  aoi221d1 U357 ( .B1(\_zz_ways_0_tags_port[0] ), .B2(n178), .C1(n173), .C2(
./synthesis/output/vsdcaravel_synthesis.v:2163:  inv0d0 U358 ( .I(\_zz_ways_0_tags_port[0] ), .ZN(n173) );
./synthesis/output/vsdcaravel_synthesis.v:3220:  nd04d0 U953 ( .A1(\_zz_ways_0_tags_port[0] ), .A2(n211), .A3(
./synthesis/output/vsdcaravel_synthesis.v:3235:  aoi22d2 U150 ( .A1(\_zz_ways_0_tags_port[0] ), .A2(n992), .B1(n178), .B2(
./synthesis/output/vsdcaravel_synthesis.v:3238:  aoi22d2 U152 ( .A1(\_zz_ways_0_tags_port[0] ), .A2(n995), .B1(
./synthesis/output/vsdcaravel_synthesis.v:5387:  wire   [31:0] _zz_RegFilePlugin_regFile_port0;
./synthesis/output/vsdcaravel_synthesis.v:5388:  wire   [31:0] _zz_RegFilePlugin_regFile_port1;
./synthesis/output/vsdcaravel_synthesis.v:5420:  wire   [3:0] CsrPlugin_exceptionPortCtrl_exceptionContext_code;
./synthesis/output/vsdcaravel_synthesis.v:5428:  wire   [31:0] CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;
./synthesis/output/vsdcaravel_synthesis.v:5451:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[31]  ( .D(N823), .CP(n3566), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5452:        _zz_RegFilePlugin_regFile_port0[31]) );
./synthesis/output/vsdcaravel_synthesis.v:5453:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[30]  ( .D(N824), .CP(n3564), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5454:        _zz_RegFilePlugin_regFile_port0[30]) );
./synthesis/output/vsdcaravel_synthesis.v:5455:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[29]  ( .D(N825), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5456:        _zz_RegFilePlugin_regFile_port0[29]) );
./synthesis/output/vsdcaravel_synthesis.v:5457:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[28]  ( .D(N826), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5458:        _zz_RegFilePlugin_regFile_port0[28]) );
./synthesis/output/vsdcaravel_synthesis.v:5459:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[27]  ( .D(N827), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5460:        _zz_RegFilePlugin_regFile_port0[27]) );
./synthesis/output/vsdcaravel_synthesis.v:5461:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[26]  ( .D(N828), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5462:        _zz_RegFilePlugin_regFile_port0[26]) );
./synthesis/output/vsdcaravel_synthesis.v:5463:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[25]  ( .D(N829), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5464:        _zz_RegFilePlugin_regFile_port0[25]) );
./synthesis/output/vsdcaravel_synthesis.v:5465:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[24]  ( .D(N830), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5466:        _zz_RegFilePlugin_regFile_port0[24]) );
./synthesis/output/vsdcaravel_synthesis.v:5467:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[23]  ( .D(N831), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5468:        _zz_RegFilePlugin_regFile_port0[23]) );
./synthesis/output/vsdcaravel_synthesis.v:5469:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[22]  ( .D(N832), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5470:        _zz_RegFilePlugin_regFile_port0[22]) );
./synthesis/output/vsdcaravel_synthesis.v:5471:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[21]  ( .D(N833), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5472:        _zz_RegFilePlugin_regFile_port0[21]) );
./synthesis/output/vsdcaravel_synthesis.v:5473:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[20]  ( .D(N834), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5474:        _zz_RegFilePlugin_regFile_port0[20]) );
./synthesis/output/vsdcaravel_synthesis.v:5475:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[19]  ( .D(N835), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5476:        _zz_RegFilePlugin_regFile_port0[19]) );
./synthesis/output/vsdcaravel_synthesis.v:5477:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[18]  ( .D(N836), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5478:        _zz_RegFilePlugin_regFile_port0[18]) );
./synthesis/output/vsdcaravel_synthesis.v:5479:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[17]  ( .D(N837), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5480:        _zz_RegFilePlugin_regFile_port0[17]) );
./synthesis/output/vsdcaravel_synthesis.v:5481:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[16]  ( .D(N838), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5482:        _zz_RegFilePlugin_regFile_port0[16]) );
./synthesis/output/vsdcaravel_synthesis.v:5483:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[15]  ( .D(N839), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5484:        _zz_RegFilePlugin_regFile_port0[15]) );
./synthesis/output/vsdcaravel_synthesis.v:5485:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[14]  ( .D(N840), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5486:        _zz_RegFilePlugin_regFile_port0[14]) );
./synthesis/output/vsdcaravel_synthesis.v:5487:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[13]  ( .D(N841), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5488:        _zz_RegFilePlugin_regFile_port0[13]) );
./synthesis/output/vsdcaravel_synthesis.v:5489:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[12]  ( .D(N842), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5490:        _zz_RegFilePlugin_regFile_port0[12]) );
./synthesis/output/vsdcaravel_synthesis.v:5491:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[11]  ( .D(N843), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5492:        _zz_RegFilePlugin_regFile_port0[11]) );
./synthesis/output/vsdcaravel_synthesis.v:5493:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[10]  ( .D(N844), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5494:        _zz_RegFilePlugin_regFile_port0[10]) );
./synthesis/output/vsdcaravel_synthesis.v:5495:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[9]  ( .D(N845), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5496:        _zz_RegFilePlugin_regFile_port0[9]) );
./synthesis/output/vsdcaravel_synthesis.v:5497:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[8]  ( .D(N846), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5498:        _zz_RegFilePlugin_regFile_port0[8]) );
./synthesis/output/vsdcaravel_synthesis.v:5499:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[7]  ( .D(N847), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5500:        _zz_RegFilePlugin_regFile_port0[7]) );
./synthesis/output/vsdcaravel_synthesis.v:5501:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[6]  ( .D(N848), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5502:        _zz_RegFilePlugin_regFile_port0[6]) );
./synthesis/output/vsdcaravel_synthesis.v:5503:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[5]  ( .D(N849), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5504:        _zz_RegFilePlugin_regFile_port0[5]) );
./synthesis/output/vsdcaravel_synthesis.v:5505:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[4]  ( .D(N850), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5506:        _zz_RegFilePlugin_regFile_port0[4]) );
./synthesis/output/vsdcaravel_synthesis.v:5507:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[3]  ( .D(N851), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5508:        _zz_RegFilePlugin_regFile_port0[3]) );
./synthesis/output/vsdcaravel_synthesis.v:5509:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[2]  ( .D(N852), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5510:        _zz_RegFilePlugin_regFile_port0[2]) );
./synthesis/output/vsdcaravel_synthesis.v:5511:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[1]  ( .D(N853), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5512:        _zz_RegFilePlugin_regFile_port0[1]) );
./synthesis/output/vsdcaravel_synthesis.v:5513:  dfnrq1 \_zz_RegFilePlugin_regFile_port0_reg[0]  ( .D(N854), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5514:        _zz_RegFilePlugin_regFile_port0[0]) );
./synthesis/output/vsdcaravel_synthesis.v:5515:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[31]  ( .D(N856), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5516:        _zz_RegFilePlugin_regFile_port1[31]) );
./synthesis/output/vsdcaravel_synthesis.v:5517:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[30]  ( .D(N857), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5518:        _zz_RegFilePlugin_regFile_port1[30]) );
./synthesis/output/vsdcaravel_synthesis.v:5519:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[29]  ( .D(N858), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5520:        _zz_RegFilePlugin_regFile_port1[29]) );
./synthesis/output/vsdcaravel_synthesis.v:5521:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[28]  ( .D(N859), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5522:        _zz_RegFilePlugin_regFile_port1[28]) );
./synthesis/output/vsdcaravel_synthesis.v:5523:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[27]  ( .D(N860), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5524:        _zz_RegFilePlugin_regFile_port1[27]) );
./synthesis/output/vsdcaravel_synthesis.v:5525:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[26]  ( .D(N861), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5526:        _zz_RegFilePlugin_regFile_port1[26]) );
./synthesis/output/vsdcaravel_synthesis.v:5527:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[25]  ( .D(N862), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5528:        _zz_RegFilePlugin_regFile_port1[25]) );
./synthesis/output/vsdcaravel_synthesis.v:5529:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[24]  ( .D(N863), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5530:        _zz_RegFilePlugin_regFile_port1[24]) );
./synthesis/output/vsdcaravel_synthesis.v:5531:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[23]  ( .D(N864), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5532:        _zz_RegFilePlugin_regFile_port1[23]) );
./synthesis/output/vsdcaravel_synthesis.v:5533:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[22]  ( .D(N865), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5534:        _zz_RegFilePlugin_regFile_port1[22]) );
./synthesis/output/vsdcaravel_synthesis.v:5535:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[21]  ( .D(N866), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5536:        _zz_RegFilePlugin_regFile_port1[21]) );
./synthesis/output/vsdcaravel_synthesis.v:5537:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[20]  ( .D(N867), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5538:        _zz_RegFilePlugin_regFile_port1[20]) );
./synthesis/output/vsdcaravel_synthesis.v:5539:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[19]  ( .D(N868), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5540:        _zz_RegFilePlugin_regFile_port1[19]) );
./synthesis/output/vsdcaravel_synthesis.v:5541:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[18]  ( .D(N869), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5542:        _zz_RegFilePlugin_regFile_port1[18]) );
./synthesis/output/vsdcaravel_synthesis.v:5543:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[17]  ( .D(N870), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5544:        _zz_RegFilePlugin_regFile_port1[17]) );
./synthesis/output/vsdcaravel_synthesis.v:5545:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[16]  ( .D(N871), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5546:        _zz_RegFilePlugin_regFile_port1[16]) );
./synthesis/output/vsdcaravel_synthesis.v:5547:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[15]  ( .D(N872), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5548:        _zz_RegFilePlugin_regFile_port1[15]) );
./synthesis/output/vsdcaravel_synthesis.v:5549:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[14]  ( .D(N873), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5550:        _zz_RegFilePlugin_regFile_port1[14]) );
./synthesis/output/vsdcaravel_synthesis.v:5551:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[13]  ( .D(N874), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5552:        _zz_RegFilePlugin_regFile_port1[13]) );
./synthesis/output/vsdcaravel_synthesis.v:5553:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[12]  ( .D(N875), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5554:        _zz_RegFilePlugin_regFile_port1[12]) );
./synthesis/output/vsdcaravel_synthesis.v:5555:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[11]  ( .D(N876), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5556:        _zz_RegFilePlugin_regFile_port1[11]) );
./synthesis/output/vsdcaravel_synthesis.v:5557:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[10]  ( .D(N877), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5558:        _zz_RegFilePlugin_regFile_port1[10]) );
./synthesis/output/vsdcaravel_synthesis.v:5559:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[9]  ( .D(N878), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5560:        _zz_RegFilePlugin_regFile_port1[9]) );
./synthesis/output/vsdcaravel_synthesis.v:5561:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[8]  ( .D(N879), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5562:        _zz_RegFilePlugin_regFile_port1[8]) );
./synthesis/output/vsdcaravel_synthesis.v:5563:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[7]  ( .D(N880), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5564:        _zz_RegFilePlugin_regFile_port1[7]) );
./synthesis/output/vsdcaravel_synthesis.v:5565:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[6]  ( .D(N881), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5566:        _zz_RegFilePlugin_regFile_port1[6]) );
./synthesis/output/vsdcaravel_synthesis.v:5567:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[5]  ( .D(N882), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5568:        _zz_RegFilePlugin_regFile_port1[5]) );
./synthesis/output/vsdcaravel_synthesis.v:5569:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[4]  ( .D(N883), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5570:        _zz_RegFilePlugin_regFile_port1[4]) );
./synthesis/output/vsdcaravel_synthesis.v:5571:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[3]  ( .D(N884), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5572:        _zz_RegFilePlugin_regFile_port1[3]) );
./synthesis/output/vsdcaravel_synthesis.v:5573:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[2]  ( .D(N885), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5574:        _zz_RegFilePlugin_regFile_port1[2]) );
./synthesis/output/vsdcaravel_synthesis.v:5575:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[1]  ( .D(N886), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5576:        _zz_RegFilePlugin_regFile_port1[1]) );
./synthesis/output/vsdcaravel_synthesis.v:5577:  dfnrq1 \_zz_RegFilePlugin_regFile_port1_reg[0]  ( .D(N887), .CP(n3563), .Q(
./synthesis/output/vsdcaravel_synthesis.v:5578:        _zz_RegFilePlugin_regFile_port1[0]) );
./synthesis/output/vsdcaravel_synthesis.v:5983:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[31]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:5985:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]) );
./synthesis/output/vsdcaravel_synthesis.v:6018:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[29]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:6020:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]) );
./synthesis/output/vsdcaravel_synthesis.v:6034:  dfnrn1 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_reg ( .D(
./synthesis/output/vsdcaravel_synthesis.v:6178:  dfnrn1 \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[3]  ( .D(n3113), .CP(n3556), .QN(n1753) );
./synthesis/output/vsdcaravel_synthesis.v:6179:  dfnrn1 \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[0]  ( .D(n3116), .CP(n3557), .QN(n1754) );
./synthesis/output/vsdcaravel_synthesis.v:6271:  dfnrq1 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg ( .D(N1783), .CP(n3564), .Q(CsrPlugin_exceptionPendings_2) );
./synthesis/output/vsdcaravel_synthesis.v:6349:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[2]  ( .D(n3114), .CP(n3565), .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]) );
./synthesis/output/vsdcaravel_synthesis.v:6350:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]  ( .D(n3115), .CP(n3565), .Q(CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]) );
./synthesis/output/vsdcaravel_synthesis.v:6492:  dfnrq1 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_reg ( .D(N1781), .CP(n3559), .Q(CsrPlugin_exceptionPendings_0) );
./synthesis/output/vsdcaravel_synthesis.v:6504:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[10]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:6506:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]) );
./synthesis/output/vsdcaravel_synthesis.v:6647:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[11]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:6649:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]) );
./synthesis/output/vsdcaravel_synthesis.v:6682:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[9]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:6684:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]) );
./synthesis/output/vsdcaravel_synthesis.v:7103:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[4]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:7105:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]) );
./synthesis/output/vsdcaravel_synthesis.v:7405:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[3]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:7407:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]) );
./synthesis/output/vsdcaravel_synthesis.v:7410:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[1]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:7412:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]) );
./synthesis/output/vsdcaravel_synthesis.v:7416:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:7418:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]) );
./synthesis/output/vsdcaravel_synthesis.v:7435:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[5]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:7437:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]) );
./synthesis/output/vsdcaravel_synthesis.v:7457:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[6]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:7459:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]) );
./synthesis/output/vsdcaravel_synthesis.v:7479:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[7]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:7481:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]) );
./synthesis/output/vsdcaravel_synthesis.v:7506:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[8]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:7508:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]) );
./synthesis/output/vsdcaravel_synthesis.v:7543:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[28]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:7545:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]) );
./synthesis/output/vsdcaravel_synthesis.v:8706:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[12]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8708:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]) );
./synthesis/output/vsdcaravel_synthesis.v:8730:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8732:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]) );
./synthesis/output/vsdcaravel_synthesis.v:8753:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[14]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8755:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]) );
./synthesis/output/vsdcaravel_synthesis.v:8776:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[15]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8778:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]) );
./synthesis/output/vsdcaravel_synthesis.v:8799:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[16]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8801:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]) );
./synthesis/output/vsdcaravel_synthesis.v:8822:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[17]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8824:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]) );
./synthesis/output/vsdcaravel_synthesis.v:8845:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[18]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8847:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]) );
./synthesis/output/vsdcaravel_synthesis.v:8867:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[19]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8869:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]) );
./synthesis/output/vsdcaravel_synthesis.v:8890:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[20]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8892:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]) );
./synthesis/output/vsdcaravel_synthesis.v:8913:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[21]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8915:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]) );
./synthesis/output/vsdcaravel_synthesis.v:8936:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[22]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8938:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]) );
./synthesis/output/vsdcaravel_synthesis.v:8959:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[23]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8961:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]) );
./synthesis/output/vsdcaravel_synthesis.v:8982:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[24]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:8984:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]) );
./synthesis/output/vsdcaravel_synthesis.v:9005:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[25]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:9007:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]) );
./synthesis/output/vsdcaravel_synthesis.v:9028:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[26]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:9030:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]) );
./synthesis/output/vsdcaravel_synthesis.v:9051:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[27]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:9053:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]) );
./synthesis/output/vsdcaravel_synthesis.v:9183:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[2]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:9185:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]) );
./synthesis/output/vsdcaravel_synthesis.v:9189:  dfnrq1 \CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[30]  ( .D(
./synthesis/output/vsdcaravel_synthesis.v:9191:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]) );
./synthesis/output/vsdcaravel_synthesis.v:9543:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]), .Z(n1762)
./synthesis/output/vsdcaravel_synthesis.v:9546:        .B2(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]), .ZN(
./synthesis/output/vsdcaravel_synthesis.v:9551:  mx02d1 U251 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]), 
./synthesis/output/vsdcaravel_synthesis.v:9557:  mx02d1 U255 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]), 
./synthesis/output/vsdcaravel_synthesis.v:9563:  mx02d1 U259 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]), 
./synthesis/output/vsdcaravel_synthesis.v:9569:  mx02d1 U263 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]), 
./synthesis/output/vsdcaravel_synthesis.v:9571:  aoi22d1 U265 ( .A1(_zz_decode_LEGAL_INSTRUCTION_13[27]), .A2(n270), .B1(n271), .B2(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[27]), .ZN(n289) );
./synthesis/output/vsdcaravel_synthesis.v:9575:  mx02d1 U267 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]), 
./synthesis/output/vsdcaravel_synthesis.v:9581:  mx02d1 U271 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]), 
./synthesis/output/vsdcaravel_synthesis.v:9587:  mx02d1 U275 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]), 
./synthesis/output/vsdcaravel_synthesis.v:9593:  mx02d1 U279 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]), 
./synthesis/output/vsdcaravel_synthesis.v:9599:  mx02d1 U283 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]), 
./synthesis/output/vsdcaravel_synthesis.v:9605:  mx02d1 U287 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]), 
./synthesis/output/vsdcaravel_synthesis.v:9611:  mx02d1 U291 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]), 
./synthesis/output/vsdcaravel_synthesis.v:9617:  mx02d1 U295 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]), 
./synthesis/output/vsdcaravel_synthesis.v:9623:  mx02d1 U299 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]), 
./synthesis/output/vsdcaravel_synthesis.v:9629:  mx02d1 U303 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]), 
./synthesis/output/vsdcaravel_synthesis.v:9635:  mx02d1 U307 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]), 
./synthesis/output/vsdcaravel_synthesis.v:9641:  mx02d1 U311 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]), 
./synthesis/output/vsdcaravel_synthesis.v:9647:  mx02d1 U315 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]), 
./synthesis/output/vsdcaravel_synthesis.v:9653:  mx02d1 U319 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]), 
./synthesis/output/vsdcaravel_synthesis.v:9660:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]), .Z(n1800)
./synthesis/output/vsdcaravel_synthesis.v:9666:  mx02d1 U327 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]), 
./synthesis/output/vsdcaravel_synthesis.v:9669:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[11]), .ZN(n337)
./synthesis/output/vsdcaravel_synthesis.v:9674:  mx02d1 U331 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]), 
./synthesis/output/vsdcaravel_synthesis.v:9677:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[10]), .ZN(n340)
./synthesis/output/vsdcaravel_synthesis.v:9682:  mx02d1 U335 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]), 
./synthesis/output/vsdcaravel_synthesis.v:9685:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[9]), .ZN(n343) );
./synthesis/output/vsdcaravel_synthesis.v:9689:  mx02d1 U339 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]), 
./synthesis/output/vsdcaravel_synthesis.v:9695:  mx02d1 U343 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]), 
./synthesis/output/vsdcaravel_synthesis.v:9698:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[7]), .ZN(n349) );
./synthesis/output/vsdcaravel_synthesis.v:9702:  mx02d1 U347 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]), 
./synthesis/output/vsdcaravel_synthesis.v:9707:  mx02d1 U351 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]), 
./synthesis/output/vsdcaravel_synthesis.v:9713:  mx02d1 U355 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]), 
./synthesis/output/vsdcaravel_synthesis.v:9719:  mx02d1 U359 ( .I0(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]), 
./synthesis/output/vsdcaravel_synthesis.v:9726:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]), .Z(n1820) );
./synthesis/output/vsdcaravel_synthesis.v:9735:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]), .ZN(n367) );
./synthesis/output/vsdcaravel_synthesis.v:9737:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]), .Z(n1823) );
./synthesis/output/vsdcaravel_synthesis.v:9742:        .B2(CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[0]), .ZN(n369) );
./synthesis/output/vsdcaravel_synthesis.v:12813:        CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]), .B1(n966), .B2(
./synthesis/output/vsdcaravel_synthesis.v:12819:        CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]), .B1(n966), .B2(
./synthesis/output/vsdcaravel_synthesis.v:12825:        CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]), .ZN(n975) );
./synthesis/output/vsdcaravel_synthesis.v:13158:  mx02d1 U2399 ( .I0(_zz_RegFilePlugin_regFile_port1[1]), .I1(execute_RS2[1]), 
./synthesis/output/vsdcaravel_synthesis.v:13160:  mx02d1 U2400 ( .I0(_zz_RegFilePlugin_regFile_port1[2]), .I1(execute_RS2[2]), 
./synthesis/output/vsdcaravel_synthesis.v:13162:  mx02d1 U2401 ( .I0(_zz_RegFilePlugin_regFile_port1[3]), .I1(execute_RS2[3]), 
./synthesis/output/vsdcaravel_synthesis.v:13164:  mx02d1 U2402 ( .I0(_zz_RegFilePlugin_regFile_port1[4]), .I1(execute_RS2[4]), 
./synthesis/output/vsdcaravel_synthesis.v:13166:  mx02d1 U2403 ( .I0(_zz_RegFilePlugin_regFile_port1[5]), .I1(execute_RS2[5]), 
./synthesis/output/vsdcaravel_synthesis.v:13168:  mx02d1 U2404 ( .I0(_zz_RegFilePlugin_regFile_port1[6]), .I1(execute_RS2[6]), 
./synthesis/output/vsdcaravel_synthesis.v:13170:  mx02d1 U2405 ( .I0(_zz_RegFilePlugin_regFile_port1[7]), .I1(execute_RS2[7]), 
./synthesis/output/vsdcaravel_synthesis.v:13172:  mx02d1 U2406 ( .I0(_zz_RegFilePlugin_regFile_port1[8]), .I1(execute_RS2[8]), 
./synthesis/output/vsdcaravel_synthesis.v:13174:  mx02d1 U2407 ( .I0(_zz_RegFilePlugin_regFile_port1[9]), .I1(execute_RS2[9]), 
./synthesis/output/vsdcaravel_synthesis.v:13176:  mx02d1 U2408 ( .I0(_zz_RegFilePlugin_regFile_port1[10]), .I1(execute_RS2[10]), .S(n3553), .Z(n3188) );
./synthesis/output/vsdcaravel_synthesis.v:13177:  mx02d1 U2409 ( .I0(_zz_RegFilePlugin_regFile_port1[11]), .I1(execute_RS2[11]), .S(n3547), .Z(n3189) );
./synthesis/output/vsdcaravel_synthesis.v:13178:  mx02d1 U2410 ( .I0(_zz_RegFilePlugin_regFile_port1[12]), .I1(execute_RS2[12]), .S(n3547), .Z(n3190) );
./synthesis/output/vsdcaravel_synthesis.v:13179:  mx02d1 U2411 ( .I0(_zz_RegFilePlugin_regFile_port1[13]), .I1(execute_RS2[13]), .S(n3547), .Z(n3191) );
./synthesis/output/vsdcaravel_synthesis.v:13180:  mx02d1 U2412 ( .I0(_zz_RegFilePlugin_regFile_port1[14]), .I1(execute_RS2[14]), .S(n3547), .Z(n3192) );
./synthesis/output/vsdcaravel_synthesis.v:13181:  mx02d1 U2413 ( .I0(_zz_RegFilePlugin_regFile_port1[15]), .I1(execute_RS2[15]), .S(n3547), .Z(n3193) );
./synthesis/output/vsdcaravel_synthesis.v:13182:  mx02d1 U2414 ( .I0(_zz_RegFilePlugin_regFile_port1[16]), .I1(execute_RS2[16]), .S(n3547), .Z(n3194) );
./synthesis/output/vsdcaravel_synthesis.v:13183:  mx02d1 U2415 ( .I0(_zz_RegFilePlugin_regFile_port1[17]), .I1(execute_RS2[17]), .S(n3547), .Z(n3195) );
./synthesis/output/vsdcaravel_synthesis.v:13184:  mx02d1 U2416 ( .I0(_zz_RegFilePlugin_regFile_port1[18]), .I1(execute_RS2[18]), .S(n3547), .Z(n3196) );
./synthesis/output/vsdcaravel_synthesis.v:13185:  mx02d1 U2417 ( .I0(_zz_RegFilePlugin_regFile_port1[19]), .I1(execute_RS2[19]), .S(n3547), .Z(n3197) );
./synthesis/output/vsdcaravel_synthesis.v:13186:  mx02d1 U2418 ( .I0(_zz_RegFilePlugin_regFile_port1[20]), .I1(execute_RS2[20]), .S(n3547), .Z(n3198) );
./synthesis/output/vsdcaravel_synthesis.v:13187:  mx02d1 U2419 ( .I0(_zz_RegFilePlugin_regFile_port1[21]), .I1(execute_RS2[21]), .S(n3548), .Z(n3199) );
./synthesis/output/vsdcaravel_synthesis.v:13188:  mx02d1 U2420 ( .I0(_zz_RegFilePlugin_regFile_port1[22]), .I1(execute_RS2[22]), .S(n3548), .Z(n3200) );
./synthesis/output/vsdcaravel_synthesis.v:13189:  mx02d1 U2421 ( .I0(_zz_RegFilePlugin_regFile_port1[23]), .I1(execute_RS2[23]), .S(n3548), .Z(n3201) );
./synthesis/output/vsdcaravel_synthesis.v:13190:  mx02d1 U2422 ( .I0(_zz_RegFilePlugin_regFile_port1[24]), .I1(execute_RS2[24]), .S(n3548), .Z(n3202) );
./synthesis/output/vsdcaravel_synthesis.v:13191:  mx02d1 U2423 ( .I0(_zz_RegFilePlugin_regFile_port1[25]), .I1(execute_RS2[25]), .S(n3548), .Z(n3203) );
./synthesis/output/vsdcaravel_synthesis.v:13192:  mx02d1 U2424 ( .I0(_zz_RegFilePlugin_regFile_port1[26]), .I1(execute_RS2[26]), .S(n3548), .Z(n3204) );
./synthesis/output/vsdcaravel_synthesis.v:13193:  mx02d1 U2425 ( .I0(_zz_RegFilePlugin_regFile_port1[27]), .I1(execute_RS2[27]), .S(n3548), .Z(n3205) );
./synthesis/output/vsdcaravel_synthesis.v:13194:  mx02d1 U2426 ( .I0(_zz_RegFilePlugin_regFile_port1[28]), .I1(execute_RS2[28]), .S(n3548), .Z(n3206) );
./synthesis/output/vsdcaravel_synthesis.v:13195:  mx02d1 U2427 ( .I0(_zz_RegFilePlugin_regFile_port1[29]), .I1(execute_RS2[29]), .S(n3548), .Z(n3207) );
./synthesis/output/vsdcaravel_synthesis.v:13196:  mx02d1 U2428 ( .I0(_zz_RegFilePlugin_regFile_port1[30]), .I1(execute_RS2[30]), .S(n3548), .Z(n3208) );
./synthesis/output/vsdcaravel_synthesis.v:13197:  mx02d1 U2429 ( .I0(_zz_RegFilePlugin_regFile_port1[31]), .I1(execute_RS2[31]), .S(n3542), .Z(n3209) );
./synthesis/output/vsdcaravel_synthesis.v:13198:  mx02d1 U2430 ( .I0(_zz_RegFilePlugin_regFile_port1[0]), .I1(execute_RS2[0]), 
./synthesis/output/vsdcaravel_synthesis.v:13200:  mx02d1 U2431 ( .I0(_zz_RegFilePlugin_regFile_port0[1]), .I1(execute_RS1[1]), 
./synthesis/output/vsdcaravel_synthesis.v:13202:  mx02d1 U2432 ( .I0(_zz_RegFilePlugin_regFile_port0[2]), .I1(execute_RS1[2]), 
./synthesis/output/vsdcaravel_synthesis.v:13204:  mx02d1 U2433 ( .I0(_zz_RegFilePlugin_regFile_port0[3]), .I1(execute_RS1[3]), 
./synthesis/output/vsdcaravel_synthesis.v:13206:  mx02d1 U2434 ( .I0(_zz_RegFilePlugin_regFile_port0[4]), .I1(execute_RS1[4]), 
./synthesis/output/vsdcaravel_synthesis.v:13208:  mx02d1 U2435 ( .I0(_zz_RegFilePlugin_regFile_port0[5]), .I1(execute_RS1[5]), 
./synthesis/output/vsdcaravel_synthesis.v:13210:  mx02d1 U2436 ( .I0(_zz_RegFilePlugin_regFile_port0[6]), .I1(execute_RS1[6]), 
./synthesis/output/vsdcaravel_synthesis.v:13212:  mx02d1 U2437 ( .I0(_zz_RegFilePlugin_regFile_port0[7]), .I1(execute_RS1[7]), 
./synthesis/output/vsdcaravel_synthesis.v:13214:  mx02d1 U2438 ( .I0(_zz_RegFilePlugin_regFile_port0[8]), .I1(execute_RS1[8]), 
./synthesis/output/vsdcaravel_synthesis.v:13216:  mx02d1 U2439 ( .I0(_zz_RegFilePlugin_regFile_port0[9]), .I1(execute_RS1[9]), 
./synthesis/output/vsdcaravel_synthesis.v:13218:  mx02d1 U2440 ( .I0(_zz_RegFilePlugin_regFile_port0[10]), .I1(execute_RS1[10]), .S(n3549), .Z(n3220) );
./synthesis/output/vsdcaravel_synthesis.v:13219:  mx02d1 U2441 ( .I0(_zz_RegFilePlugin_regFile_port0[11]), .I1(execute_RS1[11]), .S(n3542), .Z(n3221) );
./synthesis/output/vsdcaravel_synthesis.v:13220:  mx02d1 U2442 ( .I0(_zz_RegFilePlugin_regFile_port0[12]), .I1(execute_RS1[12]), .S(n3552), .Z(n3222) );
./synthesis/output/vsdcaravel_synthesis.v:13221:  mx02d1 U2443 ( .I0(_zz_RegFilePlugin_regFile_port0[13]), .I1(execute_RS1[13]), .S(n3555), .Z(n3223) );
./synthesis/output/vsdcaravel_synthesis.v:13222:  mx02d1 U2444 ( .I0(_zz_RegFilePlugin_regFile_port0[14]), .I1(execute_RS1[14]), .S(n3554), .Z(n3224) );
./synthesis/output/vsdcaravel_synthesis.v:13223:  mx02d1 U2445 ( .I0(_zz_RegFilePlugin_regFile_port0[15]), .I1(execute_RS1[15]), .S(n3553), .Z(n3225) );
./synthesis/output/vsdcaravel_synthesis.v:13224:  mx02d1 U2446 ( .I0(_zz_RegFilePlugin_regFile_port0[16]), .I1(execute_RS1[16]), .S(n3552), .Z(n3226) );
./synthesis/output/vsdcaravel_synthesis.v:13225:  mx02d1 U2447 ( .I0(_zz_RegFilePlugin_regFile_port0[17]), .I1(execute_RS1[17]), .S(n3553), .Z(n3227) );
./synthesis/output/vsdcaravel_synthesis.v:13226:  mx02d1 U2448 ( .I0(_zz_RegFilePlugin_regFile_port0[18]), .I1(execute_RS1[18]), .S(n3553), .Z(n3228) );
./synthesis/output/vsdcaravel_synthesis.v:13227:  mx02d1 U2449 ( .I0(_zz_RegFilePlugin_regFile_port0[19]), .I1(execute_RS1[19]), .S(n3552), .Z(n3229) );
./synthesis/output/vsdcaravel_synthesis.v:13228:  mx02d1 U2450 ( .I0(_zz_RegFilePlugin_regFile_port0[20]), .I1(execute_RS1[20]), .S(n3552), .Z(n3230) );
./synthesis/output/vsdcaravel_synthesis.v:13229:  mx02d1 U2451 ( .I0(_zz_RegFilePlugin_regFile_port0[21]), .I1(execute_RS1[21]), .S(n3554), .Z(n3231) );
./synthesis/output/vsdcaravel_synthesis.v:13230:  mx02d1 U2452 ( .I0(_zz_RegFilePlugin_regFile_port0[22]), .I1(execute_RS1[22]), .S(n3555), .Z(n3232) );
./synthesis/output/vsdcaravel_synthesis.v:13231:  mx02d1 U2453 ( .I0(_zz_RegFilePlugin_regFile_port0[23]), .I1(execute_RS1[23]), .S(n3554), .Z(n3233) );
./synthesis/output/vsdcaravel_synthesis.v:13232:  mx02d1 U2454 ( .I0(_zz_RegFilePlugin_regFile_port0[24]), .I1(execute_RS1[24]), .S(n3548), .Z(n3234) );
./synthesis/output/vsdcaravel_synthesis.v:13233:  mx02d1 U2455 ( .I0(_zz_RegFilePlugin_regFile_port0[25]), .I1(execute_RS1[25]), .S(n3547), .Z(n3235) );
./synthesis/output/vsdcaravel_synthesis.v:13234:  mx02d1 U2456 ( .I0(_zz_RegFilePlugin_regFile_port0[26]), .I1(execute_RS1[26]), .S(n3552), .Z(n3236) );
./synthesis/output/vsdcaravel_synthesis.v:13235:  mx02d1 U2457 ( .I0(_zz_RegFilePlugin_regFile_port0[27]), .I1(execute_RS1[27]), .S(n3554), .Z(n3237) );
./synthesis/output/vsdcaravel_synthesis.v:13236:  mx02d1 U2458 ( .I0(_zz_RegFilePlugin_regFile_port0[28]), .I1(execute_RS1[28]), .S(n3555), .Z(n3238) );
./synthesis/output/vsdcaravel_synthesis.v:13237:  mx02d1 U2459 ( .I0(_zz_RegFilePlugin_regFile_port0[29]), .I1(execute_RS1[29]), .S(n3554), .Z(n3239) );
./synthesis/output/vsdcaravel_synthesis.v:13238:  mx02d1 U2460 ( .I0(_zz_RegFilePlugin_regFile_port0[30]), .I1(execute_RS1[30]), .S(n3554), .Z(n3240) );
./synthesis/output/vsdcaravel_synthesis.v:13239:  mx02d1 U2461 ( .I0(_zz_RegFilePlugin_regFile_port0[31]), .I1(execute_RS1[31]), .S(n3553), .Z(n3241) );
./synthesis/output/vsdcaravel_synthesis.v:13240:  mx02d1 U2462 ( .I0(_zz_RegFilePlugin_regFile_port0[0]), .I1(execute_RS1[0]), 
./synthesis/output/vsdcaravel_synthesis.v:13402:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[1]), .Z(n3303) );
./synthesis/output/vsdcaravel_synthesis.v:14728:  dfnrq4 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_reg ( .D(
./synthesis/output/vsdcaravel_synthesis.v:15338:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[30]), .ZN(n279)
./synthesis/output/vsdcaravel_synthesis.v:15341:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]), .ZN(n283)
./synthesis/output/vsdcaravel_synthesis.v:15344:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[28]), .ZN(n286)
./synthesis/output/vsdcaravel_synthesis.v:15347:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[26]), .ZN(n292)
./synthesis/output/vsdcaravel_synthesis.v:15350:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[25]), .ZN(n295)
./synthesis/output/vsdcaravel_synthesis.v:15353:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]), .ZN(n298)
./synthesis/output/vsdcaravel_synthesis.v:15356:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]), .ZN(n301)
./synthesis/output/vsdcaravel_synthesis.v:15359:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[22]), .ZN(n304)
./synthesis/output/vsdcaravel_synthesis.v:15362:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[21]), .ZN(n307)
./synthesis/output/vsdcaravel_synthesis.v:15365:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[20]), .ZN(n310)
./synthesis/output/vsdcaravel_synthesis.v:15368:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[19]), .ZN(n313)
./synthesis/output/vsdcaravel_synthesis.v:15371:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[18]), .ZN(n316)
./synthesis/output/vsdcaravel_synthesis.v:15374:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[17]), .ZN(n319)
./synthesis/output/vsdcaravel_synthesis.v:15377:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[16]), .ZN(n322)
./synthesis/output/vsdcaravel_synthesis.v:15380:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]), .ZN(n325)
./synthesis/output/vsdcaravel_synthesis.v:15383:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[14]), .ZN(n328)
./synthesis/output/vsdcaravel_synthesis.v:15386:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[13]), .ZN(n331)
./synthesis/output/vsdcaravel_synthesis.v:15389:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]), .ZN(n334)
./synthesis/output/vsdcaravel_synthesis.v:15392:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]), .ZN(n346) );
./synthesis/output/vsdcaravel_synthesis.v:15394:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[6]), .ZN(n352) );
./synthesis/output/vsdcaravel_synthesis.v:15396:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[5]), .ZN(n355) );
./synthesis/output/vsdcaravel_synthesis.v:15398:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[4]), .ZN(n358) );
./synthesis/output/vsdcaravel_synthesis.v:15400:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[3]), .ZN(n361) );
./synthesis/output/vsdcaravel_synthesis.v:15402:        CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[2]), .ZN(n364) );
./synthesis/output/vsdcaravel_synthesis.v:15403:  oaim21d1 U3670 ( .B1(CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]), 
./synthesis/output/vsdcaravel_synthesis.v:18969:        serial_clock_in, serial_clock_out, rstb_l_in, rstb_l_out, por_l_in, 
./synthesis/output/vsdcaravel_synthesis.v:18970:        por_l_out, porb_h_in, porb_h_out, core_rstn_BAR );
./synthesis/output/vsdcaravel_synthesis.v:18985:         serial_clock_in, rstb_l_in, por_l_in, porb_h_in, core_rstn_BAR;
./synthesis/output/vsdcaravel_synthesis.v:18994:         por_l_out, porb_h_out;
./synthesis/output/vsdcaravel_synthesis.v:19003:         mgmtsoc_port_master_user_port_sink_valid,
./synthesis/output/vsdcaravel_synthesis.v:19004:         \mgmtsoc_port_master_user_port_sink_payload_data[0] ,
./synthesis/output/vsdcaravel_synthesis.v:19005:         \mgmtsoc_port_master_user_port_sink_payload_width[3] ,
./synthesis/output/vsdcaravel_synthesis.v:19006:         \mgmtsoc_port_master_user_port_sink_payload_mask[0] ,
./synthesis/output/vsdcaravel_synthesis.v:19675:  wire   [5:0] mgmtsoc_port_master_user_port_sink_payload_len;
./synthesis/output/vsdcaravel_synthesis.v:21323:        n1330), .Q(\mgmtsoc_port_master_user_port_sink_payload_data[0] ) );
./synthesis/output/vsdcaravel_synthesis.v:21325:        mgmtsoc_port_master_user_port_sink_valid) );
./synthesis/output/vsdcaravel_synthesis.v:23105:        \mgmtsoc_port_master_user_port_sink_payload_mask[0] ) );
./synthesis/output/vsdcaravel_synthesis.v:23141:        mgmtsoc_port_master_user_port_sink_payload_len[5]) );
./synthesis/output/vsdcaravel_synthesis.v:23169:        mgmtsoc_port_master_user_port_sink_payload_len[4]) );
./synthesis/output/vsdcaravel_synthesis.v:23208:        \mgmtsoc_port_master_user_port_sink_payload_width[3] ) );
./synthesis/output/vsdcaravel_synthesis.v:24179:        \mgmtsoc_port_master_user_port_sink_payload_data[0] ), .Z(n3242) );
./synthesis/output/vsdcaravel_synthesis.v:24182:        mgmtsoc_port_master_user_port_sink_valid), .ZN(n646) );
./synthesis/output/vsdcaravel_synthesis.v:26457:        mgmtsoc_port_master_user_port_sink_payload_len[5]), .B1(n1862), .B2(
./synthesis/output/vsdcaravel_synthesis.v:26462:        mgmtsoc_port_master_user_port_sink_payload_len[4]), .ZN(n1864) );
./synthesis/output/vsdcaravel_synthesis.v:26536:        \mgmtsoc_port_master_user_port_sink_payload_data[0] ), .Z(
./synthesis/output/vsdcaravel_synthesis.v:26570:        \mgmtsoc_port_master_user_port_sink_payload_width[3] ), .ZN(n1875) );
./synthesis/output/vsdcaravel_synthesis.v:27147:  aon211d1 U4130 ( .C1(mgmtsoc_port_master_user_port_sink_valid), .C2(
./synthesis/output/vsdcaravel_synthesis.v:28302:        mgmtsoc_port_master_user_port_sink_valid), .ZN(n2859) );
./synthesis/output/vsdcaravel_synthesis.v:28614:        .B2(n2907), .C1(\mgmtsoc_port_master_user_port_sink_payload_mask[0] ), 
./synthesis/output/vsdcaravel_synthesis.v:30459:        1'b0), .rstb_l_in(1'b0), .por_l_in(1'b0), .porb_h_in(1'b0), 
./synthesis/output/vsdcaravel_synthesis.v:31528:module caravel_clocking ( porb, resetb, ext_clk, pll_clk, pll_clk90, sel, sel2, 
./synthesis/output/vsdcaravel_synthesis.v:31532:  input porb, resetb, ext_clk, pll_clk, pll_clk90, ext_reset, ext_clk_sel_BAR;
./synthesis/output/vsdcaravel_synthesis.v:31559:  nr23d1 U6 ( .A1(resetb), .A2(porb), .A3(ext_reset), .ZN(resetb_async) );
./synthesis/output/vsdcaravel_synthesis.v:32488:        wb_we_i, wb_cyc_i, wb_stb_i, wb_ack_o, wb_dat_o, porb, pll_ena, 
./synthesis/output/vsdcaravel_synthesis.v:32519:  input wb_clk_i, wb_we_i, wb_cyc_i, wb_stb_i, porb, qspi_enabled,
./synthesis/output/vsdcaravel_synthesis.v:35504:  dfprb1 \gpio_configure_reg[24][1]  ( .D(n3371), .CP(n1234), .SDN(porb), .Q(
./synthesis/output/vsdcaravel_synthesis.v:35506:  dfprb1 \gpio_configure_reg[24][0]  ( .D(n3370), .CP(n1234), .SDN(porb), .Q(
./synthesis/output/vsdcaravel_synthesis.v:35520:  dfprb1 \gpio_configure_reg[23][1]  ( .D(n3365), .CP(n1234), .SDN(porb), .Q(
./synthesis/output/vsdcaravel_synthesis.v:35536:  dfprb1 \gpio_configure_reg[22][1]  ( .D(n3359), .CP(n1233), .SDN(porb), .Q(
./synthesis/output/vsdcaravel_synthesis.v:35542:  dfprb1 \gpio_configure_reg[21][10]  ( .D(n3357), .CP(n1233), .SDN(porb), .Q(
./synthesis/output/vsdcaravel_synthesis.v:42447:  inv0d1 U472 ( .I(porb), .ZN(n86) );
./synthesis/output/vsdcaravel_synthesis.v:45972:module xres_buf ( X, A, VPWR, VGND, LVPWR, LVGND, Port7 );
./synthesis/output/vsdcaravel_synthesis.v:45973:  input Port7;
./synthesis/output/vsdcaravel_synthesis.v:46062:        vssa1, vssa2, vccd1, vccd2, vssd1, vssd2, porb_h, por_l, rstb_h, 
./synthesis/output/vsdcaravel_synthesis.v:46087:  output porb_h, por_l, gpio_out_core, gpio_mode0_core, gpio_mode1_core,
./synthesis/output/vsdcaravel_synthesis.v:46100:         mprj_ack_i_user, porb_l, ext_clk_sel, pll_clk, pll_clk90, rstb_l,
./synthesis/output/vsdcaravel_synthesis.v:46432:  dummy_por por ( .vdd3v3(vddio), .vdd1v8(vccd), .vss3v3(vssio), .vss1v8(vssd), 
./synthesis/output/vsdcaravel_synthesis.v:46433:        .porb_l(porb_l) );
./synthesis/output/vsdcaravel_synthesis.v:46624:  caravel_clocking clock_ctrl ( .porb(porb_l), .resetb(rstb_l), .ext_clk(
./synthesis/output/vsdcaravel_synthesis.v:46634:        .wb_stb_i(hk_stb_o), .wb_ack_o(hk_ack_i), .wb_dat_o(hk_dat_i), .porb(
./synthesis/output/vsdcaravel_synthesis.v:46635:        porb_l), .pll_ena(spi_pll_ena), .pll_dco_ena(spi_pll_dco_ena), 
./synthesis/output/vsdcaravel_synthesis.v:47244:  xres_buf rstb_level ( .X(rstb_l), .A(rstb_h), .Port7(1'b0) );
./synthesis/output/vsdcaravel_synthesis.v:47389:        flash_io1), .porb_h(net144850), .por(net144851), .resetb_core_h(rstb_h), .clock_core(clock_core), .gpio_out_core(gpio_out_core), .gpio_in_core(
./synthesis/memory_por_blackbox_stubs.v:1:// Blackbox definitions for memory and POR modules
./synthesis/memory_por_blackbox_stubs.v:24:module dummy_por(vdd3v3, vdd1v8, vss3v3, vss1v8, porb_h, porb_l, por_l);
./synthesis/memory_por_blackbox_stubs.v:26:  output porb_h, porb_l, por_l;
./gls/hkspi_tb.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./gls/spiflash.v:32:// Supported commands:
./rtl/ring_osc2x13.v:5:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/gpio_signal_buffering_alt.v:1:// SPDX-FileCopyrightText: 2022 Efabless Corporation
./rtl/caravel_openframe.v:2:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/caravel_openframe.v:42:/* exported to the chip project core.  The user may elect to	*/
./rtl/caravel_openframe.v:50:/* padframe exports constant value "1" and "0" bits in the 1.8V	*/
./rtl/caravel_openframe.v:126:    // Power-on-reset signal.  The simple POR circuit generates these
./rtl/caravel_openframe.v:127:    // three signals, uses them to enable the GPIO, and exports the
./rtl/caravel_openframe.v:130:    wire porb_h;
./rtl/caravel_openframe.v:131:    wire porb_l;
./rtl/caravel_openframe.v:132:    wire por_l;
./rtl/caravel_openframe.v:140:    // Mask revision:  Output from the padframe, exporting the 32-bit
./rtl/caravel_openframe.v:193:	.porb_h(porb_h),
./rtl/caravel_openframe.v:194:	.porb_l(porb_l),
./rtl/caravel_openframe.v:195:	.por_l(por_l),
./rtl/caravel_openframe.v:241:	.porb_h(porb_h),
./rtl/caravel_openframe.v:242:	.porb_l(porb_l),
./rtl/caravel_openframe.v:243:	.por_l(por_l),
./rtl/digital_pll_controller.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/xres_buf.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/housekeeping_spi.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/clock_div.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/picorv32.v:66:	parameter [ 0:0] ENABLE_REGS_DUALPORT = 1,
./rtl/picorv32.v:216:		// avoid empty statement (which are unsupported by plain Verilog syntax).
./rtl/picorv32.v:1345:		if (ENABLE_REGS_DUALPORT) begin
./rtl/picorv32.v:1368:	wire [5:0] cpuregs_raddr1 = ENABLE_REGS_DUALPORT ? decoded_rs1 : decoded_rs;
./rtl/picorv32.v:1369:	wire [5:0] cpuregs_raddr2 = ENABLE_REGS_DUALPORT ? decoded_rs2 : 0;
./rtl/picorv32.v:1384:		if (ENABLE_REGS_DUALPORT) begin
./rtl/picorv32.v:1586:							if (ENABLE_REGS_DUALPORT) begin
./rtl/picorv32.v:1602:									////`debug($display("EBREAK OR UNSUPPORTED INSN AT 0x%08x", reg_pc);)
./rtl/picorv32.v:1613:							//`debug($display("EBREAK OR UNSUPPORTED INSN AT 0x%08x", reg_pc);)
./rtl/picorv32.v:1724:						if (ENABLE_REGS_DUALPORT) begin
./rtl/picorv32.v:1774:							//`debug($display("EBREAK OR UNSUPPORTED INSN AT 0x%08x", reg_pc);)
./rtl/picorv32.v:2124:			if (cpu_state == cpu_state_ld_rs2) ok = !ENABLE_REGS_DUALPORT;
./rtl/picorv32.v:2516:	parameter [ 0:0] ENABLE_REGS_DUALPORT = 1,
./rtl/picorv32.v:2647:		.ENABLE_REGS_DUALPORT(ENABLE_REGS_DUALPORT),
./rtl/picorv32.v:2814:	parameter [ 0:0] ENABLE_REGS_DUALPORT = 1,
./rtl/picorv32.v:2911:		.ENABLE_REGS_DUALPORT(ENABLE_REGS_DUALPORT),
./rtl/dummy_schmittbuf.v:30:// Import user defined primitives.
./rtl/dummy_schmittbuf.v:42:    // Module ports
./rtl/dummy_schmittbuf.v:75:// Import user defined primitives.
./rtl/dummy_schmittbuf.v:87:    // Module ports
./rtl/dummy_por.v:2:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/dummy_por.v:20:module dummy_por(
./rtl/dummy_por.v:27:    output porb_h,
./rtl/dummy_por.v:28:    output porb_l,
./rtl/dummy_por.v:29:    output por_l
./rtl/dummy_por.v:76:	.X(porb_h)
./rtl/dummy_por.v:80:    assign porb_l = porb_h;
./rtl/dummy_por.v:83:    assign por_l = ~porb_l;
./rtl/gpio_signal_buffering.v:1:// SPDX-FileCopyrightText: 2022 Efabless Corporation
./rtl/scl180_macro_sparecell.v:13:    // Module ports
./rtl/scl180_wrapper/pt3b02.v:25:`enable_portfaults
./rtl/scl180_wrapper/pt3b02.v:61:`disable_portfaults
./rtl/scl180_wrapper/pc3d01.v:25:`enable_portfaults
./rtl/scl180_wrapper/pc3d01.v:56:`disable_portfaults
./rtl/scl180_wrapper/pc3b03ed.v:25:`enable_portfaults
./rtl/scl180_wrapper/pc3b03ed.v:70:`disable_portfaults
./rtl/__openframe_project_wrapper.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/__openframe_project_wrapper.v:27: * Efabless Corporation
./rtl/__openframe_project_wrapper.v:48:    /* Signals exported from the frame area to the user project */
./rtl/__openframe_project_wrapper.v:51:    input	 porb_h,	// power-on reset, sense inverted, 3.3V domain
./rtl/__openframe_project_wrapper.v:52:    input	 porb_l,	// power-on reset, sense inverted, 1.8V domain
./rtl/__openframe_project_wrapper.v:53:    input	 por_l,		// power-on reset, noninverted, 1.8V domain
./rtl/__openframe_project_wrapper.v:120:	    .porb_h(porb_h),
./rtl/__openframe_project_wrapper.v:121:	    .porb_l(porb_l),
./rtl/__openframe_project_wrapper.v:122:	    .por_l(por_l),
./rtl/RAM256.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/mgmt_protect_hv.v:2:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/caravel_core.v:4:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/caravel_core.v:63:    output porb_h,
./rtl/caravel_core.v:64:    output por_l,
./rtl/caravel_core.v:144:     * These pins are reserved for any project that wants to incorporate
./rtl/caravel_core.v:232:    // Exported Wishbone Bus (processor facing)
./rtl/caravel_core.v:248:    // Exported Wishbone Bus (user area facing)
./rtl/caravel_core.v:316:	// Exported Wishbone Bus
./rtl/caravel_core.v:454:	// Management SoC Wishbone bus (exported)
./rtl/caravel_core.v:531:        .porb(porb_l),
./rtl/caravel_core.v:594:        .porb(porb_l),
./rtl/caravel_core.v:1385:    dummy_por por (
./rtl/caravel_core.v:1392:		.porb_h(porb_h),
./rtl/caravel_core.v:1393:		.porb_l(porb_l),
./rtl/caravel_core.v:1394:		.por_l(por_l)
./rtl/spare_logic_block.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/pads.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/pads.v:87:		.ENABLE_H(porb_h), \
./rtl/pads.v:89:		.ENABLE_VDDA_H(porb_h), \
./rtl/pads.v:92:		.INP_DIS(por), \
./rtl/pads.v:130:		.ENABLE_H(porb_h),	\
./rtl/pads.v:132:		.ENABLE_VDDA_H(porb_h), \
./rtl/pads.v:163:		.ENABLE_H(porb_h),	\
./rtl/pads.v:165:		.ENABLE_VDDA_H(porb_h), \
./rtl/pads.v:205:		.ENABLE_H(porb_h), \
./rtl/pads.v:207:		.ENABLE_VDDA_H(porb_h), \
./rtl/gpio_defaults_block.v:2:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/__user_project_gpio_example.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/__user_project_gpio_example.v:28:    // Wishbone Slave ports (WB MI A)
./rtl/__user_analog_project_wrapper.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/__user_analog_project_wrapper.v:41:    // Wishbone Slave ports (WB MI A)
./rtl/mprj_io_buffer.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/user_id_programming.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/VexRiscv_MinDebugCache.v:97:  reg        [31:0]   _zz_RegFilePlugin_regFile_port0;
./rtl/VexRiscv_MinDebugCache.v:98:  reg        [31:0]   _zz_RegFilePlugin_regFile_port1;
./rtl/VexRiscv_MinDebugCache.v:133:  wire       [2:0]    _zz_DBusSimplePlugin_memoryExceptionPort_payload_code;
./rtl/VexRiscv_MinDebugCache.v:254:  wire                _zz_RegFilePlugin_regFile_port;
./rtl/VexRiscv_MinDebugCache.v:256:  wire                _zz_RegFilePlugin_regFile_port_1;
./rtl/VexRiscv_MinDebugCache.v:273:  wire       [1:0]    _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1;
./rtl/VexRiscv_MinDebugCache.v:274:  wire       [1:0]    _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_1;
./rtl/VexRiscv_MinDebugCache.v:275:  wire       [1:0]    _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3;
./rtl/VexRiscv_MinDebugCache.v:276:  wire       [1:0]    _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_1;
./rtl/VexRiscv_MinDebugCache.v:475:  reg                 IBusCachedPlugin_decodeExceptionPort_valid;
./rtl/VexRiscv_MinDebugCache.v:476:  reg        [3:0]    IBusCachedPlugin_decodeExceptionPort_payload_code;
./rtl/VexRiscv_MinDebugCache.v:477:  wire       [31:0]   IBusCachedPlugin_decodeExceptionPort_payload_badAddr;
./rtl/VexRiscv_MinDebugCache.v:493:  reg                 DBusSimplePlugin_memoryExceptionPort_valid;
./rtl/VexRiscv_MinDebugCache.v:494:  reg        [3:0]    DBusSimplePlugin_memoryExceptionPort_payload_code;
./rtl/VexRiscv_MinDebugCache.v:495:  wire       [31:0]   DBusSimplePlugin_memoryExceptionPort_payload_badAddr;
./rtl/VexRiscv_MinDebugCache.v:496:  wire                decodeExceptionPort_valid;
./rtl/VexRiscv_MinDebugCache.v:497:  wire       [3:0]    decodeExceptionPort_payload_code;
./rtl/VexRiscv_MinDebugCache.v:498:  wire       [31:0]   decodeExceptionPort_payload_badAddr;
./rtl/VexRiscv_MinDebugCache.v:501:  wire                BranchPlugin_branchExceptionPort_valid;
./rtl/VexRiscv_MinDebugCache.v:502:  wire       [3:0]    BranchPlugin_branchExceptionPort_payload_code;
./rtl/VexRiscv_MinDebugCache.v:503:  wire       [31:0]   BranchPlugin_branchExceptionPort_payload_badAddr;
./rtl/VexRiscv_MinDebugCache.v:527:  reg                 IBusCachedPlugin_injectionPort_valid;
./rtl/VexRiscv_MinDebugCache.v:528:  reg                 IBusCachedPlugin_injectionPort_ready;
./rtl/VexRiscv_MinDebugCache.v:529:  wire       [31:0]   IBusCachedPlugin_injectionPort_payload;
./rtl/VexRiscv_MinDebugCache.v:754:  reg                 CsrPlugin_exceptionPortCtrl_exceptionValids_decode;
./rtl/VexRiscv_MinDebugCache.v:755:  reg                 CsrPlugin_exceptionPortCtrl_exceptionValids_execute;
./rtl/VexRiscv_MinDebugCache.v:756:  reg                 CsrPlugin_exceptionPortCtrl_exceptionValids_memory;
./rtl/VexRiscv_MinDebugCache.v:757:  reg                 CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack;
./rtl/VexRiscv_MinDebugCache.v:758:  reg                 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
./rtl/VexRiscv_MinDebugCache.v:759:  reg                 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
./rtl/VexRiscv_MinDebugCache.v:760:  reg                 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
./rtl/VexRiscv_MinDebugCache.v:761:  reg                 CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack;
./rtl/VexRiscv_MinDebugCache.v:762:  reg        [3:0]    CsrPlugin_exceptionPortCtrl_exceptionContext_code;
./rtl/VexRiscv_MinDebugCache.v:763:  reg        [31:0]   CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;
./rtl/VexRiscv_MinDebugCache.v:764:  wire       [1:0]    CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped;
./rtl/VexRiscv_MinDebugCache.v:765:  wire       [1:0]    CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege;
./rtl/VexRiscv_MinDebugCache.v:766:  wire       [1:0]    _zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code;
./rtl/VexRiscv_MinDebugCache.v:767:  wire                _zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1;
./rtl/VexRiscv_MinDebugCache.v:768:  wire       [1:0]    _zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_2;
./rtl/VexRiscv_MinDebugCache.v:769:  wire                _zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3;
./rtl/VexRiscv_MinDebugCache.v:1079:  assign _zz_when = ({decodeExceptionPort_valid,IBusCachedPlugin_decodeExceptionPort_valid} != 2'b00);
./rtl/VexRiscv_MinDebugCache.v:1080:  assign _zz_when_1 = ({BranchPlugin_branchExceptionPort_valid,DBusSimplePlugin_memoryExceptionPort_valid} != 2'b00);
./rtl/VexRiscv_MinDebugCache.v:1085:  assign _zz_DBusSimplePlugin_memoryExceptionPort_payload_code = (memory_MEMORY_STORE ? 3'b110 : 3'b100);
./rtl/VexRiscv_MinDebugCache.v:1101:  assign _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1 = (_zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code & (~ _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_1));
./rtl/VexRiscv_MinDebugCache.v:1102:  assign _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1_1 = (_zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code - 2'b01);
./rtl/VexRiscv_MinDebugCache.v:1103:  assign _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3 = (_zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_2 & (~ _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_1));
./rtl/VexRiscv_MinDebugCache.v:1104:  assign _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3_1 = (_zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_2 - 2'b01);
./rtl/VexRiscv_MinDebugCache.v:1248:      _zz_RegFilePlugin_regFile_port0 <= RegFilePlugin_regFile[decode_RegFilePlugin_regFileReadAddress1];
./rtl/VexRiscv_MinDebugCache.v:1254:      _zz_RegFilePlugin_regFile_port1 <= RegFilePlugin_regFile[decode_RegFilePlugin_regFileReadAddress2];
./rtl/VexRiscv_MinDebugCache.v:1304:    ._zz_io_cpu_fetch_data_regNextWhen        (IBusCachedPlugin_injectionPort_payload                ), //i
./rtl/VexRiscv_MinDebugCache.v:2522:    IBusCachedPlugin_decodeExceptionPort_valid = 1'b0;
./rtl/VexRiscv_MinDebugCache.v:2524:      IBusCachedPlugin_decodeExceptionPort_valid = IBusCachedPlugin_iBusRsp_readyForError;
./rtl/VexRiscv_MinDebugCache.v:2527:      IBusCachedPlugin_decodeExceptionPort_valid = IBusCachedPlugin_iBusRsp_readyForError;
./rtl/VexRiscv_MinDebugCache.v:2532:    IBusCachedPlugin_decodeExceptionPort_payload_code = 4'bxxxx;
./rtl/VexRiscv_MinDebugCache.v:2534:      IBusCachedPlugin_decodeExceptionPort_payload_code = 4'b1100;
./rtl/VexRiscv_MinDebugCache.v:2537:      IBusCachedPlugin_decodeExceptionPort_payload_code = 4'b0001;
./rtl/VexRiscv_MinDebugCache.v:2541:  assign IBusCachedPlugin_decodeExceptionPort_payload_badAddr = {IBusCachedPlugin_iBusRsp_stages_2_input_payload[31 : 2],2'b00};
./rtl/VexRiscv_MinDebugCache.v:2597:    DBusSimplePlugin_memoryExceptionPort_valid = 1'b0;
./rtl/VexRiscv_MinDebugCache.v:2599:      DBusSimplePlugin_memoryExceptionPort_valid = 1'b1;
./rtl/VexRiscv_MinDebugCache.v:2602:      DBusSimplePlugin_memoryExceptionPort_valid = 1'b1;
./rtl/VexRiscv_MinDebugCache.v:2605:      DBusSimplePlugin_memoryExceptionPort_valid = 1'b0;
./rtl/VexRiscv_MinDebugCache.v:2610:    DBusSimplePlugin_memoryExceptionPort_payload_code = 4'bxxxx;
./rtl/VexRiscv_MinDebugCache.v:2612:      DBusSimplePlugin_memoryExceptionPort_payload_code = 4'b0101;
./rtl/VexRiscv_MinDebugCache.v:2615:      DBusSimplePlugin_memoryExceptionPort_payload_code = {1'd0, _zz_DBusSimplePlugin_memoryExceptionPort_payload_code};
./rtl/VexRiscv_MinDebugCache.v:2619:  assign DBusSimplePlugin_memoryExceptionPort_payload_badAddr = memory_REGFILE_WRITE_DATA;
./rtl/VexRiscv_MinDebugCache.v:2733:  assign decodeExceptionPort_valid = (decode_arbitration_isValid && (! decode_LEGAL_INSTRUCTION));
./rtl/VexRiscv_MinDebugCache.v:2734:  assign decodeExceptionPort_payload_code = 4'b0010;
./rtl/VexRiscv_MinDebugCache.v:2735:  assign decodeExceptionPort_payload_badAddr = decode_INSTRUCTION;
./rtl/VexRiscv_MinDebugCache.v:2739:  assign decode_RegFilePlugin_rs1Data = _zz_RegFilePlugin_regFile_port0;
./rtl/VexRiscv_MinDebugCache.v:2740:  assign decode_RegFilePlugin_rs2Data = _zz_RegFilePlugin_regFile_port1;
./rtl/VexRiscv_MinDebugCache.v:3101:  assign BranchPlugin_branchExceptionPort_valid = ((memory_arbitration_isValid && memory_BRANCH_DO) && BranchPlugin_jumpInterface_payload[1]);
./rtl/VexRiscv_MinDebugCache.v:3102:  assign BranchPlugin_branchExceptionPort_payload_code = 4'b0000;
./rtl/VexRiscv_MinDebugCache.v:3103:  assign BranchPlugin_branchExceptionPort_payload_badAddr = BranchPlugin_jumpInterface_payload;
./rtl/VexRiscv_MinDebugCache.v:3116:  assign CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped = 2'b11;
./rtl/VexRiscv_MinDebugCache.v:3117:  assign CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege = ((CsrPlugin_privilege < CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped) ? CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilegeUncapped : CsrPlugin_privilege);
./rtl/VexRiscv_MinDebugCache.v:3118:  assign _zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code = {decodeExceptionPort_valid,IBusCachedPlugin_decodeExceptionPort_valid};
./rtl/VexRiscv_MinDebugCache.v:3119:  assign _zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1 = _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1[0];
./rtl/VexRiscv_MinDebugCache.v:3120:  assign _zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_2 = {BranchPlugin_branchExceptionPort_valid,DBusSimplePlugin_memoryExceptionPort_valid};
./rtl/VexRiscv_MinDebugCache.v:3121:  assign _zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3 = _zz__zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3[0];
./rtl/VexRiscv_MinDebugCache.v:3123:    CsrPlugin_exceptionPortCtrl_exceptionValids_decode = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
./rtl/VexRiscv_MinDebugCache.v:3125:      CsrPlugin_exceptionPortCtrl_exceptionValids_decode = 1'b1;
./rtl/VexRiscv_MinDebugCache.v:3128:      CsrPlugin_exceptionPortCtrl_exceptionValids_decode = 1'b0;
./rtl/VexRiscv_MinDebugCache.v:3133:    CsrPlugin_exceptionPortCtrl_exceptionValids_execute = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
./rtl/VexRiscv_MinDebugCache.v:3135:      CsrPlugin_exceptionPortCtrl_exceptionValids_execute = 1'b1;
./rtl/VexRiscv_MinDebugCache.v:3138:      CsrPlugin_exceptionPortCtrl_exceptionValids_execute = 1'b0;
./rtl/VexRiscv_MinDebugCache.v:3143:    CsrPlugin_exceptionPortCtrl_exceptionValids_memory = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
./rtl/VexRiscv_MinDebugCache.v:3145:      CsrPlugin_exceptionPortCtrl_exceptionValids_memory = 1'b1;
./rtl/VexRiscv_MinDebugCache.v:3148:      CsrPlugin_exceptionPortCtrl_exceptionValids_memory = 1'b0;
./rtl/VexRiscv_MinDebugCache.v:3153:    CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack;
./rtl/VexRiscv_MinDebugCache.v:3155:      CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack = 1'b0;
./rtl/VexRiscv_MinDebugCache.v:3163:  assign when_CsrPlugin_l922 = ({CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack,{CsrPlugin_exceptionPortCtrl_exceptionValids_memory,{CsrPlugin_exceptionPortCtrl_exceptionValids_execute,CsrPlugin_exceptionPortCtrl_exceptionValids_decode}}} != 4'b0000);
./rtl/VexRiscv_MinDebugCache.v:3164:  assign CsrPlugin_exceptionPendings_0 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode;
./rtl/VexRiscv_MinDebugCache.v:3165:  assign CsrPlugin_exceptionPendings_1 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute;
./rtl/VexRiscv_MinDebugCache.v:3166:  assign CsrPlugin_exceptionPendings_2 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory;
./rtl/VexRiscv_MinDebugCache.v:3167:  assign CsrPlugin_exceptionPendings_3 = CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack;
./rtl/VexRiscv_MinDebugCache.v:3172:  assign CsrPlugin_exception = (CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack && CsrPlugin_allowException);
./rtl/VexRiscv_MinDebugCache.v:3189:  assign when_CsrPlugin_l991 = ({CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack,{CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory,CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute}} != 3'b000);
./rtl/VexRiscv_MinDebugCache.v:3194:      CsrPlugin_targetPrivilege = CsrPlugin_exceptionPortCtrl_exceptionTargetPrivilege;
./rtl/VexRiscv_MinDebugCache.v:3201:      CsrPlugin_trapCause = CsrPlugin_exceptionPortCtrl_exceptionContext_code;
./rtl/VexRiscv_MinDebugCache.v:3359:            debug_bus_cmd_ready = IBusCachedPlugin_injectionPort_ready;
./rtl/VexRiscv_MinDebugCache.v:3381:    IBusCachedPlugin_injectionPort_valid = 1'b0;
./rtl/VexRiscv_MinDebugCache.v:3386:            IBusCachedPlugin_injectionPort_valid = 1'b1;
./rtl/VexRiscv_MinDebugCache.v:3395:  assign IBusCachedPlugin_injectionPort_payload = debug_bus_cmd_payload_data;
./rtl/VexRiscv_MinDebugCache.v:3412:  assign when_Pipeline_l124_2 = ((! writeBack_arbitration_isStuck) && (! CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack));
./rtl/VexRiscv_MinDebugCache.v:3509:    IBusCachedPlugin_injectionPort_ready = 1'b0;
./rtl/VexRiscv_MinDebugCache.v:3512:        IBusCachedPlugin_injectionPort_ready = 1'b1;
./rtl/VexRiscv_MinDebugCache.v:3684:      CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode <= 1'b0;
./rtl/VexRiscv_MinDebugCache.v:3685:      CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute <= 1'b0;
./rtl/VexRiscv_MinDebugCache.v:3686:      CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory <= 1'b0;
./rtl/VexRiscv_MinDebugCache.v:3687:      CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack <= 1'b0;
./rtl/VexRiscv_MinDebugCache.v:3813:        CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode <= 1'b0;
./rtl/VexRiscv_MinDebugCache.v:3815:        CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode <= CsrPlugin_exceptionPortCtrl_exceptionValids_decode;
./rtl/VexRiscv_MinDebugCache.v:3818:        CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute <= (CsrPlugin_exceptionPortCtrl_exceptionValids_decode && (! decode_arbitration_isStuck));
./rtl/VexRiscv_MinDebugCache.v:3820:        CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute <= CsrPlugin_exceptionPortCtrl_exceptionValids_execute;
./rtl/VexRiscv_MinDebugCache.v:3823:        CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory <= (CsrPlugin_exceptionPortCtrl_exceptionValids_execute && (! execute_arbitration_isStuck));
./rtl/VexRiscv_MinDebugCache.v:3825:        CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory <= CsrPlugin_exceptionPortCtrl_exceptionValids_memory;
./rtl/VexRiscv_MinDebugCache.v:3828:        CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack <= (CsrPlugin_exceptionPortCtrl_exceptionValids_memory && (! memory_arbitration_isStuck));
./rtl/VexRiscv_MinDebugCache.v:3830:        CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack <= 1'b0;
./rtl/VexRiscv_MinDebugCache.v:3907:          if(IBusCachedPlugin_injectionPort_valid) begin
./rtl/VexRiscv_MinDebugCache.v:3987:      CsrPlugin_exceptionPortCtrl_exceptionContext_code <= (_zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1 ? IBusCachedPlugin_decodeExceptionPort_payload_code : decodeExceptionPort_payload_code);
./rtl/VexRiscv_MinDebugCache.v:3988:      CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr <= (_zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_1 ? IBusCachedPlugin_decodeExceptionPort_payload_badAddr : decodeExceptionPort_payload_badAddr);
./rtl/VexRiscv_MinDebugCache.v:3991:      CsrPlugin_exceptionPortCtrl_exceptionContext_code <= CsrPlugin_selfException_payload_code;
./rtl/VexRiscv_MinDebugCache.v:3992:      CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr <= CsrPlugin_selfException_payload_badAddr;
./rtl/VexRiscv_MinDebugCache.v:3995:      CsrPlugin_exceptionPortCtrl_exceptionContext_code <= (_zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3 ? DBusSimplePlugin_memoryExceptionPort_payload_code : BranchPlugin_branchExceptionPort_payload_code);
./rtl/VexRiscv_MinDebugCache.v:3996:      CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr <= (_zz_CsrPlugin_exceptionPortCtrl_exceptionContext_code_3 ? DBusSimplePlugin_memoryExceptionPort_payload_badAddr : BranchPlugin_branchExceptionPort_payload_badAddr);
./rtl/VexRiscv_MinDebugCache.v:4019:            CsrPlugin_mtval <= CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr;
./rtl/VexRiscv_MinDebugCache.v:4349:  reg        [31:0]   _zz_banks_0_port1;
./rtl/VexRiscv_MinDebugCache.v:4350:  reg        [27:0]   _zz_ways_0_tags_port1;
./rtl/VexRiscv_MinDebugCache.v:4351:  wire       [27:0]   _zz_ways_0_tags_port;
./rtl/VexRiscv_MinDebugCache.v:4416:  assign _zz_ways_0_tags_port = {lineLoader_write_tag_0_payload_data_address,{lineLoader_write_tag_0_payload_data_error,lineLoader_write_tag_0_payload_data_valid}};
./rtl/VexRiscv_MinDebugCache.v:4425:      _zz_banks_0_port1 <= banks_0[_zz_fetchStage_read_banksValue_0_dataMem];
./rtl/VexRiscv_MinDebugCache.v:4431:      ways_0_tags[lineLoader_write_tag_0_payload_address] <= _zz_ways_0_tags_port;
./rtl/VexRiscv_MinDebugCache.v:4437:      _zz_ways_0_tags_port1 <= ways_0_tags[_zz_fetchStage_read_waysValues_0_tag_valid];
./rtl/VexRiscv_MinDebugCache.v:4506:  assign fetchStage_read_banksValue_0_dataMem = _zz_banks_0_port1;
./rtl/VexRiscv_MinDebugCache.v:4510:  assign _zz_fetchStage_read_waysValues_0_tag_valid_2 = _zz_ways_0_tags_port1;
./rtl/caravel_clocking.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/caravel_clocking.v:24:    input porb,		// Master (negative sense) reset from power-on-reset
./rtl/caravel_clocking.v:51:    assign resetb_async = porb & resetb & (!ext_reset);
./rtl/caravel_clocking.v:97:    // Reset assignment.  "reset" comes from POR, while "ext_reset"
./rtl/caravel_netlists.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/caravel_netlists.v:28:    //`include "dummy_por.v"
./rtl/caravel_netlists.v:95:    `include "dummy_por.v"
./rtl/__user_project_wrapper.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/__user_project_wrapper.v:47:    // Wishbone Slave ports (WB MI A)
./rtl/mgmt_core.v:83:	input wire por_l_in,
./rtl/mgmt_core.v:84:	output wire por_l_out,
./rtl/mgmt_core.v:85:	input wire porb_h_in,
./rtl/mgmt_core.v:86:	output wire porb_h_out
./rtl/mgmt_core.v:92:wire por_clk;
./rtl/mgmt_core.v:311:wire mgmtsoc_port_mmap_user_port_source_valid;
./rtl/mgmt_core.v:312:wire mgmtsoc_port_mmap_user_port_source_ready;
./rtl/mgmt_core.v:313:wire mgmtsoc_port_mmap_user_port_source_first;
./rtl/mgmt_core.v:314:wire mgmtsoc_port_mmap_user_port_source_last;
./rtl/mgmt_core.v:315:wire [31:0] mgmtsoc_port_mmap_user_port_source_payload_data;
./rtl/mgmt_core.v:316:wire mgmtsoc_port_mmap_user_port_sink_valid;
./rtl/mgmt_core.v:317:wire mgmtsoc_port_mmap_user_port_sink_ready;
./rtl/mgmt_core.v:318:wire mgmtsoc_port_mmap_user_port_sink_first;
./rtl/mgmt_core.v:319:wire mgmtsoc_port_mmap_user_port_sink_last;
./rtl/mgmt_core.v:320:wire [31:0] mgmtsoc_port_mmap_user_port_sink_payload_data;
./rtl/mgmt_core.v:321:wire [5:0] mgmtsoc_port_mmap_user_port_sink_payload_len;
./rtl/mgmt_core.v:322:wire [3:0] mgmtsoc_port_mmap_user_port_sink_payload_width;
./rtl/mgmt_core.v:323:wire [7:0] mgmtsoc_port_mmap_user_port_sink_payload_mask;
./rtl/mgmt_core.v:324:wire mgmtsoc_port_mmap_internal_port_source_valid;
./rtl/mgmt_core.v:325:wire mgmtsoc_port_mmap_internal_port_source_ready;
./rtl/mgmt_core.v:326:wire mgmtsoc_port_mmap_internal_port_source_first;
./rtl/mgmt_core.v:327:wire mgmtsoc_port_mmap_internal_port_source_last;
./rtl/mgmt_core.v:328:wire [31:0] mgmtsoc_port_mmap_internal_port_source_payload_data;
./rtl/mgmt_core.v:329:wire mgmtsoc_port_mmap_internal_port_sink_valid;
./rtl/mgmt_core.v:330:wire mgmtsoc_port_mmap_internal_port_sink_ready;
./rtl/mgmt_core.v:331:wire mgmtsoc_port_mmap_internal_port_sink_first;
./rtl/mgmt_core.v:332:wire mgmtsoc_port_mmap_internal_port_sink_last;
./rtl/mgmt_core.v:333:wire [31:0] mgmtsoc_port_mmap_internal_port_sink_payload_data;
./rtl/mgmt_core.v:334:wire [5:0] mgmtsoc_port_mmap_internal_port_sink_payload_len;
./rtl/mgmt_core.v:335:wire [3:0] mgmtsoc_port_mmap_internal_port_sink_payload_width;
./rtl/mgmt_core.v:336:wire [7:0] mgmtsoc_port_mmap_internal_port_sink_payload_mask;
./rtl/mgmt_core.v:337:wire mgmtsoc_port_mmap_request;
./rtl/mgmt_core.v:394:wire mgmtsoc_port_master_user_port_source_valid;
./rtl/mgmt_core.v:395:wire mgmtsoc_port_master_user_port_source_ready;
./rtl/mgmt_core.v:396:wire mgmtsoc_port_master_user_port_source_first;
./rtl/mgmt_core.v:397:wire mgmtsoc_port_master_user_port_source_last;
./rtl/mgmt_core.v:398:wire [31:0] mgmtsoc_port_master_user_port_source_payload_data;
./rtl/mgmt_core.v:399:wire mgmtsoc_port_master_user_port_sink_valid;
./rtl/mgmt_core.v:400:wire mgmtsoc_port_master_user_port_sink_ready;
./rtl/mgmt_core.v:401:wire mgmtsoc_port_master_user_port_sink_first;
./rtl/mgmt_core.v:402:wire mgmtsoc_port_master_user_port_sink_last;
./rtl/mgmt_core.v:403:wire [31:0] mgmtsoc_port_master_user_port_sink_payload_data;
./rtl/mgmt_core.v:404:wire [5:0] mgmtsoc_port_master_user_port_sink_payload_len;
./rtl/mgmt_core.v:405:wire [3:0] mgmtsoc_port_master_user_port_sink_payload_width;
./rtl/mgmt_core.v:406:wire [7:0] mgmtsoc_port_master_user_port_sink_payload_mask;
./rtl/mgmt_core.v:407:wire mgmtsoc_port_master_internal_port_source_valid;
./rtl/mgmt_core.v:408:wire mgmtsoc_port_master_internal_port_source_ready;
./rtl/mgmt_core.v:409:wire mgmtsoc_port_master_internal_port_source_first;
./rtl/mgmt_core.v:410:wire mgmtsoc_port_master_internal_port_source_last;
./rtl/mgmt_core.v:411:wire [31:0] mgmtsoc_port_master_internal_port_source_payload_data;
./rtl/mgmt_core.v:412:wire mgmtsoc_port_master_internal_port_sink_valid;
./rtl/mgmt_core.v:413:wire mgmtsoc_port_master_internal_port_sink_ready;
./rtl/mgmt_core.v:414:wire mgmtsoc_port_master_internal_port_sink_first;
./rtl/mgmt_core.v:415:wire mgmtsoc_port_master_internal_port_sink_last;
./rtl/mgmt_core.v:416:wire [31:0] mgmtsoc_port_master_internal_port_sink_payload_data;
./rtl/mgmt_core.v:417:wire [5:0] mgmtsoc_port_master_internal_port_sink_payload_len;
./rtl/mgmt_core.v:418:wire [3:0] mgmtsoc_port_master_internal_port_sink_payload_width;
./rtl/mgmt_core.v:419:wire [7:0] mgmtsoc_port_master_internal_port_sink_payload_mask;
./rtl/mgmt_core.v:420:wire mgmtsoc_port_master_request;
./rtl/mgmt_core.v:586:reg [3:0] uart_tx_fifo_wrport_adr = 4'd0;
./rtl/mgmt_core.v:587:wire [9:0] uart_tx_fifo_wrport_dat_r;
./rtl/mgmt_core.v:588:wire uart_tx_fifo_wrport_we;
./rtl/mgmt_core.v:589:wire [9:0] uart_tx_fifo_wrport_dat_w;
./rtl/mgmt_core.v:591:wire [3:0] uart_tx_fifo_rdport_adr;
./rtl/mgmt_core.v:592:wire [9:0] uart_tx_fifo_rdport_dat_r;
./rtl/mgmt_core.v:593:wire uart_tx_fifo_rdport_re;
./rtl/mgmt_core.v:623:reg [3:0] uart_rx_fifo_wrport_adr = 4'd0;
./rtl/mgmt_core.v:624:wire [9:0] uart_rx_fifo_wrport_dat_r;
./rtl/mgmt_core.v:625:wire uart_rx_fifo_wrport_we;
./rtl/mgmt_core.v:626:wire [9:0] uart_rx_fifo_wrport_dat_w;
./rtl/mgmt_core.v:628:wire [3:0] uart_rx_fifo_rdport_adr;
./rtl/mgmt_core.v:629:wire [9:0] uart_rx_fifo_rdport_dat_r;
./rtl/mgmt_core.v:630:wire uart_rx_fifo_rdport_re;
./rtl/mgmt_core.v:1828:assign por_l_out = por_l_in;
./rtl/mgmt_core.v:1829:assign porb_h_out = porb_h_in;
./rtl/mgmt_core.v:1843:assign por_clk = core_clk;
./rtl/mgmt_core.v:2090:assign mgmtsoc_litespimmap_sink_valid = mgmtsoc_port_mmap_user_port_source_valid;
./rtl/mgmt_core.v:2091:assign mgmtsoc_port_mmap_user_port_source_ready = mgmtsoc_litespimmap_sink_ready;
./rtl/mgmt_core.v:2092:assign mgmtsoc_litespimmap_sink_first = mgmtsoc_port_mmap_user_port_source_first;
./rtl/mgmt_core.v:2093:assign mgmtsoc_litespimmap_sink_last = mgmtsoc_port_mmap_user_port_source_last;
./rtl/mgmt_core.v:2094:assign mgmtsoc_litespimmap_sink_payload_data = mgmtsoc_port_mmap_user_port_source_payload_data;
./rtl/mgmt_core.v:2095:assign mgmtsoc_port_mmap_user_port_sink_valid = mgmtsoc_litespimmap_source_valid;
./rtl/mgmt_core.v:2096:assign mgmtsoc_litespimmap_source_ready = mgmtsoc_port_mmap_user_port_sink_ready;
./rtl/mgmt_core.v:2097:assign mgmtsoc_port_mmap_user_port_sink_first = mgmtsoc_litespimmap_source_first;
./rtl/mgmt_core.v:2098:assign mgmtsoc_port_mmap_user_port_sink_last = mgmtsoc_litespimmap_source_last;
./rtl/mgmt_core.v:2099:assign mgmtsoc_port_mmap_user_port_sink_payload_data = mgmtsoc_litespimmap_source_payload_data;
./rtl/mgmt_core.v:2100:assign mgmtsoc_port_mmap_user_port_sink_payload_len = mgmtsoc_litespimmap_source_payload_len;
./rtl/mgmt_core.v:2101:assign mgmtsoc_port_mmap_user_port_sink_payload_width = mgmtsoc_litespimmap_source_payload_width;
./rtl/mgmt_core.v:2102:assign mgmtsoc_port_mmap_user_port_sink_payload_mask = mgmtsoc_litespimmap_source_payload_mask;
./rtl/mgmt_core.v:2103:assign mgmtsoc_master_sink_sink_valid = mgmtsoc_port_master_user_port_source_valid;
./rtl/mgmt_core.v:2104:assign mgmtsoc_port_master_user_port_source_ready = mgmtsoc_master_sink_sink_ready;
./rtl/mgmt_core.v:2105:assign mgmtsoc_master_sink_sink_first = mgmtsoc_port_master_user_port_source_first;
./rtl/mgmt_core.v:2106:assign mgmtsoc_master_sink_sink_last = mgmtsoc_port_master_user_port_source_last;
./rtl/mgmt_core.v:2107:assign mgmtsoc_master_sink_sink_payload_data = mgmtsoc_port_master_user_port_source_payload_data;
./rtl/mgmt_core.v:2108:assign mgmtsoc_port_master_user_port_sink_valid = mgmtsoc_master_source_source_valid;
./rtl/mgmt_core.v:2109:assign mgmtsoc_master_source_source_ready = mgmtsoc_port_master_user_port_sink_ready;
./rtl/mgmt_core.v:2110:assign mgmtsoc_port_master_user_port_sink_first = mgmtsoc_master_source_source_first;
./rtl/mgmt_core.v:2111:assign mgmtsoc_port_master_user_port_sink_last = mgmtsoc_master_source_source_last;
./rtl/mgmt_core.v:2112:assign mgmtsoc_port_master_user_port_sink_payload_data = mgmtsoc_master_source_source_payload_data;
./rtl/mgmt_core.v:2113:assign mgmtsoc_port_master_user_port_sink_payload_len = mgmtsoc_master_source_source_payload_len;
./rtl/mgmt_core.v:2114:assign mgmtsoc_port_master_user_port_sink_payload_width = mgmtsoc_master_source_source_payload_width;
./rtl/mgmt_core.v:2115:assign mgmtsoc_port_master_user_port_sink_payload_mask = mgmtsoc_master_source_source_payload_mask;
./rtl/mgmt_core.v:2129:assign mgmtsoc_port_mmap_internal_port_sink_valid = mgmtsoc_port_mmap_user_port_sink_valid;
./rtl/mgmt_core.v:2130:assign mgmtsoc_port_mmap_user_port_sink_ready = mgmtsoc_port_mmap_internal_port_sink_ready;
./rtl/mgmt_core.v:2131:assign mgmtsoc_port_mmap_internal_port_sink_first = mgmtsoc_port_mmap_user_port_sink_first;
./rtl/mgmt_core.v:2132:assign mgmtsoc_port_mmap_internal_port_sink_last = mgmtsoc_port_mmap_user_port_sink_last;
./rtl/mgmt_core.v:2133:assign mgmtsoc_port_mmap_internal_port_sink_payload_data = mgmtsoc_port_mmap_user_port_sink_payload_data;
./rtl/mgmt_core.v:2134:assign mgmtsoc_port_mmap_internal_port_sink_payload_len = mgmtsoc_port_mmap_user_port_sink_payload_len;
./rtl/mgmt_core.v:2135:assign mgmtsoc_port_mmap_internal_port_sink_payload_width = mgmtsoc_port_mmap_user_port_sink_payload_width;
./rtl/mgmt_core.v:2136:assign mgmtsoc_port_mmap_internal_port_sink_payload_mask = mgmtsoc_port_mmap_user_port_sink_payload_mask;
./rtl/mgmt_core.v:2137:assign mgmtsoc_port_mmap_user_port_source_valid = mgmtsoc_port_mmap_internal_port_source_valid;
./rtl/mgmt_core.v:2138:assign mgmtsoc_port_mmap_internal_port_source_ready = mgmtsoc_port_mmap_user_port_source_ready;
./rtl/mgmt_core.v:2139:assign mgmtsoc_port_mmap_user_port_source_first = mgmtsoc_port_mmap_internal_port_source_first;
./rtl/mgmt_core.v:2140:assign mgmtsoc_port_mmap_user_port_source_last = mgmtsoc_port_mmap_internal_port_source_last;
./rtl/mgmt_core.v:2141:assign mgmtsoc_port_mmap_user_port_source_payload_data = mgmtsoc_port_mmap_internal_port_source_payload_data;
./rtl/mgmt_core.v:2142:assign mgmtsoc_port_mmap_request = mgmtsoc_litespimmap_cs;
./rtl/mgmt_core.v:2143:assign mgmtsoc_port_master_internal_port_sink_valid = mgmtsoc_port_master_user_port_sink_valid;
./rtl/mgmt_core.v:2144:assign mgmtsoc_port_master_user_port_sink_ready = mgmtsoc_port_master_internal_port_sink_ready;
./rtl/mgmt_core.v:2145:assign mgmtsoc_port_master_internal_port_sink_first = mgmtsoc_port_master_user_port_sink_first;
./rtl/mgmt_core.v:2146:assign mgmtsoc_port_master_internal_port_sink_last = mgmtsoc_port_master_user_port_sink_last;
./rtl/mgmt_core.v:2147:assign mgmtsoc_port_master_internal_port_sink_payload_data = mgmtsoc_port_master_user_port_sink_payload_data;
./rtl/mgmt_core.v:2148:assign mgmtsoc_port_master_internal_port_sink_payload_len = mgmtsoc_port_master_user_port_sink_payload_len;
./rtl/mgmt_core.v:2149:assign mgmtsoc_port_master_internal_port_sink_payload_width = mgmtsoc_port_master_user_port_sink_payload_width;
./rtl/mgmt_core.v:2150:assign mgmtsoc_port_master_internal_port_sink_payload_mask = mgmtsoc_port_master_user_port_sink_payload_mask;
./rtl/mgmt_core.v:2151:assign mgmtsoc_port_master_user_port_source_valid = mgmtsoc_port_master_internal_port_source_valid;
./rtl/mgmt_core.v:2152:assign mgmtsoc_port_master_internal_port_source_ready = mgmtsoc_port_master_user_port_source_ready;
./rtl/mgmt_core.v:2153:assign mgmtsoc_port_master_user_port_source_first = mgmtsoc_port_master_internal_port_source_first;
./rtl/mgmt_core.v:2154:assign mgmtsoc_port_master_user_port_source_last = mgmtsoc_port_master_internal_port_source_last;
./rtl/mgmt_core.v:2155:assign mgmtsoc_port_master_user_port_source_payload_data = mgmtsoc_port_master_internal_port_source_payload_data;
./rtl/mgmt_core.v:2156:assign mgmtsoc_port_master_request = mgmtsoc_master_cs;
./rtl/mgmt_core.v:2157:assign litespi_tx_mux_endpoint0_sink_valid = mgmtsoc_port_mmap_internal_port_sink_valid;
./rtl/mgmt_core.v:2158:assign mgmtsoc_port_mmap_internal_port_sink_ready = litespi_tx_mux_endpoint0_sink_ready;
./rtl/mgmt_core.v:2159:assign litespi_tx_mux_endpoint0_sink_first = mgmtsoc_port_mmap_internal_port_sink_first;
./rtl/mgmt_core.v:2160:assign litespi_tx_mux_endpoint0_sink_last = mgmtsoc_port_mmap_internal_port_sink_last;
./rtl/mgmt_core.v:2161:assign litespi_tx_mux_endpoint0_sink_payload_data = mgmtsoc_port_mmap_internal_port_sink_payload_data;
./rtl/mgmt_core.v:2162:assign litespi_tx_mux_endpoint0_sink_payload_len = mgmtsoc_port_mmap_internal_port_sink_payload_len;
./rtl/mgmt_core.v:2163:assign litespi_tx_mux_endpoint0_sink_payload_width = mgmtsoc_port_mmap_internal_port_sink_payload_width;
./rtl/mgmt_core.v:2164:assign litespi_tx_mux_endpoint0_sink_payload_mask = mgmtsoc_port_mmap_internal_port_sink_payload_mask;
./rtl/mgmt_core.v:2165:assign mgmtsoc_port_mmap_internal_port_source_valid = litespi_rx_demux_endpoint0_source_valid;
./rtl/mgmt_core.v:2166:assign litespi_rx_demux_endpoint0_source_ready = mgmtsoc_port_mmap_internal_port_source_ready;
./rtl/mgmt_core.v:2167:assign mgmtsoc_port_mmap_internal_port_source_first = litespi_rx_demux_endpoint0_source_first;
./rtl/mgmt_core.v:2168:assign mgmtsoc_port_mmap_internal_port_source_last = litespi_rx_demux_endpoint0_source_last;
./rtl/mgmt_core.v:2169:assign mgmtsoc_port_mmap_internal_port_source_payload_data = litespi_rx_demux_endpoint0_source_payload_data;
./rtl/mgmt_core.v:2170:assign litespi_tx_mux_endpoint1_sink_valid = mgmtsoc_port_master_internal_port_sink_valid;
./rtl/mgmt_core.v:2171:assign mgmtsoc_port_master_internal_port_sink_ready = litespi_tx_mux_endpoint1_sink_ready;
./rtl/mgmt_core.v:2172:assign litespi_tx_mux_endpoint1_sink_first = mgmtsoc_port_master_internal_port_sink_first;
./rtl/mgmt_core.v:2173:assign litespi_tx_mux_endpoint1_sink_last = mgmtsoc_port_master_internal_port_sink_last;
./rtl/mgmt_core.v:2174:assign litespi_tx_mux_endpoint1_sink_payload_data = mgmtsoc_port_master_internal_port_sink_payload_data;
./rtl/mgmt_core.v:2175:assign litespi_tx_mux_endpoint1_sink_payload_len = mgmtsoc_port_master_internal_port_sink_payload_len;
./rtl/mgmt_core.v:2176:assign litespi_tx_mux_endpoint1_sink_payload_width = mgmtsoc_port_master_internal_port_sink_payload_width;
./rtl/mgmt_core.v:2177:assign litespi_tx_mux_endpoint1_sink_payload_mask = mgmtsoc_port_master_internal_port_sink_payload_mask;
./rtl/mgmt_core.v:2178:assign mgmtsoc_port_master_internal_port_source_valid = litespi_rx_demux_endpoint1_source_valid;
./rtl/mgmt_core.v:2179:assign litespi_rx_demux_endpoint1_source_ready = mgmtsoc_port_master_internal_port_source_ready;
./rtl/mgmt_core.v:2180:assign mgmtsoc_port_master_internal_port_source_first = litespi_rx_demux_endpoint1_source_first;
./rtl/mgmt_core.v:2181:assign mgmtsoc_port_master_internal_port_source_last = litespi_rx_demux_endpoint1_source_last;
./rtl/mgmt_core.v:2182:assign mgmtsoc_port_master_internal_port_source_payload_data = litespi_rx_demux_endpoint1_source_payload_data;
./rtl/mgmt_core.v:2183:assign litespi_request = {mgmtsoc_port_master_request, mgmtsoc_port_mmap_request};
./rtl/mgmt_core.v:3363:	uart_tx_fifo_wrport_adr = 4'd0;
./rtl/mgmt_core.v:3365:		uart_tx_fifo_wrport_adr = (uart_tx_fifo_produce - 1'd1);
./rtl/mgmt_core.v:3367:		uart_tx_fifo_wrport_adr = uart_tx_fifo_produce;
./rtl/mgmt_core.v:3370:assign uart_tx_fifo_wrport_dat_w = uart_tx_fifo_syncfifo_din;
./rtl/mgmt_core.v:3371:assign uart_tx_fifo_wrport_we = (uart_tx_fifo_syncfifo_we & (uart_tx_fifo_syncfifo_writable | uart_tx_fifo_replace));
./rtl/mgmt_core.v:3373:assign uart_tx_fifo_rdport_adr = uart_tx_fifo_consume;
./rtl/mgmt_core.v:3374:assign uart_tx_fifo_syncfifo_dout = uart_tx_fifo_rdport_dat_r;
./rtl/mgmt_core.v:3375:assign uart_tx_fifo_rdport_re = uart_tx_fifo_do_read;
./rtl/mgmt_core.v:3393:	uart_rx_fifo_wrport_adr = 4'd0;
./rtl/mgmt_core.v:3395:		uart_rx_fifo_wrport_adr = (uart_rx_fifo_produce - 1'd1);
./rtl/mgmt_core.v:3397:		uart_rx_fifo_wrport_adr = uart_rx_fifo_produce;
./rtl/mgmt_core.v:3400:assign uart_rx_fifo_wrport_dat_w = uart_rx_fifo_syncfifo_din;
./rtl/mgmt_core.v:3401:assign uart_rx_fifo_wrport_we = (uart_rx_fifo_syncfifo_we & (uart_rx_fifo_syncfifo_writable | uart_rx_fifo_replace));
./rtl/mgmt_core.v:3403:assign uart_rx_fifo_rdport_adr = uart_rx_fifo_consume;
./rtl/mgmt_core.v:3404:assign uart_rx_fifo_syncfifo_dout = uart_rx_fifo_rdport_dat_r;
./rtl/mgmt_core.v:3405:assign uart_rx_fifo_rdport_re = uart_rx_fifo_do_read;
./rtl/mgmt_core.v:6725:always @(posedge por_clk) begin
./rtl/mgmt_core.v:8400:	if (uart_tx_fifo_wrport_we)
./rtl/mgmt_core.v:8401:		storage[uart_tx_fifo_wrport_adr] <= uart_tx_fifo_wrport_dat_w;
./rtl/mgmt_core.v:8402:	memdat <= storage[uart_tx_fifo_wrport_adr];
./rtl/mgmt_core.v:8406:	if (uart_tx_fifo_rdport_re)
./rtl/mgmt_core.v:8407:		memdat_1 <= storage[uart_tx_fifo_rdport_adr];
./rtl/mgmt_core.v:8410:assign uart_tx_fifo_wrport_dat_r = memdat;
./rtl/mgmt_core.v:8411:assign uart_tx_fifo_rdport_dat_r = memdat_1;
./rtl/mgmt_core.v:8417:	if (uart_rx_fifo_wrport_we)
./rtl/mgmt_core.v:8418:		storage_1[uart_rx_fifo_wrport_adr] <= uart_rx_fifo_wrport_dat_w;
./rtl/mgmt_core.v:8419:	memdat_2 <= storage_1[uart_rx_fifo_wrport_adr];
./rtl/mgmt_core.v:8423:	if (uart_rx_fifo_rdport_re)
./rtl/mgmt_core.v:8424:		memdat_3 <= storage_1[uart_rx_fifo_rdport_adr];
./rtl/mgmt_core.v:8427:assign uart_rx_fifo_wrport_dat_r = memdat_2;
./rtl/mgmt_core.v:8428:assign uart_rx_fifo_rdport_dat_r = memdat_3;
./rtl/user_defines.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/gpio_control_block.v:2:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/caravel.v:4:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/caravel.v:69:    // management SoC wrapper.  The management SoC exports the
./rtl/caravel.v:111:     * These pins are reserved for any project that wants to incorporate
./rtl/caravel.v:175:  wire porb_h;
./rtl/caravel.v:176:  wire porb_l;
./rtl/caravel.v:177:  wire por_l;
./rtl/caravel.v:254:      .porb_h(porb_h),
./rtl/caravel.v:255:      .por(por_l),
./rtl/caravel.v:312:      .porb_h(porb_h),
./rtl/caravel.v:313:      .por_l(por_l),
./rtl/mprj_io.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/mprj_io.v:40:    input porb_h,
./rtl/mprj_io.v:86:	    .ENABLE_VDDA_H(porb_h),
./rtl/mprj_io.v:117:	    .ENABLE_VDDA_H(porb_h),
./rtl/mprj_logic_high.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/mgmt_protect.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/chip_io.v:2:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/chip_io.v:64:	input  porb_h,
./rtl/chip_io.v:65:	input  por,
./rtl/chip_io.v:112:    // and setting enh to porb_h.
./rtl/chip_io.v:116:    assign mprj_io_enh = {`MPRJ_IO_PADS{porb_h}};
./rtl/chip_io.v:778:  wire \mprj_pads.porb_h ;
./rtl/chip_io.v:1122:		.ENABLE_H(porb_h),	 	  // Power-on-reset
./rtl/chip_io.v:1199:		.porb_h(porb_h),
./rtl/__uprj_netlists.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/digital_pll.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/housekeeping.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/housekeeping.v:82:    input porb,
./rtl/housekeeping.v:265:    assign pad_flash_csb_oeb = (pass_thru_mgmt_delay) ? 1'b0 : (~porb ? 1'b1 : 1'b0);
./rtl/housekeeping.v:267:    assign pad_flash_clk_oeb = (pass_thru_mgmt) ? 1'b0 : (~porb ? 1'b1 : 1'b0);
./rtl/housekeeping.v:377:	    /* Optional:  SRAM read-only port (registers 14 to 19) */
./rtl/housekeeping.v:756:	.reset(~porb),
./rtl/housekeeping.v:921:    always @(posedge wb_clk_i or negedge porb) begin
./rtl/housekeeping.v:922:	if (porb == 1'b0) begin
./rtl/housekeeping.v:1032:    always @(posedge csclk or negedge porb) begin
./rtl/housekeeping.v:1033:	if (porb == 1'b0) begin
./rtl/mprj2_logic_high.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/spiflash.v:34:// Supported commands:
./rtl/constant_block.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/mgmt_core_wrapper.v:80:    // Exported Wishboned bus
./rtl/mgmt_core_wrapper.v:123:// Signals below are sram_ro ports that left no_connect
./rtl/mgmt_core_wrapper.v:175:        // Exported wishbone bus (User project)
./rtl/defines.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/__user_project_la_example.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/vsdcaravel.v:4:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./rtl/vsdcaravel.v:69:    // management SoC wrapper.  The management SoC exports the
./rtl/vsdcaravel.v:111:     * These pins are reserved for any project that wants to incorporate
./rtl/vsdcaravel.v:175:  wire porb_h;
./rtl/vsdcaravel.v:176:  wire porb_l;
./rtl/vsdcaravel.v:177:  wire por_l;
./rtl/vsdcaravel.v:254:      .porb_h(porb_h),
./rtl/vsdcaravel.v:255:      .por(por_l),
./rtl/vsdcaravel.v:312:      .porb_h(porb_h),
./rtl/vsdcaravel.v:313:      .por_l(por_l),
./rtl/pc3d21.v:25:`enable_portfaults
./rtl/pc3d21.v:56:`disable_portfaults
./dv/hkspi/hkspi_tb_gl.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./dv/hkspi/hkspi_tb.v:1:// SPDX-FileCopyrightText: 2025 Efabless Corporation/VSD
./dv/spiflash.v:32:// Supported commands:
[sshekhar@nanodc vsdRiscvScl180]$ 

# Perform Audit

cd /home/sshekhar/vsdRiscvScl180/rtl
grep -r -i -n -E "(dummy_por|porb_h|porb_l|por_l|\.porb|\.por\>|input[[:space:]]+por|output[[:space:]]+por)" --include="*.v" --include="*.sv" . > /home/sshekhar/complete_por_audit.txt

[sshekhar@nanodc rtl]$ grep -r -i -n "rstb\|reset_n\|xres" --include="*.v" --include="*.sv" . | grep -i "input\|inout"
./caravel_core.v:65:    inout  rstb_h,
./caravel_core.v:1397:    // XRES (chip input pin reset) reset level converter
./mgmt_core.v:81:	input wire rstb_l_in,
./chip_io.v:1124:   		.INP_SEL_H(xres_vss_loop),	  // 1 = use filt_in_h else filter the pad input
./chip_io.v:1125:   		.FILT_IN_H(xres_vss_loop),	  // Alternate input for glitch filter
./chip_io.v:1126:   		.PULLUP_H(xres_vss_loop),	  // Pullup connection for alternate filter input
[sshekhar@nanodc rtl]$ grep -r -i -E "(dummy_por|\.porb|\.por\>|input[[:space:]]+por|output[[:space:]]+por)" --include="*.v" --include="*.sv" .
./caravel_openframe.v:	.porb_h(porb_h),
./caravel_openframe.v:	.porb_l(porb_l),
./caravel_openframe.v:	.porb_h(porb_h),
./caravel_openframe.v:	.porb_l(porb_l),
./dummy_por.v:module dummy_por(
./dummy_por.v:    output porb_h,
./dummy_por.v:    output porb_l,
./dummy_por.v:    output por_l
./__openframe_project_wrapper.v:    input	 porb_h,	// power-on reset, sense inverted, 3.3V domain
./__openframe_project_wrapper.v:    input	 porb_l,	// power-on reset, sense inverted, 1.8V domain
./__openframe_project_wrapper.v:    input	 por_l,		// power-on reset, noninverted, 1.8V domain
./__openframe_project_wrapper.v:	    .porb_h(porb_h),
./__openframe_project_wrapper.v:	    .porb_l(porb_l),
./caravel_core.v:    output porb_h,
./caravel_core.v:    output por_l,
./caravel_core.v:        .porb(porb_l),
./caravel_core.v:        .porb(porb_l),
./caravel_core.v:    dummy_por por (
./caravel_core.v:		.porb_h(porb_h),
./caravel_core.v:		.porb_l(porb_l),
./caravel_clocking.v:    input porb,		// Master (negative sense) reset from power-on-reset
./caravel_netlists.v:    //`include "dummy_por.v"
./caravel_netlists.v:    `include "dummy_por.v"
./caravel.v:      .porb_h(porb_h),
./caravel.v:      .por(por_l),
./caravel.v:      .porb_h(porb_h),
./mprj_io.v:    input porb_h,
./chip_io.v:	input  porb_h,
./chip_io.v:	input  por,
./chip_io.v:  wire \mprj_pads.porb_h ;
./chip_io.v:		.porb_h(porb_h),
./housekeeping.v:    input porb,
./vsdcaravel.v:      .porb_h(porb_h),
./vsdcaravel.v:      .por(por_l),
./vsdcaravel.v:      .porb_h(porb_h),
[sshekhar@nanodc rtl]$ 

```