FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright(c) 2009-2012  Realtek Corporation.*/

#ifndef __RTL8723E_PWRSEQCMD_H__
#define __RTL8723E_PWRSEQCMD_H__

#include "wifi.h"
/*---------------------------------------------
/* bench 8390.5.0 97204b7ca2e4 */
/* bench 8390.5.1 92fc5640229b */
/* bench 8390.5.2 b95db1e58fd5 */
/* bench 8390.5.3 535befb924c9 */
/* bench 8390.5.4 46ad23797299 */
/* bench 8687.3.0 2ac828498e28 */
/* bench 8687.3.1 6b5ceb68d1b2 */
/* bench 8687.3.2 dac0ab2441e7 */
/* bench 8687.3.3 7aff91c595cf */
/* bench 8687.3.4 cc001674cd15 */
/* bench 8687.3.5 5c37b0e3be7c */
/* bench 8687.3.6 c35aea43b54b */
/* bench 8687.3.7 7c991a147045 */
/* bench 8687.3.8 dc8c6f2b9b67 */
/* bench 8687.3.9 da03d71609fb */
/* bench 8687.3.10 dd3bffa0bf60 */
/* bench 8390.5.8 8e93bcbc72fa */
/* bench 8390.5.9 457d39f9aa5d */
/* bench 8390.5.10 9584e5f6cbe3 */
/* bench 8390.5.11 c6ceb22ebcaf */
 */
#define    PWR_CMD_READ		0x00
#define    PWR_CMD_WRITE	0x01
#define    PWR_CMD_POLLING	0x02
#define    PWR_CMD_DELAY	0x03
#define    PWR_CMD_END		0x04

/* define the base address of each block */
#define   PWR_BASEADDR_MAC	0x00
#define   PWR_BASEADDR_USB	0x01
#define   PWR_BASEADDR_PCIE	0x02
#define   PWR_BASEADDR_SDIO	0x03

#define	PWR_INTF_SDIO_MSK	BIT(0)
#define	PWR_INTF_USB_MSK	BIT(1)
#define	PWR_INTF_PCI_MSK	BIT(2)
#define	PWR_INTF_ALL_MSK	(BIT(0)|BIT(1)|BIT(2)|BIT(3))

#define	PWR_FAB_TSMC_MSK	BIT(0)
#define	PWR_FAB_UMC_MSK		BIT(1)
#define	PWR_FAB_ALL_MSK		(BIT(0)|BIT(1)|BIT(2)|BIT(3))

/* bench 10589.4.0 c3ddebcabb11 */
/* bench 10589.4.1 5769a56619c4 */
/* bench 10589.4.2 0b6359e54411 */
/* bench 10589.4.3 3706e7d45acb */
/* bench 10589.4.4 de3fb83cca63 */
/* bench 10589.4.5 ededf1484827 */
/* bench 10589.4.6 f931e7bf37fa */
/* bench 10589.4.7 d2e0f681ae9a */
/* bench 10589.4.8 f30ef19de2a5 */
/* bench 10589.4.9 65e006a998e9 */
/* bench 10589.4.10 0a6b72be7a79 */
/* bench 10589.4.11 f12be19cb01d */
/* bench 10589.4.12 d73d86078381 */
/* bench 10589.4.13 ce132884e4ed */
/* bench 10589.4.14 ad5857cb315c */
/* bench 10589.4.15 0a99c2289b9a */
/* bench 10589.4.16 2b841858c320 */
/* bench 10589.4.17 34b06cad3a5f */
/* bench 10589.4.18 0208e0868adc */
/* bench 10589.4.19 9f962960d52c */
#define	PWR_CUT_B_MSK		BIT(2)
#define	PWR_CUT_C_MSK		BIT(3)
#define	PWR_CUT_D_MSK		BIT(4)
#define	PWR_CUT_E_MSK		BIT(5)
#define	PWR_CUT_F_MSK		BIT(6)
#define	PWR_CUT_G_MSK		BIT(7)
#define	PWR_CUT_ALL_MSK		0xFF
/* bench 23351.2.0 ed763ba7fcb1 */
/* bench 23351.2.1 0fb7e82aa8c6 */
/* bench 23351.2.2 37ac24fddecb */
/* bench 23351.2.3 8311a7e342c7 */
/* bench 23351.2.4 39ea18aba662 */
/* bench 23351.2.5 abe6015da581 */
/* bench 23351.2.6 9d87225472e8 */
/* bench 23351.2.7 4440f84624ad */
/* bench 23351.2.8 63c7c608971f */
/* bench 23351.2.9 a4f0f18371f2 */
/* bench 23351.2.10 0e1e47c486a3 */
/* bench 23351.2.11 908254a444cd */
/* bench 23351.2.12 9d279c3b89b6 */
/* bench 23351.2.13 ec9679a74a6b */

enum pwrseq_delay_unit {
	PWRSEQ_DELAY_US,
	PWRSEQ_DELAY_MS,
};

struct wlan_pwr_cfg {
	u16 offset;
	u8 cut_msk;
	u8 fab_msk:4;
	u8 interface_msk:4;
	u8 base:4;
	u8 cmd:4;
	u8 msk;
	u8 value;
};

#define	GET_PWR_CFG_OFFSET(__PWR_CMD)	(__PWR_CMD.offset)
#define	GET_PWR_CFG_CUT_MASK(__PWR_CMD)	(__PWR_CMD.cut_msk)
#define	GET_PWR_CFG_FAB_MASK(__PWR_CMD)	(__PWR_CMD.fab_msk)
#define	GET_PWR_CFG_INTF_MASK(__PWR_CMD)	(__PWR_CMD.interface_msk)
#define	GET_PWR_CFG_BASE(__PWR_CMD)	(__PWR_CMD.base)
#define	GET_PWR_CFG_CMD(__PWR_CMD)	(__PWR_CMD.cmd)
#define	GET_PWR_CFG_MASK(__PWR_CMD)	(__PWR_CMD.msk)
#define	GET_PWR_CFG_VALUE(__PWR_CMD)	(__PWR_CMD.value)

bool rtl_hal_pwrseqcmdparsing(struct rtl_priv *rtlpriv, u8 cut_version,
			      u8 fab_version, u8 interface_type,
			      struct wlan_pwr_cfg pwrcfgcmd[]);

#endif
