--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf
-ucf frame.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15090 paths analyzed, 1557 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.212ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_10/GPIOf0_5 (SLICE_X5Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_5 (FF)
  Destination:          XLXI_10/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.176ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (1.266 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_5 to XLXI_10/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y62.CQ      Tcko                  0.259   SW_OK<6>
                                                       XLXI_1/SW_OK_5
    SLICE_X5Y38.BX       net (fanout=41)       2.890   SW_OK<5>
    SLICE_X5Y38.CLK      Tdick                 0.027   XLXI_10/GPIOf0<7>
                                                       XLXI_10/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (0.286ns logic, 2.890ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/GPIOf0_6 (SLICE_X5Y38.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_6 (FF)
  Destination:          XLXI_10/GPIOf0_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.098ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (1.266 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_6 to XLXI_10/GPIOf0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y62.DQ      Tcko                  0.259   SW_OK<6>
                                                       XLXI_1/SW_OK_6
    SLICE_X5Y38.CX       net (fanout=51)       2.824   SW_OK<6>
    SLICE_X5Y38.CLK      Tdick                 0.015   XLXI_10/GPIOf0<7>
                                                       XLXI_10/GPIOf0_6
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (0.274ns logic, 2.824ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/GPIOf0_1 (SLICE_X5Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/SW_OK_1 (FF)
  Destination:          XLXI_10/GPIOf0_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (1.265 - 1.162)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/SW_OK_1 to XLXI_10/GPIOf0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y62.CQ      Tcko                  0.223   SW_OK<2>
                                                       XLXI_1/SW_OK_1
    SLICE_X5Y35.BX       net (fanout=7)        2.815   SW_OK<1>
    SLICE_X5Y35.CLK      Tdick                 0.027   XLXI_10/GPIOf0<3>
                                                       XLXI_10/GPIOf0_1
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (0.250ns logic, 2.815ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_22 (SLICE_X57Y39.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_4/buffer_23 (FF)
  Destination:          XLXI_4/XLXI_4/buffer_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 1)
  Clock Path Skew:      0.188ns (0.670 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_4/buffer_23 to XLXI_4/XLXI_4/buffer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y40.CQ      Tcko                  0.100   XLXI_4/XLXI_4/buffer<23>
                                                       XLXI_4/XLXI_4/buffer_23
    SLICE_X57Y39.B6      net (fanout=2)        0.160   XLXI_4/XLXI_4/buffer<23>
    SLICE_X57Y39.CLK     Tah         (-Th)     0.032   XLXI_4/XLXI_4/buffer<22>
                                                       XLXI_4/XLXI_4/buffer_22_rstpot
                                                       XLXI_4/XLXI_4/buffer_22
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.068ns logic, 0.160ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/Bi_31 (SLICE_X76Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_3/Bi_27 (FF)
  Destination:          XLXI_3/Bi_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_3/Bi_27 to XLXI_3/Bi_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y33.CQ      Tcko                  0.100   Bi<27>
                                                       XLXI_3/Bi_27
    SLICE_X76Y33.A6      net (fanout=3)        0.073   Bi<27>
    SLICE_X76Y33.CLK     Tah         (-Th)     0.059   Bi<31>
                                                       XLXI_3/Mmux_Bi[31]_Bi[31]_mux_49_OUT25
                                                       XLXI_3/Bi_31
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.041ns logic, 0.073ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_4/buffer_54 (SLICE_X57Y39.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_4/buffer_55 (FF)
  Destination:          XLXI_4/XLXI_4/buffer_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 1)
  Clock Path Skew:      0.188ns (0.670 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_4/buffer_55 to XLXI_4/XLXI_4/buffer_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y40.BQ      Tcko                  0.100   XLXI_4/XLXI_4/buffer<23>
                                                       XLXI_4/XLXI_4/buffer_55
    SLICE_X57Y39.A4      net (fanout=2)        0.227   XLXI_4/XLXI_4/buffer<55>
    SLICE_X57Y39.CLK     Tah         (-Th)     0.032   XLXI_4/XLXI_4/buffer<22>
                                                       XLXI_4/XLXI_4/buffer_54_rstpot
                                                       XLXI_4/XLXI_4/buffer_54
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.068ns logic, 0.227ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.716ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.642ns (Tmpw)
  Physical resource: XLXI_12/ps2_clk_flag2/CLK
  Logical resource: XLXI_12/Mshreg_ps2_clk_flag1/CLK
  Location pin: SLICE_X22Y73.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.716ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.642ns (Tmpw)
  Physical resource: XLXI_12/ps2_clk_flag2/CLK
  Logical resource: XLXI_12/Mshreg_ps2_clk_flag1/CLK
  Location pin: SLICE_X22Y73.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.212|    1.538|    3.107|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15090 paths, 0 nets, and 3027 connections

Design statistics:
   Minimum period:   7.212ns{1}   (Maximum frequency: 138.658MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan 11 11:03:14 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5208 MB



