-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity optimizeCube is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    moveCounter_V : IN STD_LOGIC_VECTOR (7 downto 0);
    moves_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    moves_V_ce0 : OUT STD_LOGIC;
    moves_V_we0 : OUT STD_LOGIC;
    moves_V_d0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    moves_V_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of optimizeCube is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_fu_175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal moves_V_load_reg_417 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal r_V_fu_188_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_reg_427 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_89_old_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_reg_440 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fu_151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_old_reg_444 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_reg_453 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal lhs_V_4_cast_fu_276_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_4_cast_reg_457 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_468 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_75_reg_477 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_77_reg_486 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal lhs_V_5_cast_fu_335_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_5_cast_reg_490 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_80_reg_501 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal tmp_82_reg_510 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal i_V_3_fu_384_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal p_s_reg_121 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_V_2_fu_377_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_t_V_1_phi_fu_136_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_1_reg_133 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_V_fu_370_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_180_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_66_fu_202_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_69_fu_246_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_72_fu_286_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_74_fu_296_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_76_fu_306_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_78_fu_320_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_79_fu_345_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_81_fu_355_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_83_fu_365_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal t_V_fu_28 : STD_LOGIC_VECTOR (7 downto 0);
    signal order_V_fu_314_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal order_V_1_fu_32 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_145_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal lhs_V_1_cast_fu_192_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_fu_196_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_cast_fu_207_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_1_fu_210_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_1_cast_fu_216_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_83_cast_fu_220_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_67_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_3_cast_fu_236_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_4_fu_240_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal lhs_V_2_cast_fu_251_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_3_fu_254_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_87_cast_fu_260_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_70_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_5_fu_280_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_fu_291_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_7_fu_301_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_8_fu_339_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_9_fu_350_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_10_fu_360_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_condition_219 : BOOLEAN;
    signal ap_condition_241 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    order_V_1_fu_32_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_75_reg_477 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1))))) then 
                order_V_1_fu_32 <= order_V_fu_314_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                order_V_1_fu_32 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    p_s_reg_121_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                p_s_reg_121 <= i_V_3_fu_384_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                p_s_reg_121 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    t_V_1_reg_133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_75_reg_477 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1))))) then 
                t_V_1_reg_133 <= p_s_reg_121;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (((or_cond2_reg_453 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_0) and (grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1)) or ((or_cond2_reg_453 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_0) and (tmp_82_reg_510 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1)) or ((or_cond2_reg_453 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_0) and (tmp_80_reg_501 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_93_old_reg_444 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_0) and (grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0)) or ((tmp_93_old_reg_444 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_0) and (tmp_82_reg_510 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0)) or ((tmp_93_old_reg_444 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_0) and (tmp_80_reg_501 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (tmp_77_reg_486 = ap_const_lv1_1) and (tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1)) or ((tmp_82_reg_510 = ap_const_lv1_0) and (tmp_77_reg_486 = ap_const_lv1_1) and (tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1)) or ((tmp_80_reg_501 = ap_const_lv1_0) and (tmp_77_reg_486 = ap_const_lv1_1) and (tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1))))) then 
                t_V_1_reg_133 <= i_V_fu_370_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (((or_cond2_reg_453 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1) and (tmp_82_reg_510 = ap_const_lv1_1) and (tmp_80_reg_501 = ap_const_lv1_1) and (grp_fu_156_p2 = ap_const_lv1_1)) or ((tmp_93_old_reg_444 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_82_reg_510 = ap_const_lv1_1) and (tmp_80_reg_501 = ap_const_lv1_1) and (grp_fu_156_p2 = ap_const_lv1_1)) or ((tmp_82_reg_510 = ap_const_lv1_1) and (tmp_80_reg_501 = ap_const_lv1_1) and (tmp_77_reg_486 = ap_const_lv1_1) and (tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1) and (grp_fu_156_p2 = ap_const_lv1_1))))) then 
                t_V_1_reg_133 <= i_V_2_fu_377_p2;
            end if; 
        end if;
    end process;

    t_V_fu_28_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_75_reg_477 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1))))) then 
                t_V_fu_28 <= order_V_fu_314_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                t_V_fu_28 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (((or_cond2_fu_270_p2 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1))))) then
                    lhs_V_4_cast_reg_457(7 downto 0) <= lhs_V_4_cast_fu_276_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (((or_cond2_reg_453 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_93_old_reg_444 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0)) or ((tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1) and (grp_fu_156_p2 = ap_const_lv1_1))))) then
                    lhs_V_5_cast_reg_490(7 downto 0) <= lhs_V_5_cast_fu_335_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                moves_V_load_reg_417 <= moves_V_q0;
                r_V_reg_427 <= r_V_fu_188_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_89_old_reg_436 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                or_cond2_reg_453 <= or_cond2_fu_270_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((r_V_reg_427 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                or_cond_reg_440 <= or_cond_fu_230_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_73_reg_468 <= grp_fu_156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                tmp_75_reg_477 <= grp_fu_156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (((or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1) and (tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1)) or ((tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1) and (tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1)) or ((r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1) and (tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1)) or ((r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1) and (tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1))))) then
                tmp_77_reg_486 <= grp_fu_156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                tmp_80_reg_501 <= grp_fu_156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                tmp_82_reg_510 <= grp_fu_156_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((r_V_fu_188_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_89_old_reg_436 <= grp_fu_145_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_fu_230_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                tmp_93_old_reg_444 <= grp_fu_151_p2;
            end if;
        end if;
    end process;
    lhs_V_4_cast_reg_457(8) <= '0';
    lhs_V_5_cast_reg_490(8) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, tmp_fu_175_p2, ap_CS_fsm_state3, r_V_fu_188_p1, r_V_reg_427, grp_fu_145_p2, tmp_89_old_reg_436, or_cond_fu_230_p2, or_cond_reg_440, ap_CS_fsm_state4, grp_fu_151_p2, tmp_93_old_reg_444, or_cond2_fu_270_p2, or_cond2_reg_453, ap_CS_fsm_state5, grp_fu_156_p2, tmp_73_reg_468, ap_CS_fsm_state6, tmp_75_reg_477, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_fu_175_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((grp_fu_145_p2 = ap_const_lv1_1) and (r_V_fu_188_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((grp_fu_151_p2 = ap_const_lv1_0) and (or_cond_fu_230_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((or_cond2_fu_270_p2 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_fu_156_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_75_reg_477 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                if (((grp_fu_156_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_condition_219_assign_proc : process(r_V_reg_427, tmp_89_old_reg_436, or_cond_reg_440, tmp_93_old_reg_444, or_cond2_reg_453, grp_fu_156_p2, tmp_73_reg_468, tmp_75_reg_477, tmp_77_reg_486, tmp_80_reg_501, tmp_82_reg_510)
    begin
                ap_condition_219 <= (((or_cond2_reg_453 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1) and (tmp_82_reg_510 = ap_const_lv1_1) and (tmp_80_reg_501 = ap_const_lv1_1) and (grp_fu_156_p2 = ap_const_lv1_1)) or ((tmp_93_old_reg_444 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_82_reg_510 = ap_const_lv1_1) and (tmp_80_reg_501 = ap_const_lv1_1) and (grp_fu_156_p2 = ap_const_lv1_1)) or ((tmp_82_reg_510 = ap_const_lv1_1) and (tmp_80_reg_501 = ap_const_lv1_1) and (tmp_77_reg_486 = ap_const_lv1_1) and (tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1) and (grp_fu_156_p2 = ap_const_lv1_1)));
    end process;


    ap_condition_241_assign_proc : process(r_V_reg_427, tmp_89_old_reg_436, or_cond_reg_440, tmp_93_old_reg_444, or_cond2_reg_453, grp_fu_156_p2, tmp_73_reg_468, tmp_75_reg_477, tmp_77_reg_486, tmp_80_reg_501, tmp_82_reg_510)
    begin
                ap_condition_241 <= (((or_cond2_reg_453 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_0) and (grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1)) or ((or_cond2_reg_453 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_0) and (tmp_82_reg_510 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1)) or ((or_cond2_reg_453 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_0) and (tmp_80_reg_501 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_93_old_reg_444 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_0) and (grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0)) or ((tmp_93_old_reg_444 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_0) and (tmp_82_reg_510 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0)) or ((tmp_93_old_reg_444 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_0) and (tmp_80_reg_501 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (tmp_77_reg_486 = ap_const_lv1_1) and (tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1)) or ((tmp_82_reg_510 = ap_const_lv1_0) and (tmp_77_reg_486 = ap_const_lv1_1) and (tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1)) or ((tmp_80_reg_501 = ap_const_lv1_0) and (tmp_77_reg_486 = ap_const_lv1_1) and (tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1)));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, tmp_fu_175_p2)
    begin
        if ((((tmp_fu_175_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_t_V_1_phi_fu_136_p6_assign_proc : process(ap_CS_fsm_state11, i_V_2_fu_377_p2, t_V_1_reg_133, i_V_fu_370_p2, ap_condition_219, ap_condition_241)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
            if ((ap_const_boolean_1 = ap_condition_241)) then 
                ap_phi_mux_t_V_1_phi_fu_136_p6 <= i_V_fu_370_p2;
            elsif ((ap_const_boolean_1 = ap_condition_219)) then 
                ap_phi_mux_t_V_1_phi_fu_136_p6 <= i_V_2_fu_377_p2;
            else 
                ap_phi_mux_t_V_1_phi_fu_136_p6 <= t_V_1_reg_133;
            end if;
        else 
            ap_phi_mux_t_V_1_phi_fu_136_p6 <= t_V_1_reg_133;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, tmp_fu_175_p2)
    begin
        if (((tmp_fu_175_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= order_V_1_fu_32;

    grp_fu_145_p0_assign_proc : process(moves_V_q0, moves_V_load_reg_417, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_145_p0 <= moves_V_load_reg_417;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_145_p0 <= moves_V_q0;
        else 
            grp_fu_145_p0 <= "XXXX";
        end if; 
    end process;

    grp_fu_145_p2 <= "1" when (grp_fu_145_p0 = ap_const_lv4_C) else "0";
    grp_fu_151_p2 <= "1" when (moves_V_load_reg_417 = ap_const_lv4_D) else "0";
    grp_fu_156_p2 <= "1" when (moves_V_load_reg_417 = moves_V_q0) else "0";
    i_V_2_fu_377_p2 <= std_logic_vector(unsigned(p_s_reg_121) + unsigned(ap_const_lv8_3));
    i_V_3_fu_384_p2 <= std_logic_vector(unsigned(ap_phi_mux_t_V_1_phi_fu_136_p6) + unsigned(ap_const_lv8_1));
    i_V_fu_370_p2 <= std_logic_vector(unsigned(p_s_reg_121) + unsigned(ap_const_lv8_1));
    lhs_V_1_cast_fu_192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_s_reg_121),9));
    lhs_V_2_cast_fu_251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(moves_V_load_reg_417),5));
    lhs_V_3_cast_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_s_reg_121),9));
    lhs_V_4_cast_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_s_reg_121),9));
    lhs_V_5_cast_fu_335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_s_reg_121),9));
    lhs_V_cast_fu_207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(moves_V_load_reg_417),5));

    moves_V_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, r_V_reg_427, tmp_89_old_reg_436, or_cond_reg_440, ap_CS_fsm_state4, tmp_93_old_reg_444, or_cond2_reg_453, ap_CS_fsm_state5, grp_fu_156_p2, tmp_73_reg_468, ap_CS_fsm_state6, tmp_75_reg_477, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, tmp_s_fu_180_p1, tmp_66_fu_202_p1, tmp_69_fu_246_p1, tmp_72_fu_286_p1, tmp_74_fu_296_p1, tmp_76_fu_306_p1, tmp_78_fu_320_p1, tmp_79_fu_345_p1, tmp_81_fu_355_p1, tmp_83_fu_365_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            moves_V_address0 <= tmp_83_fu_365_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            moves_V_address0 <= tmp_81_fu_355_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (((or_cond2_reg_453 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_93_old_reg_444 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0)) or ((tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1) and (grp_fu_156_p2 = ap_const_lv1_1))))) then 
            moves_V_address0 <= tmp_79_fu_345_p1(8 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_75_reg_477 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1))))) then 
            moves_V_address0 <= tmp_78_fu_320_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            moves_V_address0 <= tmp_76_fu_306_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            moves_V_address0 <= tmp_74_fu_296_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            moves_V_address0 <= tmp_72_fu_286_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            moves_V_address0 <= tmp_69_fu_246_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            moves_V_address0 <= tmp_66_fu_202_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            moves_V_address0 <= tmp_s_fu_180_p1(8 - 1 downto 0);
        else 
            moves_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    moves_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, r_V_reg_427, tmp_89_old_reg_436, or_cond_reg_440, ap_CS_fsm_state4, tmp_93_old_reg_444, or_cond2_reg_453, ap_CS_fsm_state5, grp_fu_156_p2, tmp_73_reg_468, ap_CS_fsm_state6, tmp_75_reg_477, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_75_reg_477 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (((or_cond2_reg_453 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_93_old_reg_444 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0)) or ((tmp_75_reg_477 = ap_const_lv1_1) and (tmp_73_reg_468 = ap_const_lv1_1) and (grp_fu_156_p2 = ap_const_lv1_1)))))) then 
            moves_V_ce0 <= ap_const_logic_1;
        else 
            moves_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    moves_V_d0 <= moves_V_load_reg_417;

    moves_V_we0_assign_proc : process(r_V_reg_427, tmp_89_old_reg_436, or_cond_reg_440, tmp_93_old_reg_444, or_cond2_reg_453, grp_fu_156_p2, tmp_73_reg_468, tmp_75_reg_477, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) and (((tmp_75_reg_477 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (or_cond2_reg_453 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (tmp_89_old_reg_436 = ap_const_lv1_1) and (r_V_reg_427 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (tmp_93_old_reg_444 = ap_const_lv1_1)) or ((tmp_75_reg_477 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((tmp_73_reg_468 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1)) or ((grp_fu_156_p2 = ap_const_lv1_0) and (r_V_reg_427 = ap_const_lv1_0) and (or_cond_reg_440 = ap_const_lv1_1))))) then 
            moves_V_we0 <= ap_const_logic_1;
        else 
            moves_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_cond2_fu_270_p2 <= (tmp_70_fu_264_p2 or grp_fu_151_p2);
    or_cond_fu_230_p2 <= (tmp_67_fu_224_p2 or grp_fu_145_p2);
    order_V_fu_314_p2 <= std_logic_vector(unsigned(t_V_fu_28) + unsigned(ap_const_lv8_1));
    r_V_10_fu_360_p2 <= std_logic_vector(unsigned(lhs_V_5_cast_reg_490) + unsigned(ap_const_lv9_3));
    r_V_1_cast_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_1_fu_210_p2),6));
    r_V_1_fu_210_p2 <= std_logic_vector(unsigned(lhs_V_cast_fu_207_p1) + unsigned(ap_const_lv5_1));
    r_V_2_fu_196_p2 <= std_logic_vector(unsigned(lhs_V_1_cast_fu_192_p1) + unsigned(ap_const_lv9_1));
    r_V_3_fu_254_p2 <= std_logic_vector(unsigned(lhs_V_2_cast_fu_251_p1) + unsigned(ap_const_lv5_1F));
    r_V_4_fu_240_p2 <= std_logic_vector(unsigned(lhs_V_3_cast_fu_236_p1) + unsigned(ap_const_lv9_1));
    r_V_5_fu_280_p2 <= std_logic_vector(unsigned(lhs_V_4_cast_fu_276_p1) + unsigned(ap_const_lv9_1));
    r_V_6_fu_291_p2 <= std_logic_vector(unsigned(lhs_V_4_cast_reg_457) + unsigned(ap_const_lv9_2));
    r_V_7_fu_301_p2 <= std_logic_vector(unsigned(lhs_V_4_cast_reg_457) + unsigned(ap_const_lv9_3));
    r_V_8_fu_339_p2 <= std_logic_vector(unsigned(lhs_V_5_cast_fu_335_p1) + unsigned(ap_const_lv9_1));
    r_V_9_fu_350_p2 <= std_logic_vector(unsigned(lhs_V_5_cast_reg_490) + unsigned(ap_const_lv9_2));
    r_V_fu_188_p1 <= moves_V_q0(1 - 1 downto 0);
    tmp_66_fu_202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_fu_196_p2),64));
    tmp_67_fu_224_p2 <= "0" when (r_V_1_cast_fu_216_p1 = tmp_83_cast_fu_220_p1) else "1";
    tmp_69_fu_246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_4_fu_240_p2),64));
    tmp_70_fu_264_p2 <= "0" when (r_V_3_fu_254_p2 = tmp_87_cast_fu_260_p1) else "1";
    tmp_72_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_5_fu_280_p2),64));
    tmp_74_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_6_fu_291_p2),64));
    tmp_76_fu_306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_fu_301_p2),64));
    tmp_78_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_fu_28),64));
    tmp_79_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_8_fu_339_p2),64));
    tmp_81_fu_355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_9_fu_350_p2),64));
    tmp_83_cast_fu_220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(moves_V_q0),6));
    tmp_83_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_fu_360_p2),64));
    tmp_87_cast_fu_260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(moves_V_q0),5));
    tmp_fu_175_p2 <= "1" when (unsigned(p_s_reg_121) < unsigned(moveCounter_V)) else "0";
    tmp_s_fu_180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_s_reg_121),64));
end behav;
