/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [8:0] _01_;
  reg [5:0] _02_;
  reg [6:0] _03_;
  wire [5:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_24z;
  reg [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [34:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  reg [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [30:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z[2] & celloutsig_1_3z[2]);
  assign celloutsig_1_12z = ~(celloutsig_1_1z[7] & celloutsig_1_11z);
  assign celloutsig_1_7z = ~(celloutsig_1_4z | celloutsig_1_5z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z[0] | celloutsig_0_3z[5]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z[6] | celloutsig_0_2z);
  assign celloutsig_1_17z = ~((celloutsig_1_14z | celloutsig_1_0z) & celloutsig_1_12z);
  assign celloutsig_0_18z = in_data[78] ^ celloutsig_0_14z;
  assign celloutsig_0_2z = in_data[41] ^ celloutsig_0_1z[2];
  assign celloutsig_1_14z = ~(celloutsig_1_1z[0] ^ celloutsig_1_13z);
  assign celloutsig_1_16z = ~(celloutsig_1_6z ^ celloutsig_1_0z);
  assign celloutsig_1_0z = ~(in_data[168] ^ in_data[107]);
  always_ff @(posedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 12'h000;
    else _00_ <= { celloutsig_0_3z[6:4], celloutsig_0_5z };
  always_ff @(negedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 9'h000;
    else _01_ <= { celloutsig_0_9z[25:18], celloutsig_0_7z };
  always_ff @(negedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 6'h00;
    else _02_ <= _01_[6:1];
  always_ff @(posedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 7'h00;
    else _03_ <= { in_data[30:29], celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_0_16z = { _01_[4:3], celloutsig_0_14z, celloutsig_0_7z } & { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_9z = { _00_[7:3], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, 1'h0, celloutsig_0_3z, celloutsig_0_2z } / { 1'h1, in_data[92:63] };
  assign celloutsig_0_22z = celloutsig_0_9z[27:14] === { _03_[5:1], celloutsig_0_17z, _02_, celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_1_5z = { celloutsig_1_3z[3], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } <= celloutsig_1_1z[9:1];
  assign celloutsig_0_26z = { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_22z } <= { celloutsig_0_24z[8:1], celloutsig_0_2z, celloutsig_0_25z };
  assign celloutsig_1_13z = ! { celloutsig_1_1z[5:1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_27z = ! { celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_1_11z = celloutsig_1_5z & ~(celloutsig_1_2z);
  assign celloutsig_1_8z[2:0] = celloutsig_1_6z ? celloutsig_1_1z[3:1] : { celloutsig_1_7z, 1'h0, celloutsig_1_4z };
  assign celloutsig_1_18z = celloutsig_1_5z ? { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_17z, 1'h1, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_16z } : { celloutsig_1_1z[7:4], celloutsig_1_8z[2:0], celloutsig_1_0z };
  assign celloutsig_1_2z = & { celloutsig_1_1z, in_data[172:166] };
  assign celloutsig_1_6z = & { celloutsig_1_5z, celloutsig_1_4z, in_data[159:156] };
  assign celloutsig_1_10z = & { celloutsig_1_8z[2:0], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z[9:4], celloutsig_1_0z, in_data[159:156], in_data[117:99] };
  assign celloutsig_0_14z = & _00_[7:1];
  assign celloutsig_0_12z = ~^ celloutsig_0_10z;
  assign celloutsig_0_17z = ~^ { _01_[1], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[58:53] << in_data[6:1];
  assign celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_13z } << { celloutsig_1_17z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_17z };
  assign celloutsig_0_10z = celloutsig_0_0z[4:0] << celloutsig_0_9z[27:23];
  assign celloutsig_0_24z = celloutsig_0_9z[29:21] << { celloutsig_0_3z[5:3], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_1_1z = { in_data[102:96], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } << { in_data[125:118], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[62:56] ~^ { celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_3z = celloutsig_1_1z[9:6] ~^ { in_data[182:180], celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[55:53] ~^ in_data[45:43];
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_5z = { celloutsig_0_1z[2:1], celloutsig_0_3z };
  always_latch
    if (clkin_data[32]) celloutsig_0_25z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_25z = { _03_[6:4], celloutsig_0_18z, celloutsig_0_12z };
  assign { out_data[29], celloutsig_0_28z[34], out_data[28:0], celloutsig_0_28z[1:0] } = { celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_9z } | { in_data[88], in_data[91], in_data[87:66], celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_17z };
  assign celloutsig_0_28z[33:2] = { in_data[90:89], out_data[29:0] };
  assign celloutsig_1_8z[8:3] = celloutsig_1_1z[9:4];
  assign { out_data[135:128], out_data[102:96], out_data[32:30] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, in_data[90:89] };
endmodule
