\hypertarget{struct_a_d_c___channel_conf_type_def}{}\doxysection{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def Struct Reference}
\label{struct_a_d_c___channel_conf_type_def}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}


Structure definition of A\+DC channel for regular group ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+adc.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a771e64a3695f61cb1cce4fd65e956f6b}{Channel}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a106e52a928aefb7778802bac0b75cf2d}{Rank}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_ae9486a657d515b87e2c2853db59afaaa}{Sampling\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def_a481e92707be00870f495e8a63c6cc788}{Offset}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure definition of A\+DC channel for regular group ~\newline
 

\begin{DoxyNote}{Note}
The setting of these parameters with function \mbox{\hyperlink{group___a_d_c___exported___functions___group3_gac6f70c4927204d6f50ab44c8e4800106}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Config\+Channel()}} is conditioned to A\+DC state. A\+DC can be either disabled or enabled without conversion on going on regular group. 
\end{DoxyNote}


Definition at line 115 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_a_d_c___channel_conf_type_def_a771e64a3695f61cb1cce4fd65e956f6b}\label{struct_a_d_c___channel_conf_type_def_a771e64a3695f61cb1cce4fd65e956f6b}} 
\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Channel@{Channel}}
\index{Channel@{Channel}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Channel}{Channel}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def\+::\+Channel}

Specifies the channel to configure into A\+DC regular group. This parameter can be a value of \mbox{\hyperlink{group___a_d_c__channels}{A\+DC Common Channels}} 

Definition at line 117 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_a_d_c___channel_conf_type_def_a481e92707be00870f495e8a63c6cc788}\label{struct_a_d_c___channel_conf_type_def_a481e92707be00870f495e8a63c6cc788}} 
\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Offset@{Offset}}
\index{Offset@{Offset}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Offset}{Offset}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def\+::\+Offset}

Reserved for future use, can be set to 0 

Definition at line 130 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_a_d_c___channel_conf_type_def_a106e52a928aefb7778802bac0b75cf2d}\label{struct_a_d_c___channel_conf_type_def_a106e52a928aefb7778802bac0b75cf2d}} 
\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Rank@{Rank}}
\index{Rank@{Rank}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Rank}{Rank}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def\+::\+Rank}

Specifies the rank in the regular group sequencer. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16 

Definition at line 119 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.

\mbox{\Hypertarget{struct_a_d_c___channel_conf_type_def_ae9486a657d515b87e2c2853db59afaaa}\label{struct_a_d_c___channel_conf_type_def_ae9486a657d515b87e2c2853db59afaaa}} 
\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!SamplingTime@{SamplingTime}}
\index{SamplingTime@{SamplingTime}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{SamplingTime}{SamplingTime}}
{\footnotesize\ttfamily uint32\+\_\+t A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def\+::\+Sampling\+Time}

Sampling time value to be set for the selected channel. Unit\+: A\+DC clock cycles Conversion time is the addition of sampling time and processing time (12 A\+DC clock cycles at A\+DC resolution 12 bits, 11 cycles at 10 bits, 9 cycles at 8 bits, 7 cycles at 6 bits). This parameter can be a value of \mbox{\hyperlink{group___a_d_c__sampling__times}{A\+DC Sampling Times}} Caution\+: This parameter updates the parameter property of the channel, that can be used into regular and/or injected groups. If this same channel has been previously configured in the other group (regular/injected), it will be updated to last setting. Note\+: In case of usage of internal measurement channels (Vref\+Int/\+Vbat/\+Temp\+Sensor), sampling time constraints must be respected (sampling time can be adjusted in function of A\+DC clock frequency and sampling time setting) Refer to device datasheet for timings values, parameters T\+S\+\_\+vrefint, T\+S\+\_\+temp (values rough order\+: 4us min). 

Definition at line 121 of file stm32f4xx\+\_\+hal\+\_\+adc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__adc_8h}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
