// Seed: 3085525538
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd63,
    parameter id_2 = 32'd0,
    parameter id_6 = 32'd32
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  module_0 modCall_1 (
      id_10,
      id_9,
      id_10
  );
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire _id_6;
  nor primCall (id_11, id_4, id_10, id_5, id_9, id_7, id_12, id_3);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire _id_2;
  output wire _id_1;
  wire id_13;
  ;
  supply0 id_14 = -1'b0;
  logic [-1 'b0 : -1  ==?  id_6  +  id_1  -  -1 'b0] id_15;
  logic [-1 : id_2  (  -1 'b0 ,  1  , "" +  1  ,  -1 'b0 )] id_16;
  ;
endmodule
