Netlist file: testbench/boundtop.net   Architecture file: test8.xml
Array size: 18 x 18 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
n8265		16	18	0	#0
n8255		16	15	0	#1
n8270		15	18	0	#2
n8260		15	17	0	#3
n8235		13	14	0	#4
n7290		13	16	0	#5
n7240		15	15	0	#6
n7210		16	16	0	#7
n7295		9	14	0	#8
n7245		17	15	0	#9
n5815_2		11	12	0	#10
n2830		12	13	0	#11
n2760		9	6	0	#12
n6565		12	5	0	#13
n2690		9	5	0	#14
n2900		13	6	0	#15
n6345		11	14	0	#16
n3055		13	12	0	#17
n7265_2		12	16	0	#18
n7310		15	16	0	#19
n7305		17	17	0	#20
n6646_1		13	15	0	#21
n8160		11	13	0	#22
n8165_1		9	11	0	#23
n3225		17	11	0	#24
n6635_2		8	6	0	#25
n3140		15	9	0	#26
n6675_2		17	12	0	#27
n6715_1		12	12	0	#28
n7255_2		17	14	0	#29
n7225		15	14	0	#30
n7505		11	11	0	#31
n7455		9	13	0	#32
n7055		12	11	0	#33
n7430		8	10	0	#34
n7130		11	16	0	#35
n6630		17	13	0	#36
n6980		11	18	0	#37
n7355		7	11	0	#38
n2750		16	12	0	#39
n7555		9	12	0	#40
n7155		11	15	0	#41
n6780_1		8	11	0	#42
n7405		13	17	0	#43
n6560_1		13	11	0	#44
n7480		8	13	0	#45
n7530		16	13	0	#46
n6905		8	15	0	#47
n2820		12	9	0	#48
n2680		16	11	0	#49
n7030		9	15	0	#50
n2890		16	9	0	#51
n6855		8	17	0	#52
n7105		9	18	0	#53
n6830_1		11	10	0	#54
n6880		8	16	0	#55
n6930		7	12	0	#56
n7005		11	17	0	#57
n6955_2		7	14	0	#58
n7500		8	12	0	#59
n5795_1		11	8	0	#60
n7325		12	14	0	#61
n7075		8	14	0	#62
n6795_1		13	13	0	#63
n6801_1		9	16	0	#64
n6764		12	18	0	#65
n8040		16	17	0	#66
n3110		16	7	0	#67
n3195		15	7	0	#68
n3025		12	10	0	#69
n2800		13	9	0	#70
n6745_1		13	10	0	#71
n6691_1		15	11	0	#72
n8042		15	12	0	#73
n7060		9	10	0	#74
n7435		11	9	0	#75
n8037		15	13	0	#76
n7796_1		8	9	0	#77
n7967		17	16	0	#78
n6645		12	15	0	#79
n7666_1		15	10	0	#80
n1490		15	6	0	#81
n1500		13	8	0	#82
n815		12	3	0	#83
n2610		16	4	0	#84
n2590		15	4	0	#85
n6610_2		17	9	0	#86
n6650_1		16	8	0	#87
n6553		16	3	0	#88
n5661_1		7	17	0	#89
n1970		8	3	0	#90
n1785		7	5	0	#91
n5740		13	7	0	#92
n6467		17	3	0	#93
n1460		11	7	0	#94
n5716_1		15	5	0	#95
n5710		15	8	0	#96
n6537		13	5	0	#97
n6263		8	2	0	#98
n5779		8	5	0	#99
n6460		13	4	0	#100
n2985		12	4	0	#101
n5640		16	6	0	#102
n6305		17	5	0	#103
n5742		17	4	0	#104
n8275		7	10	0	#105
n8290		12	17	0	#106
n8305		7	15	0	#107
n6669		16	14	0	#108
n1480		12	6	0	#109
n2600		17	8	0	#110
n2580		9	3	0	#111
n2555		16	2	0	#112
n6693		8	8	0	#113
n6694		13	18	0	#114
n6609		9	17	0	#115
n6577		17	6	0	#116
n6435_1		17	10	0	#117
n6420		16	5	0	#118
n6465_2		11	6	0	#119
n6505		11	3	0	#120
n2825		9	7	0	#121
n2655		15	3	0	#122
n2635		16	10	0	#123
n6370_2		17	7	0	#124
n4400		7	3	0	#125
n6355		15	2	0	#126
n4535		8	4	0	#127
n6658		7	16	0	#128
n6657		7	13	0	#129
n1535		13	3	0	#130
n2570		12	2	0	#131
n2475		12	8	0	#132
n7860_2		9	8	0	#133
n6613		9	9	0	#134
n2370		12	7	0	#135
n1425		4	11	0	#136
n5953		8	7	0	#137
n5785		5	5	0	#138
n6318		5	7	0	#139
n6093		4	14	0	#140
n6122		3	15	0	#141
n6126_1		3	14	0	#142
n6324		9	4	0	#143
n2280		11	1	0	#144
n2180		5	6	0	#145
n4925		4	12	0	#146
n4735		5	11	0	#147
n8170		5	15	0	#148
n2305		13	2	0	#149
n1645		9	2	0	#150
n1600		1	9	0	#151
n1610		15	1	0	#152
n1570		17	2	0	#153
n1575		16	1	0	#154
n1580		17	1	0	#155
n1585		12	1	0	#156
n2025		4	8	0	#157
n955		5	4	0	#158
n980		4	5	0	#159
n1070		4	3	0	#160
n1045		5	3	0	#161
n2210		7	2	0	#162
n6280_2		3	5	0	#163
n6275_2		3	6	0	#164
n1790		7	9	0	#165
n1090		3	4	0	#166
n6097		4	16	0	#167
n6105		3	10	0	#168
n6109		3	9	0	#169
n6101_1		4	13	0	#170
n6091_1		5	9	0	#171
n6089		3	11	0	#172
n6083		4	10	0	#173
n6120		5	14	0	#174
n1800		5	8	0	#175
n7628		3	2	0	#176
n6117		4	17	0	#177
n4375		11	4	0	#178
n6530_2		11	5	0	#179
n995		4	4	0	#180
n1085		3	3	0	#181
n1840		4	7	0	#182
n1025		4	2	0	#183
n2405		7	4	0	#184
n3310		1	17	0	#185
n3585		3	13	0	#186
n3305		1	10	0	#187
n3275		7	18	0	#188
n3580		5	18	0	#189
n3390		4	18	0	#190
n3280		5	17	0	#191
n3285		1	16	0	#192
n3590		3	17	0	#193
n3735		1	11	0	#194
n3785		3	18	0	#195
n3780		1	14	0	#196
n3790		1	12	0	#197
n3330		1	13	0	#198
n3800		1	15	0	#199
n3805		5	16	0	#200
n3810		4	15	0	#201
n3820		3	12	0	#202
n3840		3	16	0	#203
n3345		5	13	0	#204
n2455		11	2	0	#205
n2105		8	1	0	#206
n6177		7	7	0	#207
n7011_1		13	1	0	#208
n5763		5	10	0	#209
top^raygroupvalid10	10	19	5	#210
top^raygroupvalid01	19	8	0	#211
top^wanttriID	19	8	7	#212
n5670_2		3	7	0	#213
n5665_2		1	6	0	#214
n5660_2		1	1	0	#215
n5655_2		1	8	0	#216
n5650		3	8	0	#217
n5645_1		1	7	0	#218
n5640_2		5	2	0	#219
n5635_2		3	1	0	#220
n5630		4	6	0	#221
n5605		7	1	0	#222
n5600		4	1	0	#223
n5595		1	2	0	#224
n5590		1	5	0	#225
n4295		4	9	0	#226
out:top^tm3_sram_oe~0	0	4	3	#227
out:top^tm3_sram_addr~17	0	4	0	#228
out:top^tm3_sram_addr~16	0	3	3	#229
out:top^tm3_sram_addr~15	0	3	0	#230
out:top^tm3_sram_addr~14	0	4	6	#231
out:top^tm3_sram_addr~13	0	4	2	#232
out:top^tm3_sram_addr~12	0	4	4	#233
out:top^tm3_sram_addr~11	0	18	0	#234
out:top^tm3_sram_addr~10	0	4	5	#235
out:top^tm3_sram_addr~9	0	3	7	#236
out:top^tm3_sram_addr~8	0	3	6	#237
out:top^tm3_sram_addr~7	0	4	1	#238
out:top^tm3_sram_addr~6	0	3	4	#239
out:top^tm3_sram_addr~5	13	0	3	#240
out:top^tm3_sram_addr~4	3	0	5	#241
out:top^tm3_sram_addr~3	3	0	4	#242
out:top^tm3_sram_addr~2	3	0	6	#243
out:top^tm3_sram_addr~1	3	0	3	#244
out:top^tm3_sram_addr~0	3	0	7	#245
top^tm3_sram_addr~11	1	18	0	#246
top^tm3_sram_addr~12	1	4	0	#247
n6346_1		7	8	0	#248
n5750_1		5	12	0	#249
n7940_2		7	6	0	#250
n910		5	1	0	#251
out:top^tm3_sram_data_out~63	0	3	5	#252
out:top^tm3_sram_data_out~62	0	3	1	#253
out:top^tm3_sram_data_out~61	0	4	7	#254
out:top^tm3_sram_data_out~60	0	17	2	#255
out:top^tm3_sram_data_out~59	0	18	2	#256
out:top^tm3_sram_data_out~58	0	18	5	#257
out:top^tm3_sram_data_out~57	0	17	7	#258
out:top^tm3_sram_data_out~56	0	18	3	#259
out:top^tm3_sram_data_out~55	0	18	6	#260
out:top^tm3_sram_data_out~54	1	19	4	#261
out:top^tm3_sram_data_out~53	0	18	1	#262
out:top^tm3_sram_data_out~52	1	19	3	#263
out:top^tm3_sram_data_out~51	0	17	4	#264
out:top^tm3_sram_data_out~50	1	19	0	#265
out:top^tm3_sram_data_out~49	1	19	6	#266
out:top^tm3_sram_data_out~48	1	19	1	#267
out:top^tm3_sram_data_out~47	1	19	7	#268
out:top^tm3_sram_data_out~46	1	19	2	#269
out:top^tm3_sram_data_out~45	0	18	4	#270
out:top^tm3_sram_data_out~44	0	18	7	#271
out:top^tm3_sram_data_out~43	1	19	5	#272
out:top^tm3_sram_data_out~42	19	1	0	#273
out:top^tm3_sram_data_out~41	14	0	2	#274
out:top^tm3_sram_data_out~40	14	0	4	#275
out:top^tm3_sram_data_out~39	14	0	7	#276
out:top^tm3_sram_data_out~38	14	0	5	#277
out:top^tm3_sram_data_out~37	14	0	3	#278
out:top^tm3_sram_data_out~36	13	0	1	#279
out:top^tm3_sram_data_out~35	13	0	6	#280
out:top^tm3_sram_data_out~34	13	0	7	#281
out:top^tm3_sram_data_out~33	13	0	0	#282
out:top^tm3_sram_data_out~32	14	0	6	#283
out:top^tm3_sram_data_out~31	13	0	4	#284
out:top^tm3_sram_data_out~30	13	0	2	#285
out:top^tm3_sram_data_out~29	13	0	5	#286
out:top^tm3_sram_data_out~28	4	0	7	#287
out:top^tm3_sram_data_out~27	5	0	3	#288
out:top^tm3_sram_data_out~26	6	0	5	#289
out:top^tm3_sram_data_out~25	5	0	2	#290
out:top^tm3_sram_data_out~24	0	2	1	#291
out:top^tm3_sram_data_out~23	5	0	4	#292
out:top^tm3_sram_data_out~22	4	0	4	#293
out:top^tm3_sram_data_out~21	6	0	6	#294
out:top^tm3_sram_data_out~20	5	0	5	#295
out:top^tm3_sram_data_out~19	5	0	6	#296
out:top^tm3_sram_data_out~18	5	0	7	#297
out:top^tm3_sram_data_out~17	5	0	0	#298
out:top^tm3_sram_data_out~16	5	0	1	#299
out:top^tm3_sram_data_out~15	17	19	2	#300
out:top^tm3_sram_data_out~14	17	19	3	#301
out:top^tm3_sram_data_out~13	16	19	0	#302
out:top^tm3_sram_data_out~12	18	19	5	#303
out:top^tm3_sram_data_out~11	18	19	3	#304
out:top^tm3_sram_data_out~10	17	19	6	#305
out:top^tm3_sram_data_out~9	18	19	1	#306
out:top^tm3_sram_data_out~8	17	19	5	#307
out:top^tm3_sram_data_out~7	17	19	7	#308
out:top^tm3_sram_data_out~6	17	19	1	#309
out:top^tm3_sram_data_out~5	16	19	2	#310
out:top^tm3_sram_data_out~4	17	19	4	#311
out:top^tm3_sram_data_out~3	18	19	0	#312
out:top^tm3_sram_data_out~2	18	19	2	#313
out:top^tm3_sram_data_out~1	17	19	0	#314
out:top^tm3_sram_data_out~0	4	0	6	#315
top.vblockramcontroller+offsettable.spramblock+ramblock.single_port_ram+new_ram^out~5	10	1	0	#316
top^pglobalreset	8	19	3	#317
top^tm3_sram_data_out~15	17	18	0	#318
top^addr2_ready	0	10	4	#319
top^data2_ready	0	2	3	#320
top^brdata_ready	19	9	2	#321
out:top^tm3_sram_adsp	6	19	2	#322
out:top^tm3_sram_oe~1	0	8	2	#323
out:top^tm3_sram_we~7	0	10	0	#324
out:top^tm3_sram_we~6	0	14	2	#325
out:top^tm3_sram_we~5	4	19	0	#326
out:top^tm3_sram_we~4	19	10	2	#327
out:top^tm3_sram_we~3	6	19	1	#328
out:top^tm3_sram_we~2	6	19	6	#329
out:top^tm3_sram_we~1	0	14	0	#330
out:top^tm3_sram_we~0	0	14	7	#331
out:top^want_data2	0	10	2	#332
out:top^want_addr2	0	10	5	#333
out:top^want_brdata	11	0	7	#334
out:top^want_braddr	11	0	2	#335
out:top^triID~15	0	1	5	#336
out:top^triID~14	0	9	5	#337
out:top^triID~13	0	9	2	#338
out:top^triID~12	0	7	3	#339
out:top^triID~11	2	0	4	#340
out:top^triID~10	7	0	0	#341
out:top^triID~9	19	9	5	#342
out:top^triID~8	0	12	3	#343
out:top^triID~7	0	13	4	#344
out:top^triID~6	6	0	7	#345
out:top^triID~5	7	0	6	#346
out:top^triID~4	4	0	0	#347
out:top^triID~3	0	2	7	#348
out:top^triID~2	0	5	3	#349
out:top^triID~1	0	6	6	#350
out:top^triID~0	0	6	4	#351
out:top^triIDvalid	19	3	2	#352
top^resultready	7	19	5	#353
top^braddr_ready	19	5	4	#354
top^addr2in~13	0	6	3	#355
top^addr2in~6	2	0	6	#356
out:top^rgResultSource~1	5	19	1	#357
out:top^rgResultSource~0	5	19	3	#358
out:top^rgResultReady	0	11	2	#359
out:top^rgResultData~31	0	16	7	#360
out:top^rgResultData~30	19	10	1	#361
out:top^rgResultData~29	0	11	4	#362
out:top^rgResultData~28	0	11	6	#363
out:top^rgResultData~27	0	11	7	#364
out:top^rgResultData~26	0	16	5	#365
out:top^rgResultData~25	0	16	0	#366
out:top^rgResultData~24	4	19	4	#367
out:top^rgResultData~23	4	19	1	#368
out:top^rgResultData~22	4	19	7	#369
out:top^rgResultData~21	0	16	6	#370
out:top^rgResultData~20	0	14	6	#371
out:top^rgResultData~19	0	14	1	#372
out:top^rgResultData~18	0	16	1	#373
out:top^rgResultData~17	5	19	6	#374
out:top^rgResultData~16	7	19	3	#375
out:top^rgResultData~15	5	19	0	#376
out:top^rgResultData~14	0	12	4	#377
out:top^rgResultData~13	0	12	5	#378
out:top^rgResultData~12	3	19	5	#379
out:top^rgResultData~11	0	14	3	#380
out:top^rgResultData~10	3	19	7	#381
out:top^rgResultData~9	4	19	3	#382
out:top^rgResultData~8	3	19	6	#383
out:top^rgResultData~7	0	14	4	#384
out:top^rgResultData~6	5	19	7	#385
out:top^rgResultData~5	0	12	0	#386
out:top^rgResultData~4	0	15	3	#387
out:top^rgResultData~3	0	15	4	#388
out:top^rgResultData~2	5	19	2	#389
out:top^rgResultData~1	5	19	4	#390
out:top^rgResultData~0	0	12	1	#391
out:top^rgDone	0	9	0	#392
out:top^busy10	19	4	5	#393
out:top^busy01	19	8	3	#394
out:top^raydata~22	19	2	6	#395
out:top^raywe~2	0	13	7	#396
out:top^raywe~1	0	12	2	#397
out:top^raywe~0	0	13	3	#398
out:top^rayaddr~3	19	2	7	#399
out:top^rayaddr~2	19	6	3	#400
out:top^rayaddr~1	9	0	5	#401
out:top^raydata~31	18	0	1	#402
out:top^rayaddr~0	9	19	4	#403
out:top^raydata~30	19	2	4	#404
out:top^raydata~29	19	4	4	#405
out:top^raydata~28	19	8	4	#406
out:top^raydata~27	19	9	3	#407
out:top^raydata~26	19	2	5	#408
out:top^raydata~25	16	0	1	#409
out:top^raydata~24	16	0	5	#410
out:top^raydata~23	16	0	3	#411
out:top^raydata~21	11	0	5	#412
out:top^raydata~20	19	6	2	#413
out:top^raydata~19	19	2	2	#414
out:top^raydata~18	19	3	7	#415
out:top^raydata~17	18	0	2	#416
out:top^raydata~16	19	1	6	#417
out:top^raydata~15	18	0	3	#418
out:top^raydata~14	18	0	6	#419
out:top^raydata~13	0	13	1	#420
out:top^raydata~12	18	0	4	#421
out:top^raydata~11	12	0	3	#422
out:top^raydata~10	12	0	6	#423
out:top^raydata~9	15	0	4	#424
out:top^raydata~8	18	0	7	#425
out:top^raydata~7	0	13	6	#426
out:top^raydata~6	15	0	5	#427
out:top^raydata~5	15	0	1	#428
out:top^raydata~4	15	0	3	#429
out:top^raydata~3	19	7	0	#430
out:top^raydata~2	16	0	0	#431
out:top^raydata~1	19	3	4	#432
out:top^raydata~0	0	10	1	#433
top^resultdata~12	4	19	6	#434
top^resultdata~4	6	19	7	#435
top^resultdata~11	6	19	0	#436
top^resultdata~10	0	15	0	#437
top^resultdata~9	6	19	5	#438
top^resultdata~3	7	19	2	#439
top^resultdata~0	7	19	7	#440
top^resultdata~8	9	19	6	#441
top^resultdata~2	0	14	5	#442
top^resultdata~1	8	19	2	#443
top^resultdata~7	7	19	4	#444
top^resultdata~16	9	19	3	#445
top^resultdata~6	8	19	7	#446
top^resultdata~15	0	15	6	#447
top^resultdata~14	0	15	1	#448
top^resultdata~13	0	15	2	#449
top^resultdata~5	19	12	6	#450
top^resultdata~18	8	19	1	#451
top^resultdata~17	8	19	0	#452
top^resultdata~28	12	19	5	#453
top^resultdata~27	11	19	4	#454
top^resultdata~26	10	19	2	#455
top^resultdata~25	14	19	7	#456
top^resultdata~24	11	19	6	#457
top^resultdata~23	13	19	2	#458
top^resultdata~21	10	19	7	#459
top^resultdata~22	10	19	6	#460
top^resultdata~20	8	19	4	#461
top^resultdata~19	6	19	3	#462
top^resultdata~29	11	19	2	#463
top^resultdata~31	12	19	7	#464
top^resultdata~30	12	19	1	#465
top^input1	19	9	4	#466
top^rgData~20	19	1	4	#467
top^rgData~19	18	0	0	#468
top^data2in~28	4	0	1	#469
top^rgData~18	17	0	2	#470
top^rgData~17	17	0	0	#471
top^data2in~27	1	0	7	#472
top^rgData~16	18	0	5	#473
top^rgData~15	19	1	5	#474
top^data2in~26	1	0	0	#475
top^rgData~14	19	8	2	#476
top^rgData~13	0	9	7	#477
top^data2in~25	1	0	3	#478
top^rgData~12	19	6	4	#479
top^rgData~11	12	0	7	#480
top^data2in~24	2	0	1	#481
top^rgData~10	12	0	1	#482
top^rgData~9	15	0	7	#483
top^data2in~23	1	0	6	#484
top^rgData~8	19	1	3	#485
top^rgData~7	19	6	6	#486
top^data2in~22	6	0	2	#487
top^rgData~6	15	0	6	#488
top^rgData~5	19	1	7	#489
top^data2in~21	2	0	3	#490
top^rgData~4	19	5	6	#491
top^rgData~3	19	6	7	#492
top^data2in~20	4	0	5	#493
top^rgData~2	7	19	6	#494
top^rgData~1	19	8	6	#495
top^data2in~19	4	0	2	#496
top^rgData~0	0	10	6	#497
top^data2in~18	4	0	3	#498
top^raygroup10~1	9	0	0	#499
top^raygroup10~0	9	0	7	#500
top^data2in~17	1	0	5	#501
top^raygroup01~1	9	0	4	#502
top^data2in~16	6	0	1	#503
top^raygroup01~0	9	0	1	#504
top^tm3_sram_data_in~63	0	1	6	#505
top^data2in~15	16	19	1	#506
top^tm3_sram_data_in~62	0	9	3	#507
top^tm3_sram_data_in~61	3	19	1	#508
top^tm3_sram_data_in~60	0	8	4	#509
top^tm3_sram_data_in~59	2	0	5	#510
top^data2in~14	16	19	7	#511
top^data2in~13	19	18	5	#512
top^tm3_sram_data_in~58	0	6	2	#513
top^tm3_sram_data_in~57	3	0	2	#514
top^data2in~12	19	18	1	#515
top^tm3_sram_data_in~56	0	8	6	#516
top^tm3_sram_data_in~55	0	7	0	#517
top^data2in~11	16	19	4	#518
top^tm3_sram_data_in~54	6	0	0	#519
top^tm3_sram_data_in~53	7	0	2	#520
top^data2in~10	19	18	7	#521
top^tm3_sram_data_in~52	0	1	1	#522
top^tm3_sram_data_in~51	0	2	4	#523
top^data2in~9	19	18	0	#524
top^tm3_sram_data_in~50	0	5	7	#525
top^tm3_sram_data_in~49	0	5	6	#526
top^data2in~8	18	19	4	#527
top^tm3_sram_data_in~48	0	10	7	#528
top^tm3_sram_data_in~47	8	0	7	#529
top^data2in~7	18	19	6	#530
top^tm3_sram_data_in~46	8	0	1	#531
top^tm3_sram_data_in~45	8	0	6	#532
top^data2in~6	16	19	3	#533
top^tm3_sram_data_in~44	7	0	1	#534
top^tm3_sram_data_in~43	9	0	6	#535
top^data2in~5	16	19	6	#536
top^tm3_sram_data_in~42	12	0	2	#537
top^tm3_sram_data_in~41	8	0	0	#538
top^data2in~4	16	19	5	#539
top^tm3_sram_data_in~40	8	0	3	#540
top^tm3_sram_data_in~39	8	0	5	#541
top^data2in~3	19	18	4	#542
top^tm3_sram_data_in~38	7	0	5	#543
top^tm3_sram_data_in~37	8	0	4	#544
top^data2in~2	19	18	6	#545
top^tm3_sram_data_in~36	8	0	2	#546
top^tm3_sram_data_in~35	12	0	5	#547
top^data2in~1	18	19	7	#548
top^tm3_sram_data_in~34	0	5	2	#549
top^tm3_sram_data_in~33	0	5	0	#550
top^tm3_sram_data_in~32	0	5	4	#551
top^tm3_sram_data_in~31	1	0	4	#552
top^data2in~0	6	0	4	#553
top^tm3_sram_data_in~30	0	12	7	#554
top^tm3_sram_data_in~29	0	9	6	#555
top^tm3_sram_data_in~28	0	11	3	#556
top^tm3_sram_data_in~27	0	1	7	#557
top^addr2in~17	0	7	1	#558
top^addr2in~16	0	7	7	#559
top^tm3_sram_data_in~26	0	6	1	#560
top^tm3_sram_data_in~25	0	5	5	#561
top^addr2in~15	0	7	4	#562
top^tm3_sram_data_in~24	0	8	0	#563
top^tm3_sram_data_in~23	0	6	7	#564
top^addr2in~14	3	19	3	#565
top^tm3_sram_data_in~22	1	0	2	#566
top^tm3_sram_data_in~21	7	0	7	#567
top^tm3_sram_data_in~20	0	1	0	#568
top^tm3_sram_data_in~19	0	2	0	#569
top^addr2in~12	0	7	5	#570
top^braddrin~8	19	2	3	#571
top^tm3_sram_data_in~18	0	11	5	#572
top^tm3_sram_data_in~17	0	6	5	#573
top^addr2in~11	0	7	2	#574
top^tm3_sram_data_in~16	0	9	1	#575
top^tm3_sram_data_in~15	0	1	4	#576
top^addr2in~10	0	7	6	#577
top^tm3_sram_data_in~14	0	11	1	#578
top^tm3_sram_data_in~13	0	9	4	#579
top^addr2in~9	0	11	0	#580
top^tm3_sram_data_in~12	0	12	6	#581
top^tm3_sram_data_in~11	0	1	2	#582
top^addr2in~8	0	6	0	#583
top^braddrin~9	19	5	7	#584
top^braddrin~4	11	0	0	#585
top^tm3_sram_data_in~10	7	0	4	#586
top^tm3_sram_data_in~9	3	0	1	#587
top^addr2in~7	2	0	0	#588
top^tm3_sram_data_in~8	0	8	5	#589
top^tm3_sram_data_in~7	0	8	3	#590
top^braddrin~7	19	5	5	#591
top^tm3_sram_data_in~6	6	0	3	#592
top^tm3_sram_data_in~5	7	0	3	#593
top^addr2in~5	17	0	3	#594
top^tm3_sram_data_in~4	8	19	6	#595
top^tm3_sram_data_in~3	0	2	2	#596
top^addr2in~4	0	2	5	#597
top^braddrin~6	19	8	1	#598
top^tm3_sram_data_in~2	0	5	1	#599
top^tm3_sram_data_in~1	0	8	1	#600
top^addr2in~3	3	0	0	#601
top^tm3_sram_data_in~0	0	8	7	#602
top^addr2in~2	2	0	7	#603
top^addr2in~0	2	0	2	#604
top^data2in~63	0	1	3	#605
top^braddrin~5	12	0	0	#606
top^braddrin~1	19	4	3	#607
top^addr2in~1	1	0	1	#608
top^data2in~62	0	2	6	#609
top^data2in~61	0	3	2	#610
top^data2in~60	0	17	1	#611
top^data2in~59	2	19	7	#612
top^data2in~58	2	19	6	#613
top^data2in~57	0	17	5	#614
top^data2in~56	2	19	5	#615
top^data2in~55	0	16	3	#616
top^data2in~54	2	19	1	#617
top^data2in~53	2	19	4	#618
top^data2in~52	2	19	0	#619
top^data2in~51	0	17	6	#620
top^data2in~50	0	17	3	#621
top^data2in~49	2	19	3	#622
top^data2in~48	3	19	2	#623
top^data2in~47	2	19	2	#624
top^data2in~46	3	19	0	#625
top^data2in~45	0	16	2	#626
top^braddrin~3	19	5	3	#627
top^data2in~44	0	17	0	#628
top^data2in~43	3	19	4	#629
top^data2in~42	17	0	5	#630
top^data2in~41	17	0	7	#631
top^data2in~40	17	0	1	#632
top^data2in~39	17	0	4	#633
top^rgAddrValid	0	13	2	#634
top^data2in~38	15	0	0	#635
top^rgWE~2	0	10	3	#636
top^rgWE~1	0	13	5	#637
top^data2in~37	19	1	1	#638
top^rgWE~0	0	13	0	#639
top^rgAddr~3	19	2	0	#640
top^data2in~36	19	4	2	#641
top^rgAddr~2	19	2	1	#642
top^rgAddr~1	9	0	3	#643
top^data2in~35	19	3	5	#644
top^braddrin~2	11	0	6	#645
top^rgAddr~0	5	19	5	#646
top^rgData~31	7	19	1	#647
top^data2in~34	16	0	6	#648
top^rgData~30	19	6	5	#649
top^rgData~29	19	5	2	#650
top^data2in~33	16	0	7	#651
top^braddrin~0	19	6	0	#652
top^rgData~28	19	6	1	#653
top^rgData~27	19	9	0	#654
top^data2in~32	15	0	2	#655
top^rgData~26	7	19	0	#656
top^rgData~25	16	0	4	#657
top^data2in~31	14	0	1	#658
top^rgData~24	16	0	2	#659
top^rgData~23	17	0	6	#660
top^rgData~22	19	5	1	#661
top^rgData~21	9	0	2	#662
top^data2in~30	19	1	2	#663
top^data2in~29	14	0	0	#664
top^brdatain~16	10	0	6	#665
top^brdatain~15	11	0	3	#666
top^brdatain~14	19	3	3	#667
top^brdatain~13	10	0	1	#668
top^brdatain~12	19	7	1	#669
top^brdatain~11	19	7	4	#670
top^brdatain~10	19	5	0	#671
top^brdatain~9	19	7	5	#672
top^brdatain~8	19	7	3	#673
top^brdatain~7	10	0	7	#674
top^brdatain~6	11	0	4	#675
top^brdatain~5	19	7	2	#676
top^brdatain~2	10	19	0	#677
top^brdatain~4	10	0	0	#678
top^brdatain~3	19	8	5	#679
top^brdatain~1	19	4	1	#680
top^brdatain~17	19	7	7	#681
top^brdatain~31	19	4	6	#682
top^brdatain~29	19	3	0	#683
top^brdatain~30	19	3	6	#684
top^brdatain~25	12	0	4	#685
top^brdatain~28	19	4	0	#686
top^brdatain~27	10	0	3	#687
top^brdatain~26	10	19	3	#688
top^brdatain~18	19	7	6	#689
top^brdatain~24	10	19	4	#690
top^brdatain~23	19	4	7	#691
top^brdatain~22	19	3	1	#692
top^brdatain~21	10	0	5	#693
top^brdatain~20	10	0	4	#694
top^brdatain~19	10	0	2	#695
top^brdatain~0	11	0	1	#696
out:top^tm3_sram_addr~18	8	19	5	#697
top^tm3_sram_addr~18	8	18	0	#698
top^tm3_clk_v0	19	13	3	#699
