//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// Register Information Source Fragment
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

namespace llvm {

namespace {     // Register classes...
  // Preds Register Class...
  static const unsigned Preds[] = {
    PTX::P0, PTX::P1, PTX::P2, PTX::P3, PTX::P4, PTX::P5, PTX::P6, PTX::P7, PTX::P8, PTX::P9, PTX::P10, PTX::P11, PTX::P12, PTX::P13, PTX::P14, PTX::P15, PTX::P16, PTX::P17, PTX::P18, PTX::P19, PTX::P20, PTX::P21, PTX::P22, PTX::P23, PTX::P24, PTX::P25, PTX::P26, PTX::P27, PTX::P28, PTX::P29, PTX::P30, PTX::P31, 
  };

  // RRegf32 Register Class...
  static const unsigned RRegf32[] = {
    PTX::F0, PTX::F1, PTX::F2, PTX::F3, PTX::F4, PTX::F5, PTX::F6, PTX::F7, PTX::F8, PTX::F9, PTX::F10, PTX::F11, PTX::F12, PTX::F13, PTX::F14, PTX::F15, PTX::F16, PTX::F17, PTX::F18, PTX::F19, PTX::F20, PTX::F21, PTX::F22, PTX::F23, PTX::F24, PTX::F25, PTX::F26, PTX::F27, PTX::F28, PTX::F29, PTX::F30, PTX::F31, 
  };

  // RRegf64 Register Class...
  static const unsigned RRegf64[] = {
    PTX::FD0, PTX::FD1, PTX::FD2, PTX::FD3, PTX::FD4, PTX::FD5, PTX::FD6, PTX::FD7, PTX::FD8, PTX::FD9, PTX::FD10, PTX::FD11, PTX::FD12, PTX::FD13, PTX::FD14, PTX::FD15, PTX::FD16, PTX::FD17, PTX::FD18, PTX::FD19, PTX::FD20, PTX::FD21, PTX::FD22, PTX::FD23, PTX::FD24, PTX::FD25, PTX::FD26, PTX::FD27, PTX::FD28, PTX::FD29, PTX::FD30, PTX::FD31, 
  };

  // RRegu16 Register Class...
  static const unsigned RRegu16[] = {
    PTX::RH0, PTX::RH1, PTX::RH2, PTX::RH3, PTX::RH4, PTX::RH5, PTX::RH6, PTX::RH7, PTX::RH8, PTX::RH9, PTX::RH10, PTX::RH11, PTX::RH12, PTX::RH13, PTX::RH14, PTX::RH15, PTX::RH16, PTX::RH17, PTX::RH18, PTX::RH19, PTX::RH20, PTX::RH21, PTX::RH22, PTX::RH23, PTX::RH24, PTX::RH25, PTX::RH26, PTX::RH27, PTX::RH28, PTX::RH29, PTX::RH30, PTX::RH31, 
  };

  // RRegu32 Register Class...
  static const unsigned RRegu32[] = {
    PTX::R0, PTX::R1, PTX::R2, PTX::R3, PTX::R4, PTX::R5, PTX::R6, PTX::R7, PTX::R8, PTX::R9, PTX::R10, PTX::R11, PTX::R12, PTX::R13, PTX::R14, PTX::R15, PTX::R16, PTX::R17, PTX::R18, PTX::R19, PTX::R20, PTX::R21, PTX::R22, PTX::R23, PTX::R24, PTX::R25, PTX::R26, PTX::R27, PTX::R28, PTX::R29, PTX::R30, PTX::R31, 
  };

  // RRegu64 Register Class...
  static const unsigned RRegu64[] = {
    PTX::RD0, PTX::RD1, PTX::RD2, PTX::RD3, PTX::RD4, PTX::RD5, PTX::RD6, PTX::RD7, PTX::RD8, PTX::RD9, PTX::RD10, PTX::RD11, PTX::RD12, PTX::RD13, PTX::RD14, PTX::RD15, PTX::RD16, PTX::RD17, PTX::RD18, PTX::RD19, PTX::RD20, PTX::RD21, PTX::RD22, PTX::RD23, PTX::RD24, PTX::RD25, PTX::RD26, PTX::RD27, PTX::RD28, PTX::RD29, PTX::RD30, PTX::RD31, 
  };

  // PredsVTs Register Class Value Types...
  static const EVT PredsVTs[] = {
    MVT::i1, MVT::Other
  };

  // RRegf32VTs Register Class Value Types...
  static const EVT RRegf32VTs[] = {
    MVT::f32, MVT::Other
  };

  // RRegf64VTs Register Class Value Types...
  static const EVT RRegf64VTs[] = {
    MVT::f64, MVT::Other
  };

  // RRegu16VTs Register Class Value Types...
  static const EVT RRegu16VTs[] = {
    MVT::i16, MVT::Other
  };

  // RRegu32VTs Register Class Value Types...
  static const EVT RRegu32VTs[] = {
    MVT::i32, MVT::Other
  };

  // RRegu64VTs Register Class Value Types...
  static const EVT RRegu64VTs[] = {
    MVT::i64, MVT::Other
  };

}  // end anonymous namespace

namespace PTX {   // Register class instances
  PredsClass	PredsRegClass;
  RRegf32Class	RRegf32RegClass;
  RRegf64Class	RRegf64RegClass;
  RRegu16Class	RRegu16RegClass;
  RRegu32Class	RRegu32RegClass;
  RRegu64Class	RRegu64RegClass;

  static const TargetRegisterClass* const NullRegClasses[] = { NULL };

  // Preds Register Class sub-classes...
  static const TargetRegisterClass* const PredsSubclasses[] = {
    NULL
  };

  // RRegf32 Register Class sub-classes...
  static const TargetRegisterClass* const RRegf32Subclasses[] = {
    NULL
  };

  // RRegf64 Register Class sub-classes...
  static const TargetRegisterClass* const RRegf64Subclasses[] = {
    NULL
  };

  // RRegu16 Register Class sub-classes...
  static const TargetRegisterClass* const RRegu16Subclasses[] = {
    NULL
  };

  // RRegu32 Register Class sub-classes...
  static const TargetRegisterClass* const RRegu32Subclasses[] = {
    NULL
  };

  // RRegu64 Register Class sub-classes...
  static const TargetRegisterClass* const RRegu64Subclasses[] = {
    NULL
  };

  // Preds Register Class super-classes...
  static const TargetRegisterClass* const PredsSuperclasses[] = {
    NULL
  };

  // RRegf32 Register Class super-classes...
  static const TargetRegisterClass* const RRegf32Superclasses[] = {
    NULL
  };

  // RRegf64 Register Class super-classes...
  static const TargetRegisterClass* const RRegf64Superclasses[] = {
    NULL
  };

  // RRegu16 Register Class super-classes...
  static const TargetRegisterClass* const RRegu16Superclasses[] = {
    NULL
  };

  // RRegu32 Register Class super-classes...
  static const TargetRegisterClass* const RRegu32Superclasses[] = {
    NULL
  };

  // RRegu64 Register Class super-classes...
  static const TargetRegisterClass* const RRegu64Superclasses[] = {
    NULL
  };


PredsClass::PredsClass()  : TargetRegisterClass(PredsRegClassID, "Preds", PredsVTs, PredsSubclasses, PredsSuperclasses, NullRegClasses, NullRegClasses, 0, 1, 1, Preds, Preds + 32) {}

RRegf32Class::RRegf32Class()  : TargetRegisterClass(RRegf32RegClassID, "RRegf32", RRegf32VTs, RRegf32Subclasses, RRegf32Superclasses, NullRegClasses, NullRegClasses, 4, 4, 1, RRegf32, RRegf32 + 32) {}

RRegf64Class::RRegf64Class()  : TargetRegisterClass(RRegf64RegClassID, "RRegf64", RRegf64VTs, RRegf64Subclasses, RRegf64Superclasses, NullRegClasses, NullRegClasses, 8, 8, 1, RRegf64, RRegf64 + 32) {}

RRegu16Class::RRegu16Class()  : TargetRegisterClass(RRegu16RegClassID, "RRegu16", RRegu16VTs, RRegu16Subclasses, RRegu16Superclasses, NullRegClasses, NullRegClasses, 2, 2, 1, RRegu16, RRegu16 + 32) {}

RRegu32Class::RRegu32Class()  : TargetRegisterClass(RRegu32RegClassID, "RRegu32", RRegu32VTs, RRegu32Subclasses, RRegu32Superclasses, NullRegClasses, NullRegClasses, 4, 4, 1, RRegu32, RRegu32 + 32) {}

RRegu64Class::RRegu64Class()  : TargetRegisterClass(RRegu64RegClassID, "RRegu64", RRegu64VTs, RRegu64Subclasses, RRegu64Superclasses, NullRegClasses, NullRegClasses, 8, 8, 1, RRegu64, RRegu64 + 32) {}
}

namespace {
  const TargetRegisterClass* const RegisterClasses[] = {
    &PTX::PredsRegClass,
    &PTX::RRegf32RegClass,
    &PTX::RRegf64RegClass,
    &PTX::RRegu16RegClass,
    &PTX::RRegu32RegClass,
    &PTX::RRegu64RegClass,
  };


  // Number of hash collisions: 0
  const unsigned SubregHashTable[] = { PTX::NoRegister, PTX::NoRegister, 
PTX::NoRegister, PTX::NoRegister };
  const unsigned SubregHashTableSize = 2;


  // Number of hash collisions: 0
  const unsigned AliasesHashTable[] = { PTX::NoRegister, PTX::NoRegister, 
PTX::NoRegister, PTX::NoRegister };
  const unsigned AliasesHashTableSize = 2;


  // Register Overlap Lists...
  const unsigned F0_Overlaps[] = { PTX::F0, 0 };
  const unsigned F1_Overlaps[] = { PTX::F1, 0 };
  const unsigned F2_Overlaps[] = { PTX::F2, 0 };
  const unsigned F3_Overlaps[] = { PTX::F3, 0 };
  const unsigned F4_Overlaps[] = { PTX::F4, 0 };
  const unsigned F5_Overlaps[] = { PTX::F5, 0 };
  const unsigned F6_Overlaps[] = { PTX::F6, 0 };
  const unsigned F7_Overlaps[] = { PTX::F7, 0 };
  const unsigned F8_Overlaps[] = { PTX::F8, 0 };
  const unsigned F9_Overlaps[] = { PTX::F9, 0 };
  const unsigned F10_Overlaps[] = { PTX::F10, 0 };
  const unsigned F11_Overlaps[] = { PTX::F11, 0 };
  const unsigned F12_Overlaps[] = { PTX::F12, 0 };
  const unsigned F13_Overlaps[] = { PTX::F13, 0 };
  const unsigned F14_Overlaps[] = { PTX::F14, 0 };
  const unsigned F15_Overlaps[] = { PTX::F15, 0 };
  const unsigned F16_Overlaps[] = { PTX::F16, 0 };
  const unsigned F17_Overlaps[] = { PTX::F17, 0 };
  const unsigned F18_Overlaps[] = { PTX::F18, 0 };
  const unsigned F19_Overlaps[] = { PTX::F19, 0 };
  const unsigned F20_Overlaps[] = { PTX::F20, 0 };
  const unsigned F21_Overlaps[] = { PTX::F21, 0 };
  const unsigned F22_Overlaps[] = { PTX::F22, 0 };
  const unsigned F23_Overlaps[] = { PTX::F23, 0 };
  const unsigned F24_Overlaps[] = { PTX::F24, 0 };
  const unsigned F25_Overlaps[] = { PTX::F25, 0 };
  const unsigned F26_Overlaps[] = { PTX::F26, 0 };
  const unsigned F27_Overlaps[] = { PTX::F27, 0 };
  const unsigned F28_Overlaps[] = { PTX::F28, 0 };
  const unsigned F29_Overlaps[] = { PTX::F29, 0 };
  const unsigned F30_Overlaps[] = { PTX::F30, 0 };
  const unsigned F31_Overlaps[] = { PTX::F31, 0 };
  const unsigned FD0_Overlaps[] = { PTX::FD0, 0 };
  const unsigned FD1_Overlaps[] = { PTX::FD1, 0 };
  const unsigned FD2_Overlaps[] = { PTX::FD2, 0 };
  const unsigned FD3_Overlaps[] = { PTX::FD3, 0 };
  const unsigned FD4_Overlaps[] = { PTX::FD4, 0 };
  const unsigned FD5_Overlaps[] = { PTX::FD5, 0 };
  const unsigned FD6_Overlaps[] = { PTX::FD6, 0 };
  const unsigned FD7_Overlaps[] = { PTX::FD7, 0 };
  const unsigned FD8_Overlaps[] = { PTX::FD8, 0 };
  const unsigned FD9_Overlaps[] = { PTX::FD9, 0 };
  const unsigned FD10_Overlaps[] = { PTX::FD10, 0 };
  const unsigned FD11_Overlaps[] = { PTX::FD11, 0 };
  const unsigned FD12_Overlaps[] = { PTX::FD12, 0 };
  const unsigned FD13_Overlaps[] = { PTX::FD13, 0 };
  const unsigned FD14_Overlaps[] = { PTX::FD14, 0 };
  const unsigned FD15_Overlaps[] = { PTX::FD15, 0 };
  const unsigned FD16_Overlaps[] = { PTX::FD16, 0 };
  const unsigned FD17_Overlaps[] = { PTX::FD17, 0 };
  const unsigned FD18_Overlaps[] = { PTX::FD18, 0 };
  const unsigned FD19_Overlaps[] = { PTX::FD19, 0 };
  const unsigned FD20_Overlaps[] = { PTX::FD20, 0 };
  const unsigned FD21_Overlaps[] = { PTX::FD21, 0 };
  const unsigned FD22_Overlaps[] = { PTX::FD22, 0 };
  const unsigned FD23_Overlaps[] = { PTX::FD23, 0 };
  const unsigned FD24_Overlaps[] = { PTX::FD24, 0 };
  const unsigned FD25_Overlaps[] = { PTX::FD25, 0 };
  const unsigned FD26_Overlaps[] = { PTX::FD26, 0 };
  const unsigned FD27_Overlaps[] = { PTX::FD27, 0 };
  const unsigned FD28_Overlaps[] = { PTX::FD28, 0 };
  const unsigned FD29_Overlaps[] = { PTX::FD29, 0 };
  const unsigned FD30_Overlaps[] = { PTX::FD30, 0 };
  const unsigned FD31_Overlaps[] = { PTX::FD31, 0 };
  const unsigned P0_Overlaps[] = { PTX::P0, 0 };
  const unsigned P1_Overlaps[] = { PTX::P1, 0 };
  const unsigned P2_Overlaps[] = { PTX::P2, 0 };
  const unsigned P3_Overlaps[] = { PTX::P3, 0 };
  const unsigned P4_Overlaps[] = { PTX::P4, 0 };
  const unsigned P5_Overlaps[] = { PTX::P5, 0 };
  const unsigned P6_Overlaps[] = { PTX::P6, 0 };
  const unsigned P7_Overlaps[] = { PTX::P7, 0 };
  const unsigned P8_Overlaps[] = { PTX::P8, 0 };
  const unsigned P9_Overlaps[] = { PTX::P9, 0 };
  const unsigned P10_Overlaps[] = { PTX::P10, 0 };
  const unsigned P11_Overlaps[] = { PTX::P11, 0 };
  const unsigned P12_Overlaps[] = { PTX::P12, 0 };
  const unsigned P13_Overlaps[] = { PTX::P13, 0 };
  const unsigned P14_Overlaps[] = { PTX::P14, 0 };
  const unsigned P15_Overlaps[] = { PTX::P15, 0 };
  const unsigned P16_Overlaps[] = { PTX::P16, 0 };
  const unsigned P17_Overlaps[] = { PTX::P17, 0 };
  const unsigned P18_Overlaps[] = { PTX::P18, 0 };
  const unsigned P19_Overlaps[] = { PTX::P19, 0 };
  const unsigned P20_Overlaps[] = { PTX::P20, 0 };
  const unsigned P21_Overlaps[] = { PTX::P21, 0 };
  const unsigned P22_Overlaps[] = { PTX::P22, 0 };
  const unsigned P23_Overlaps[] = { PTX::P23, 0 };
  const unsigned P24_Overlaps[] = { PTX::P24, 0 };
  const unsigned P25_Overlaps[] = { PTX::P25, 0 };
  const unsigned P26_Overlaps[] = { PTX::P26, 0 };
  const unsigned P27_Overlaps[] = { PTX::P27, 0 };
  const unsigned P28_Overlaps[] = { PTX::P28, 0 };
  const unsigned P29_Overlaps[] = { PTX::P29, 0 };
  const unsigned P30_Overlaps[] = { PTX::P30, 0 };
  const unsigned P31_Overlaps[] = { PTX::P31, 0 };
  const unsigned R0_Overlaps[] = { PTX::R0, 0 };
  const unsigned R1_Overlaps[] = { PTX::R1, 0 };
  const unsigned R2_Overlaps[] = { PTX::R2, 0 };
  const unsigned R3_Overlaps[] = { PTX::R3, 0 };
  const unsigned R4_Overlaps[] = { PTX::R4, 0 };
  const unsigned R5_Overlaps[] = { PTX::R5, 0 };
  const unsigned R6_Overlaps[] = { PTX::R6, 0 };
  const unsigned R7_Overlaps[] = { PTX::R7, 0 };
  const unsigned R8_Overlaps[] = { PTX::R8, 0 };
  const unsigned R9_Overlaps[] = { PTX::R9, 0 };
  const unsigned R10_Overlaps[] = { PTX::R10, 0 };
  const unsigned R11_Overlaps[] = { PTX::R11, 0 };
  const unsigned R12_Overlaps[] = { PTX::R12, 0 };
  const unsigned R13_Overlaps[] = { PTX::R13, 0 };
  const unsigned R14_Overlaps[] = { PTX::R14, 0 };
  const unsigned R15_Overlaps[] = { PTX::R15, 0 };
  const unsigned R16_Overlaps[] = { PTX::R16, 0 };
  const unsigned R17_Overlaps[] = { PTX::R17, 0 };
  const unsigned R18_Overlaps[] = { PTX::R18, 0 };
  const unsigned R19_Overlaps[] = { PTX::R19, 0 };
  const unsigned R20_Overlaps[] = { PTX::R20, 0 };
  const unsigned R21_Overlaps[] = { PTX::R21, 0 };
  const unsigned R22_Overlaps[] = { PTX::R22, 0 };
  const unsigned R23_Overlaps[] = { PTX::R23, 0 };
  const unsigned R24_Overlaps[] = { PTX::R24, 0 };
  const unsigned R25_Overlaps[] = { PTX::R25, 0 };
  const unsigned R26_Overlaps[] = { PTX::R26, 0 };
  const unsigned R27_Overlaps[] = { PTX::R27, 0 };
  const unsigned R28_Overlaps[] = { PTX::R28, 0 };
  const unsigned R29_Overlaps[] = { PTX::R29, 0 };
  const unsigned R30_Overlaps[] = { PTX::R30, 0 };
  const unsigned R31_Overlaps[] = { PTX::R31, 0 };
  const unsigned RD0_Overlaps[] = { PTX::RD0, 0 };
  const unsigned RD1_Overlaps[] = { PTX::RD1, 0 };
  const unsigned RD2_Overlaps[] = { PTX::RD2, 0 };
  const unsigned RD3_Overlaps[] = { PTX::RD3, 0 };
  const unsigned RD4_Overlaps[] = { PTX::RD4, 0 };
  const unsigned RD5_Overlaps[] = { PTX::RD5, 0 };
  const unsigned RD6_Overlaps[] = { PTX::RD6, 0 };
  const unsigned RD7_Overlaps[] = { PTX::RD7, 0 };
  const unsigned RD8_Overlaps[] = { PTX::RD8, 0 };
  const unsigned RD9_Overlaps[] = { PTX::RD9, 0 };
  const unsigned RD10_Overlaps[] = { PTX::RD10, 0 };
  const unsigned RD11_Overlaps[] = { PTX::RD11, 0 };
  const unsigned RD12_Overlaps[] = { PTX::RD12, 0 };
  const unsigned RD13_Overlaps[] = { PTX::RD13, 0 };
  const unsigned RD14_Overlaps[] = { PTX::RD14, 0 };
  const unsigned RD15_Overlaps[] = { PTX::RD15, 0 };
  const unsigned RD16_Overlaps[] = { PTX::RD16, 0 };
  const unsigned RD17_Overlaps[] = { PTX::RD17, 0 };
  const unsigned RD18_Overlaps[] = { PTX::RD18, 0 };
  const unsigned RD19_Overlaps[] = { PTX::RD19, 0 };
  const unsigned RD20_Overlaps[] = { PTX::RD20, 0 };
  const unsigned RD21_Overlaps[] = { PTX::RD21, 0 };
  const unsigned RD22_Overlaps[] = { PTX::RD22, 0 };
  const unsigned RD23_Overlaps[] = { PTX::RD23, 0 };
  const unsigned RD24_Overlaps[] = { PTX::RD24, 0 };
  const unsigned RD25_Overlaps[] = { PTX::RD25, 0 };
  const unsigned RD26_Overlaps[] = { PTX::RD26, 0 };
  const unsigned RD27_Overlaps[] = { PTX::RD27, 0 };
  const unsigned RD28_Overlaps[] = { PTX::RD28, 0 };
  const unsigned RD29_Overlaps[] = { PTX::RD29, 0 };
  const unsigned RD30_Overlaps[] = { PTX::RD30, 0 };
  const unsigned RD31_Overlaps[] = { PTX::RD31, 0 };
  const unsigned RH0_Overlaps[] = { PTX::RH0, 0 };
  const unsigned RH1_Overlaps[] = { PTX::RH1, 0 };
  const unsigned RH2_Overlaps[] = { PTX::RH2, 0 };
  const unsigned RH3_Overlaps[] = { PTX::RH3, 0 };
  const unsigned RH4_Overlaps[] = { PTX::RH4, 0 };
  const unsigned RH5_Overlaps[] = { PTX::RH5, 0 };
  const unsigned RH6_Overlaps[] = { PTX::RH6, 0 };
  const unsigned RH7_Overlaps[] = { PTX::RH7, 0 };
  const unsigned RH8_Overlaps[] = { PTX::RH8, 0 };
  const unsigned RH9_Overlaps[] = { PTX::RH9, 0 };
  const unsigned RH10_Overlaps[] = { PTX::RH10, 0 };
  const unsigned RH11_Overlaps[] = { PTX::RH11, 0 };
  const unsigned RH12_Overlaps[] = { PTX::RH12, 0 };
  const unsigned RH13_Overlaps[] = { PTX::RH13, 0 };
  const unsigned RH14_Overlaps[] = { PTX::RH14, 0 };
  const unsigned RH15_Overlaps[] = { PTX::RH15, 0 };
  const unsigned RH16_Overlaps[] = { PTX::RH16, 0 };
  const unsigned RH17_Overlaps[] = { PTX::RH17, 0 };
  const unsigned RH18_Overlaps[] = { PTX::RH18, 0 };
  const unsigned RH19_Overlaps[] = { PTX::RH19, 0 };
  const unsigned RH20_Overlaps[] = { PTX::RH20, 0 };
  const unsigned RH21_Overlaps[] = { PTX::RH21, 0 };
  const unsigned RH22_Overlaps[] = { PTX::RH22, 0 };
  const unsigned RH23_Overlaps[] = { PTX::RH23, 0 };
  const unsigned RH24_Overlaps[] = { PTX::RH24, 0 };
  const unsigned RH25_Overlaps[] = { PTX::RH25, 0 };
  const unsigned RH26_Overlaps[] = { PTX::RH26, 0 };
  const unsigned RH27_Overlaps[] = { PTX::RH27, 0 };
  const unsigned RH28_Overlaps[] = { PTX::RH28, 0 };
  const unsigned RH29_Overlaps[] = { PTX::RH29, 0 };
  const unsigned RH30_Overlaps[] = { PTX::RH30, 0 };
  const unsigned RH31_Overlaps[] = { PTX::RH31, 0 };


  // Register Sub-registers Sets...
  const unsigned Empty_SubRegsSet[] = { 0 };
  const unsigned Empty_SuperRegsSet[] = { 0 };

  const TargetRegisterDesc RegisterDescriptors[] = { // Descriptors
    { "NOREG",	0,	0,	0 },
    { "F0",	F0_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F1",	F1_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F2",	F2_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F3",	F3_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F4",	F4_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F5",	F5_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F6",	F6_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F7",	F7_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F8",	F8_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F9",	F9_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F10",	F10_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F11",	F11_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F12",	F12_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F13",	F13_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F14",	F14_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F15",	F15_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F16",	F16_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F17",	F17_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F18",	F18_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F19",	F19_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F20",	F20_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F21",	F21_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F22",	F22_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F23",	F23_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F24",	F24_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F25",	F25_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F26",	F26_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F27",	F27_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F28",	F28_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F29",	F29_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F30",	F30_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "F31",	F31_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD0",	FD0_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD1",	FD1_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD2",	FD2_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD3",	FD3_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD4",	FD4_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD5",	FD5_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD6",	FD6_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD7",	FD7_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD8",	FD8_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD9",	FD9_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD10",	FD10_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD11",	FD11_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD12",	FD12_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD13",	FD13_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD14",	FD14_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD15",	FD15_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD16",	FD16_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD17",	FD17_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD18",	FD18_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD19",	FD19_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD20",	FD20_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD21",	FD21_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD22",	FD22_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD23",	FD23_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD24",	FD24_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD25",	FD25_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD26",	FD26_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD27",	FD27_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD28",	FD28_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD29",	FD29_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD30",	FD30_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "FD31",	FD31_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P0",	P0_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P1",	P1_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P2",	P2_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P3",	P3_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P4",	P4_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P5",	P5_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P6",	P6_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P7",	P7_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P8",	P8_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P9",	P9_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P10",	P10_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P11",	P11_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P12",	P12_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P13",	P13_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P14",	P14_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P15",	P15_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P16",	P16_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P17",	P17_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P18",	P18_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P19",	P19_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P20",	P20_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P21",	P21_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P22",	P22_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P23",	P23_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P24",	P24_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P25",	P25_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P26",	P26_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P27",	P27_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P28",	P28_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P29",	P29_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P30",	P30_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "P31",	P31_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R0",	R0_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R1",	R1_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R2",	R2_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R3",	R3_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R4",	R4_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R5",	R5_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R6",	R6_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R7",	R7_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R8",	R8_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R9",	R9_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R10",	R10_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R11",	R11_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R12",	R12_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R13",	R13_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R14",	R14_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R15",	R15_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R16",	R16_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R17",	R17_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R18",	R18_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R19",	R19_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R20",	R20_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R21",	R21_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R22",	R22_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R23",	R23_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R24",	R24_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R25",	R25_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R26",	R26_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R27",	R27_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R28",	R28_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R29",	R29_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R30",	R30_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "R31",	R31_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD0",	RD0_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD1",	RD1_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD2",	RD2_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD3",	RD3_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD4",	RD4_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD5",	RD5_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD6",	RD6_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD7",	RD7_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD8",	RD8_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD9",	RD9_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD10",	RD10_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD11",	RD11_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD12",	RD12_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD13",	RD13_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD14",	RD14_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD15",	RD15_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD16",	RD16_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD17",	RD17_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD18",	RD18_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD19",	RD19_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD20",	RD20_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD21",	RD21_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD22",	RD22_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD23",	RD23_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD24",	RD24_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD25",	RD25_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD26",	RD26_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD27",	RD27_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD28",	RD28_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD29",	RD29_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD30",	RD30_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RD31",	RD31_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH0",	RH0_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH1",	RH1_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH2",	RH2_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH3",	RH3_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH4",	RH4_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH5",	RH5_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH6",	RH6_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH7",	RH7_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH8",	RH8_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH9",	RH9_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH10",	RH10_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH11",	RH11_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH12",	RH12_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH13",	RH13_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH14",	RH14_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH15",	RH15_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH16",	RH16_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH17",	RH17_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH18",	RH18_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH19",	RH19_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH20",	RH20_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH21",	RH21_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH22",	RH22_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH23",	RH23_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH24",	RH24_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH25",	RH25_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH26",	RH26_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH27",	RH27_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH28",	RH28_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH29",	RH29_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH30",	RH30_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
    { "RH31",	RH31_Overlaps,	Empty_SubRegsSet,	Empty_SuperRegsSet },
  };

  const char *const SubRegIndexTable[] = { "" };

}

unsigned PTXGenRegisterInfo::getSubReg(unsigned RegNo, unsigned Index) const {
  switch (RegNo) {
  default:
    return 0;
  };
  return 0;
}

unsigned PTXGenRegisterInfo::getSubRegIndex(unsigned RegNo, unsigned SubRegNo) const {
  switch (RegNo) {
  default:
    return 0;
  };
  return 0;
}

unsigned PTXGenRegisterInfo::composeSubRegIndices(unsigned IdxA, unsigned IdxB) const {
  switch (IdxA) {
  default:
    return IdxB;
  }
}

PTXGenRegisterInfo::PTXGenRegisterInfo(int CallFrameSetupOpcode, int CallFrameDestroyOpcode)
  : TargetRegisterInfo(RegisterDescriptors, 193, RegisterClasses, RegisterClasses+6,
                 SubRegIndexTable,
                 CallFrameSetupOpcode, CallFrameDestroyOpcode,
                 SubregHashTable, SubregHashTableSize,
                 AliasesHashTable, AliasesHashTableSize) {
}

int PTXGenRegisterInfo::getDwarfRegNumFull(unsigned RegNum, unsigned Flavour) const {
  switch (Flavour) {
  default:
    assert(0 && "Unknown DWARF flavour");
    return -1;
  };
}

} // End llvm namespace 
