#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Sep 24 17:29:12 2023
# Process ID: 6120
# Current directory: /home/luiscarlos/Desktop/ultra/super_secure_tiles
# Command line: vivado
# Log file: /home/luiscarlos/Desktop/ultra/super_secure_tiles/vivado.log
# Journal file: /home/luiscarlos/Desktop/ultra/super_secure_tiles/vivado.jou
# Running On: luiscarlos-HP-EliteBook-Folio-1040-G3, OS: Linux, CPU Frequency: 2800.000 MHz, CPU Physical cores: 2, Host memory: 16640 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/luiscarlos/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project /home/luiscarlos/Desktop/ultra/super_secure_tiles/vivado_project/super_secure_tiles.xpr
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.0/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part avnet.com:zuboard_1cg:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/boards/board_files/zub1cg/1.1/board.xml as part xczu1cg-sbva484-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 8024.320 ; gain = 197.391 ; free physical = 7973 ; free virtual = 28841
open_bd_design {/home/luiscarlos/Desktop/ultra/super_secure_tiles/vivado_project/super_secure_tiles.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/luiscarlos/Desktop/ultra/super_secure_tiles/vivado_project/super_secure_tiles.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding Block Design Container - RP_1
Adding Block Design Container - RP_2
Adding Block Design Container - RP_3
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Successfully read diagram <design_1> from block design file </home/luiscarlos/Desktop/ultra/super_secure_tiles/vivado_project/super_secure_tiles.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 8215.719 ; gain = 80.645 ; free physical = 7726 ; free virtual = 28664
update_compile_order -fileset sources_1
git init
git add .
git commit -m "primeiro commit"
INFO: [BD 5-453] Writing out BD creation steps for my_axi_const55 as a TCL proc
INFO: [BD 5-453] Writing out BD creation steps for my_axi_const44 as a TCL proc
INFO: [BD 5-453] Writing out BD creation steps for my_axi_const33 as a TCL proc
INFO: [BD 5-453] Writing out BD creation steps for design_1 as a TCL proc
INFO: [Vivado-projutils-8] Tcl script 'super_secure_tiles.tcl' generated in output directory '/home/luiscarlos/Desktop/ultra/super_secure_tiles'

INFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script.
super_secure_tiles.tcl

*** Please tell me who you are.

Run

  git config --global user.email "you@example.com"
  git config --global user.name "Your Name"

to set your account's default identity.
Omit --global to set the identity only in this repository.

fatal: unable to auto-detect email address (got 'luiscarlos@luiscarlos-HP-EliteBook-Folio-1040-G3.(none)')
git add .
git commit -m "primeiro commit2"
INFO: [BD 5-453] Writing out BD creation steps for my_axi_const55 as a TCL proc
INFO: [BD 5-453] Writing out BD creation steps for my_axi_const44 as a TCL proc
INFO: [BD 5-453] Writing out BD creation steps for my_axi_const33 as a TCL proc
INFO: [BD 5-453] Writing out BD creation steps for design_1 as a TCL proc
INFO: [Vivado-projutils-8] Tcl script 'super_secure_tiles.tcl' generated in output directory '/home/luiscarlos/Desktop/ultra/super_secure_tiles'

INFO: [Vivado-projutils-15] The file paths for the project source files were set relative to the location of the generated script.
super_secure_tiles.tcl

*** Please tell me who you are.

Run

  git config --global user.email "you@example.com"
  git config --global user.name "Your Name"

to set your account's default identity.
Omit --global to set the identity only in this repository.

fatal: unable to auto-detect email address (got 'luiscarlos@luiscarlos-HP-EliteBook-Folio-1040-G3.(none)')
git config --global user.email "luiscarlotc92@gmail.com"
git config --global user.name "Luis Conceiao"
git add .
