--
-- Definition of a single port ROM for KCPSM program defined by 2035_example_8.ind_spaces.full_inst.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2035_example_8.ind_spaces.full_inst.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2035_example_8.ind_spaces.full_inst.asm;
--
architecture low_level_definition of 2035_example_8.ind_spaces.full_inst.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "634D00006146000040050000500C00005003000060330000626F000061AD0000";
attribute INIT_01 of ram_256_x_16 : label is  "4015000050620000503F0000500C000050130000603300006278000063450000";
attribute INIT_02 of ram_256_x_16 : label is  "00360000003500000034000000330000003200000031000000480000621F0000";
attribute INIT_03 of ram_256_x_16 : label is  "0333000061B8000061B80000621F0000621400000F3E0000621F000060390000";
attribute INIT_04 of ram_256_x_16 : label is  "00050000638F000061EE00006386000040420000504800000305000005000000";
attribute INIT_05 of ram_256_x_16 : label is  "402000005460000001380000621F000000380000621F0000C501000005010000";
attribute INIT_06 of ram_256_x_16 : label is  "0028000061610000616100000400000061610000402000006161000040130000";
attribute INIT_07 of ram_256_x_16 : label is  "62C9000004980000040700008401000000180000622200006222000000200000";
attribute INIT_08 of ram_256_x_16 : label is  "8E0100000320000058860000050000006219000061610000030E00000E080000";
attribute INIT_09 of ram_256_x_16 : label is  "6219000061B800000F2000000400000004900000050000008E01000003280000";
attribute INIT_0A of ram_256_x_16 : label is  "621F00008E0100000518000004180000549A0000840100008E01000003000000";
attribute INIT_0B of ram_256_x_16 : label is  "634500000400000005080000CE010000612C0000621F00000020000000280000";
attribute INIT_0C of ram_256_x_16 : label is  "61820000631F0000402000006161000058C3000063710000621F0000634D0000";
attribute INIT_0D of ram_256_x_16 : label is  "8E0100000518000004180000636400008E01000003AA00004020000061EE0000";
attribute INIT_0E of ram_256_x_16 : label is  "622200006371000061EE00008E0100006182000061EE000061EE00008E010000";
attribute INIT_0F of ram_256_x_16 : label is  "639C0000050E0000040E00006182000061820000C401000000180000030E0000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"634D00006146000040050000500C00005003000060330000626F000061AD0000",
               INIT_01 => X"4015000050620000503F0000500C000050130000603300006278000063450000",
               INIT_02 => X"00360000003500000034000000330000003200000031000000480000621F0000",
               INIT_03 => X"0333000061B8000061B80000621F0000621400000F3E0000621F000060390000",
               INIT_04 => X"00050000638F000061EE00006386000040420000504800000305000005000000",
               INIT_05 => X"402000005460000001380000621F000000380000621F0000C501000005010000",
               INIT_06 => X"0028000061610000616100000400000061610000402000006161000040130000",
               INIT_07 => X"62C9000004980000040700008401000000180000622200006222000000200000",
               INIT_08 => X"8E0100000320000058860000050000006219000061610000030E00000E080000",
               INIT_09 => X"6219000061B800000F2000000400000004900000050000008E01000003280000",
               INIT_0A => X"621F00008E0100000518000004180000549A0000840100008E01000003000000",
               INIT_0B => X"634500000400000005080000CE010000612C0000621F00000020000000280000",
               INIT_0C => X"61820000631F0000402000006161000058C3000063710000621F0000634D0000",
               INIT_0D => X"8E0100000518000004180000636400008E01000003AA00004020000061EE0000",
               INIT_0E => X"622200006371000061EE00008E0100006182000061EE000061EE00008E010000",
               INIT_0F => X"639C0000050E0000040E00006182000061820000C401000000180000030E0000",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2035_example_8.ind_spaces.full_inst.asm.vhd
--
------------------------------------------------------------------------------------

