Fitter Status : Successful - Fri Apr 28 21:00:57 2017
Quartus II Version : 9.1 Build 222 10/21/2009 SJ Web Edition
Revision Name : course-project
Top-level Entity Name : course-project
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 12 %
    Combinational ALUTs : 1,063 / 12,480 ( 9 % )
    Dedicated logic registers : 888 / 12,480 ( 7 % )
Total registers : 888
Total pins : 46 / 343 ( 13 % )
Total virtual pins : 0
Total block memory bits : 143,360 / 419,328 ( 34 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
