<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: HPCA 1999</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/hpca/hpca1999">5. HPCA 1999:
Orlando, FL, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/hpca/hpca1999">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/hpca/hpca1999">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/hpca/hpca1999">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/hpca/hpca1999">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/hpca/index.html">back to HPCA</a></p>


<ul>
</ul>




<h2>Performance Enhancements</h2>
 

<ul>
<li id="NakraGS99"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nakra:Tarun">Tarun Nakra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Rajiv">Rajiv Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Soffa:Mary_Lou">Mary Lou Soffa</a>:<br /><b>Global Context-Based Value Prediction.</b> 4-12<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744311"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/NakraGS99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/NakraGS99.xml">XML</a></small></small></li>
<li id="BrooksM99"><a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>:<br /><b>Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance.</b> 13-22<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744314"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BrooksM99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BrooksM99.xml">XML</a></small></small></li>
<li id="DurbhakulaPA99"><a href="http://dblp.dagstuhl.de/pers/hc/d/Durbhakula:Murthy">Murthy Durbhakula</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pai:Vijay_S=">Vijay S. Pai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>:<br /><b>Improving the Accuracy vs. Speed Tradeoff for Simulating Shared-Memory Multiprocessors with ILP Processors.</b> 23-32<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744317"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/DurbhakulaPA99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/DurbhakulaPA99.xml">XML</a></small></small></li>
<li id="GatlinC99"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gatlin:Kang_Su">Kang Su Gatlin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carter:Larry">Larry Carter</a>:<br /><b>Memory Hierarchy Considerations for Fast Transpose and Bit-Reversals.</b> 33-42<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744320"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GatlinC99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GatlinC99.xml">XML</a></small></small></li>
</ul>



<h2>Simultaneous Multithreading</h2>
 

<ul>
<li id="WallaceTC99"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wallace:Steven">Steven Wallace</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>:<br /><b>Instruction Recycling on a Multiple-Path Processor.</b> 44-53<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744323"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WallaceTC99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WallaceTC99.xml">XML</a></small></small></li>
<li id="TullsenLEL99"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lo:Jack_L=">Jack L. Lo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eggers:Susan_J=">Susan J. Eggers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Levy:Henry_M=">Henry M. Levy</a>:<br /><b>Supporting Fine-Grained Synchronization on a Simultaneous Multithreading Processor.</b> 54-58<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744326"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TullsenLEL99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TullsenLEL99.xml">XML</a></small></small></li>
<li id="ParcerisaG99"><a href="http://dblp.dagstuhl.de/pers/hc/p/Parcerisa:Joan=Manuel">Joan-Manuel Parcerisa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>The Synergy of Multithreading and Access/Execute Decoupling.</b> 59-63<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744329"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ParcerisaG99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ParcerisaG99.xml">XML</a></small></small></li>
<li id="HilyS99"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hily:S=eacute=bastien">S&#233;bastien Hily</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>:<br /><b>Out-of-Order Execution may not be Cost-Effective on Processors Featuring Simultaneous Multithreading.</b> 64-67<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744331"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HilyS99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HilyS99.xml">XML</a></small></small></li>
</ul>



<h2>Memory Systems</h2>
 

<ul>
<li id="CarterHSSZBDKKPST99"><a href="http://dblp.dagstuhl.de/pers/hc/c/Carter:John_B=">John B. Carter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hsieh:Wilson_C=">Wilson C. Hsieh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stoller:Leigh">Leigh Stoller</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Swanson:Mark_R=">Mark R. Swanson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0002:Lixin">Lixin Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brunvand:Erik">Erik Brunvand</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davis:Al">Al Davis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kuo:Chen=Chi">Chen-Chi Kuo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kuramkote:Ravindra">Ravindra Kuramkote</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Parker:Michael_A=">Michael A. Parker</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schaelicke:Lambert">Lambert Schaelicke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tateyama:Terry">Terry Tateyama</a>:<br /><b>Impulse: Building a Smarter Memory Controller.</b> 70-79<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744334"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CarterHSSZBDKKPST99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CarterHSSZBDKKPST99.xml">XML</a></small></small></li>
<li id="HongMSKAW99"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hong:Sung_I=">Sung I. Hong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKee:Sally_A=">Sally A. McKee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Salinas:Maximo_H=">Maximo H. Salinas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Klenke:Robert_H=">Robert H. Klenke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aylor:James_H=">James H. Aylor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wulf:William_A=">William A. Wulf</a>:<br /><b>Access Order and Effective Bandwidth for Streams on a Direct Rambus Memory.</b> 80-89<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744337"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HongMSKAW99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HongMSKAW99.xml">XML</a></small></small></li>
<li id="TanakaMH99"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tanaka:Kiyofumi">Kiyofumi Tanaka</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Matsumoto:Takashi">Takashi Matsumoto</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hiraki:Kei">Kei Hiraki</a>:<br /><b>Lightweight Hardware Distributed Shared Memory Supported by Generalized Combining.</b> 90-99<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744339"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TanakaMH99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TanakaMH99.xml">XML</a></small></small></li>
</ul>



<h2>Instruction Scheduling &#38; Speculation</h2>
 

<ul>
<li id="HuangL99"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Jian">Jian Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lilja:David_J=">David J. Lilja</a>:<br /><b>Exploiting Basic Block Value Locality with Block Reuse.</b> 106-114<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744342"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HuangL99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HuangL99.xml">XML</a></small></small></li>
<li id="RotenbergJS99"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jacobson:Quinn">Quinn Jacobson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>A Study of Control Independence in Superscalar Processors.</b> 115-124<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744346"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RotenbergJS99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RotenbergJS99.xml">XML</a></small></small></li>
<li id="JacobsonS99"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jacobson:Quinn">Quinn Jacobson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Instruction Pre-Processing in Trace Processors.</b> 125-129<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744347"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JacobsonS99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JacobsonS99.xml">XML</a></small></small></li>
<li id="FernandesLT99"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fernandes:Marcio_Merino">Marcio Merino Fernandes</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Llosa:Josep">Josep Llosa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Topham:Nigel_P=">Nigel P. Topham</a>:<br /><b>Distributed Modulo Scheduling.</b> 130-134<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744349"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/FernandesLT99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/FernandesLT99.xml">XML</a></small></small></li>
<li id="ZhangRT99"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0005:Ye">Ye Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rauchwerger:Lawrence">Lawrence Rauchwerger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Hardware for Speculative Parallelization of Partially-Parallel Loops in DSM Multiprocessors.</b> 135-139<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744351"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ZhangRT99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ZhangRT99.xml">XML</a></small></small></li>
</ul>



<h2>Cache Coherence</h2>
 

<ul>
<li id="MichaelN99"><a href="http://dblp.dagstuhl.de/pers/hc/m/Michael:Maged_M=">Maged M. Michael</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nanda:Ashwini_K=">Ashwini K. Nanda</a>:<br /><b>Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors.</b> 142-151<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744354"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MichaelN99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MichaelN99.xml">XML</a></small></small></li>
<li id="IyerB99"><a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Ravi_R=">Ravi R. Iyer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bhuyan:Laxmi_N=">Laxmi N. Bhuyan</a>:<br /><b>Switch Cache: A Framework for Improving the Remote Memory Access Latency of CC-NUMA Multiprocessors.</b> 152-160<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744357"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/IyerB99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/IyerB99.xml">XML</a></small></small></li>
<li id="KaxirasG99"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kaxiras:Stefanos">Stefanos Kaxiras</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goodman:James_R=">James R. Goodman</a>:<br /><b>Improving CC-NUMA Performance Using Instruction-Based Prediction.</b> 161-170<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744359"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KaxirasG99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KaxirasG99.xml">XML</a></small></small></li>
</ul>



<h2>SMP Clusters</h2>
 

<ul>
<li id="HagerstenK99"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hagersten:Erik">Erik Hagersten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Koster:Michael">Michael Koster</a>:<br /><b>WildFire: A Scalable Path for SMPs.</b> 172-181<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744361"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HagerstenK99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HagerstenK99.xml">XML</a></small></small></li>
<li id="FalsafiW99"><a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Parallel Dispatch Queue: A Queue-Based Programming Abstraction to Parallelize Fine-Grain Communication Protocols.</b> 182-192<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744362"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/FalsafiW99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/FalsafiW99.xml">XML</a></small></small></li>
<li id="BilasJZS99"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bilas:Angelos">Angelos Bilas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jiang:Dongming">Dongming Jiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Yuanyuan">Yuanyuan Zhou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Singh:Jaswinder_Pal">Jaswinder Pal Singh</a>:<br /><b>Limits to the Performance of Software Shared Memory: A Layered Approach.</b> 193-202<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744363"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BilasJZS99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BilasJZS99.xml">XML</a></small></small></li>
</ul>



<h2>Cache and I/O Systems</h2>
 

<ul>
<li id="HuYN99"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Yiming">Yiming Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Qing">Qing Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nightingale:Tycho">Tycho Nightingale</a>:<br /><b>RAPID-Cache - A Reliable and Inexpensive Write Cache for Disk I/O Systems.</b> 204-213<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744364"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HuYN99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HuYN99.xml">XML</a></small></small></li>
<li id="SchwarzSB99"><a href="http://dblp.dagstuhl.de/pers/hc/s/Schwarz:Thomas_J=_E=">Thomas J. E. Schwarz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Steinberg:Jesse">Jesse Steinberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Burkhard:Walter_A=">Walter A. Burkhard</a>:<br /><b>Permutation Development Data Layout (PDDL).</b> 214-217<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744365"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SchwarzSB99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SchwarzSB99.xml">XML</a></small></small></li>
<li id="InoueKM99"><a href="http://dblp.dagstuhl.de/pers/hc/i/Inoue:Koji">Koji Inoue</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kai:Koji">Koji Kai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Murakami:Kazuaki">Kazuaki Murakami</a>:<br /><b>Dynamically Variable Line-Size Cache Exploiting High On-Chip Memory Bandwidth of Merged DRAM/Logic LSIs.</b> 218-222<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744366"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/InoueKM99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/InoueKM99.xml">XML</a></small></small></li>
<li id="RheeL99"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rhee:Yunseok">Yunseok Rhee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Joonwon">Joonwon Lee</a>:<br /><b>A Scalable Cache Coherent Scheme Exploiting Wormhole Routing Networks.</b> 223-226<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744367"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RheeL99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RheeL99.xml">XML</a></small></small></li>
</ul>



<h2>Communication Issues I</h2>
 

<ul>
<li id="PirvuBN99"><a href="http://dblp.dagstuhl.de/pers/hc/p/Pirvu:Marius">Marius Pirvu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bhuyan:Laxmi_N=">Laxmi N. Bhuyan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Ni:Nan">Nan Ni</a>:<br /><b>The Impact of Link Arbitration on Switch Performance.</b> 228-235<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744368"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PirvuBN99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PirvuBN99.xml">XML</a></small></small></li>
<li id="VaidyaSD99"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vaidya:Aniruddha_S=">Aniruddha S. Vaidya</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>LAPSES: A Recipe for High Performance Adaptive Router Design.</b> 236-243<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744375"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/VaidyaSD99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/VaidyaSD99.xml">XML</a></small></small></li>
<li id="PlaatBH99"><a href="http://dblp.dagstuhl.de/pers/hc/p/Plaat:Aske">Aske Plaat</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bal:Henri_E=">Henri E. Bal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hofman:Rutger_F=_H=">Rutger F. H. Hofman</a>:<br /><b>Sensitivity of Parallel Applications to Large Differences in Bandwidth and Latency in Two-Layer Interconnects.</b> 244-253<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744376"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/PlaatBH99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/PlaatBH99.xml">XML</a></small></small></li>
</ul>



<h2>Shared Memory</h2>
 

<ul>
<li id="DwarkadasGKSSS99"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gharachorloo:Kourosh">Kourosh Gharachorloo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kontothanassis:Leonidas_I=">Leonidas I. Kontothanassis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scales:Daniel_J=">Daniel J. Scales</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Michael_L=">Michael L. Scott</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stets:Robert">Robert Stets</a>:<br /><b>Comparative Evaluation of Fine- and Coarse-Grain Approaches for Software Distributed Shared Memory.</b> 260-269<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744377"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/DwarkadasGKSSS99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/DwarkadasGKSSS99.xml">XML</a></small></small></li>
<li id="CondonHPS99"><a href="http://dblp.dagstuhl.de/pers/hc/c/Condon:Anne">Anne Condon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Plakal:Manoj">Manoj Plakal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>:<br /><b>Using Lamport Clocks to Reason about Relaxed Memory Models.</b> 270-278<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744379"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CondonHPS99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CondonHPS99.xml">XML</a></small></small></li>
<li id="CoxLHZ99"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cox:Alan_L=">Alan L. Cox</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lara:Eyal_de">Eyal de Lara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Y=_Charlie">Y. Charlie Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zwaenepoel:Willy">Willy Zwaenepoel</a>:<br /><b>A Performance Comparison of Homeless and Home-Based Lazy Release Consistency Protocols in Software Shared Memory.</b> 279-283<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744380"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CoxLHZ99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CoxLHZ99.xml">XML</a></small></small></li>
<li id="KuoCK99"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kuo:Chen=Chi">Chen-Chi Kuo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carter:John_B=">John B. Carter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kuramkote:Ravindra">Ravindra Kuramkote</a>:<br /><b>MP-LOCKs: Replacing H/W Synchronization Primitives with Message Passing.</b> 284-288<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744381"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KuoCK99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KuoCK99.xml">XML</a></small></small></li>
</ul>



<h2>Communication Issues II</h2>
 

<ul>
<li id="YangW99"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Yuanyuan">Yuanyuan Yang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Jianchao">Jianchao Wang</a>:<br /><b>Efficient All-to-All Broadcast in All-Port Mesh and Torus Networks.</b> 290-299<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744382"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/YangW99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/YangW99.xml">XML</a></small></small></li>
<li id="DuatoYCLQ99"><a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yalamanchili:Sudhakar">Sudhakar Yalamanchili</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Caminero:Blanca">Blanca Caminero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Love:Damon_S=">Damon S. Love</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Quiles:Francisco_J=">Francisco J. Quiles</a>:<br /><b>MMR: A High-Performance Multimedia Router - Architecture and Design Trade-Offs.</b> 300-309<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744383"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/DuatoYCLQ99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/DuatoYCLQ99.xml">XML</a></small></small></li>
<li id="SohnPKKY99"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sohn:Andrew">Andrew Sohn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Paek:Yunheung">Yunheung Paek</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Ku:Jui=Yuan">Jui-Yuan Ku</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kodama:Yuetsu">Yuetsu Kodama</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yamaguchi:Yoshinori">Yoshinori Yamaguchi</a>:<br /><b>Communication Studies of Single-Threaded and Multithreaded Distributed-Memory Multiprocessors.</b> 310-314<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744384"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SohnPKKY99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SohnPKKY99.xml">XML</a></small></small></li>
<li id="MartinezLD99"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mart=iacute=nez:Juan_Miguel">Juan Miguel Mart&#237;nez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/L=oacute=pez:Pedro">Pedro L&#243;pez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>:<br /><b>Impact of Buffer Size on the Efficiency of Deadlock Detection.</b> 315-318<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1999.744385"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MartinezLD99.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MartinezLD99.xml">XML</a></small></small></li>
</ul>



<h2>Workshop Overviews</h2>
 

<ul>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
