{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 17:28:16 2017 " "Info: Processing started: Wed Aug 30 17:28:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register KBD:inst7\|byterec:inst1\|dout\[2\] register mario:inst\|sigY\[0\] 23.565 ns " "Info: Slack time is 23.565 ns for clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"KBD:inst7\|byterec:inst1\|dout\[2\]\" and destination register \"mario:inst\|sigY\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "74.23 MHz 13.472 ns " "Info: Fmax is 74.23 MHz (period= 13.472 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.835 ns + Largest register register " "Info: + Largest register to register requirement is 36.835 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.009 ns " "Info: + Latch edge is 38.009 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns + Largest " "Info: + Largest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.607 ns + Shortest register " "Info: + Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 2.607 ns mario:inst\|sigY\[0\] 3 REG LCFF_X33_Y23_N13 7 " "Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 2.607 ns; Loc. = LCFF_X33_Y23_N13; Fanout = 7; REG Node = 'mario:inst\|sigY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.532 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[0] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.60 % ) " "Info: Total cell delay = 0.537 ns ( 20.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.070 ns ( 79.40 % ) " "Info: Total interconnect delay = 2.070 ns ( 79.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.607 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.607 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigY[0] {} } { 0.000ns 1.075ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.595 ns - Longest register " "Info: - Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.537 ns) 2.595 ns KBD:inst7\|byterec:inst1\|dout\[2\] 3 REG LCFF_X33_Y25_N29 3 " "Info: 3: + IC(0.983 ns) + CELL(0.537 ns) = 2.595 ns; Loc. = LCFF_X33_Y25_N29; Fanout = 3; REG Node = 'KBD:inst7\|byterec:inst1\|dout\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.520 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|byterec:inst1|dout[2] } "NODE_NAME" } } { "Keyboard/byterec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/byterec.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.69 % ) " "Info: Total cell delay = 0.537 ns ( 20.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.058 ns ( 79.31 % ) " "Info: Total interconnect delay = 2.058 ns ( 79.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.595 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|byterec:inst1|dout[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.595 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|byterec:inst1|dout[2] {} } { 0.000ns 1.075ns 0.983ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.607 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.607 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigY[0] {} } { 0.000ns 1.075ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.595 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|byterec:inst1|dout[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.595 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|byterec:inst1|dout[2] {} } { 0.000ns 1.075ns 0.983ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Keyboard/byterec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/byterec.vhd" 175 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.607 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.607 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigY[0] {} } { 0.000ns 1.075ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.595 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|byterec:inst1|dout[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.595 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|byterec:inst1|dout[2] {} } { 0.000ns 1.075ns 0.983ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.270 ns - Longest register register " "Info: - Longest register to register delay is 13.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KBD:inst7\|byterec:inst1\|dout\[2\] 1 REG LCFF_X33_Y25_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y25_N29; Fanout = 3; REG Node = 'KBD:inst7\|byterec:inst1\|dout\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KBD:inst7|byterec:inst1|dout[2] } "NODE_NAME" } } { "Keyboard/byterec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/byterec.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.623 ns) + CELL(0.150 ns) 1.773 ns mario:inst\|process_0~6 2 COMB LCCOMB_X33_Y25_N26 1 " "Info: 2: + IC(1.623 ns) + CELL(0.150 ns) = 1.773 ns; Loc. = LCCOMB_X33_Y25_N26; Fanout = 1; COMB Node = 'mario:inst\|process_0~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.773 ns" { KBD:inst7|byterec:inst1|dout[2] mario:inst|process_0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.410 ns) 2.656 ns mario:inst\|process_0~8 3 COMB LCCOMB_X33_Y25_N20 5 " "Info: 3: + IC(0.473 ns) + CELL(0.410 ns) = 2.656 ns; Loc. = LCCOMB_X33_Y25_N20; Fanout = 5; COMB Node = 'mario:inst\|process_0~8'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.883 ns" { mario:inst|process_0~6 mario:inst|process_0~8 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.436 ns) 4.630 ns mario:inst\|Y_state~11 4 COMB LCCOMB_X33_Y23_N0 33 " "Info: 4: + IC(1.538 ns) + CELL(0.436 ns) = 4.630 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 33; COMB Node = 'mario:inst\|Y_state~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.974 ns" { mario:inst|process_0~8 mario:inst|Y_state~11 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.437 ns) 5.863 ns mario:inst\|Add1~96 5 COMB LCCOMB_X33_Y23_N16 3 " "Info: 5: + IC(0.796 ns) + CELL(0.437 ns) = 5.863 ns; Loc. = LCCOMB_X33_Y23_N16; Fanout = 3; COMB Node = 'mario:inst\|Add1~96'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.233 ns" { mario:inst|Y_state~11 mario:inst|Add1~96 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.414 ns) 7.289 ns mario:inst\|Add5~1 6 COMB LCCOMB_X30_Y24_N0 2 " "Info: 6: + IC(1.012 ns) + CELL(0.414 ns) = 7.289 ns; Loc. = LCCOMB_X30_Y24_N0; Fanout = 2; COMB Node = 'mario:inst\|Add5~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.426 ns" { mario:inst|Add1~96 mario:inst|Add5~1 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.360 ns mario:inst\|Add5~3 7 COMB LCCOMB_X30_Y24_N2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.360 ns; Loc. = LCCOMB_X30_Y24_N2; Fanout = 2; COMB Node = 'mario:inst\|Add5~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~1 mario:inst|Add5~3 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.431 ns mario:inst\|Add5~5 8 COMB LCCOMB_X30_Y24_N4 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.431 ns; Loc. = LCCOMB_X30_Y24_N4; Fanout = 2; COMB Node = 'mario:inst\|Add5~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~3 mario:inst|Add5~5 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.502 ns mario:inst\|Add5~7 9 COMB LCCOMB_X30_Y24_N6 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.502 ns; Loc. = LCCOMB_X30_Y24_N6; Fanout = 2; COMB Node = 'mario:inst\|Add5~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~5 mario:inst|Add5~7 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.573 ns mario:inst\|Add5~9 10 COMB LCCOMB_X30_Y24_N8 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.573 ns; Loc. = LCCOMB_X30_Y24_N8; Fanout = 2; COMB Node = 'mario:inst\|Add5~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~7 mario:inst|Add5~9 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.644 ns mario:inst\|Add5~11 11 COMB LCCOMB_X30_Y24_N10 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.644 ns; Loc. = LCCOMB_X30_Y24_N10; Fanout = 2; COMB Node = 'mario:inst\|Add5~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~9 mario:inst|Add5~11 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.715 ns mario:inst\|Add5~13 12 COMB LCCOMB_X30_Y24_N12 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.715 ns; Loc. = LCCOMB_X30_Y24_N12; Fanout = 2; COMB Node = 'mario:inst\|Add5~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~11 mario:inst|Add5~13 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.874 ns mario:inst\|Add5~15 13 COMB LCCOMB_X30_Y24_N14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.159 ns) = 7.874 ns; Loc. = LCCOMB_X30_Y24_N14; Fanout = 2; COMB Node = 'mario:inst\|Add5~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { mario:inst|Add5~13 mario:inst|Add5~15 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.945 ns mario:inst\|Add5~17 14 COMB LCCOMB_X30_Y24_N16 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.945 ns; Loc. = LCCOMB_X30_Y24_N16; Fanout = 2; COMB Node = 'mario:inst\|Add5~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~15 mario:inst|Add5~17 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.016 ns mario:inst\|Add5~19 15 COMB LCCOMB_X30_Y24_N18 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.016 ns; Loc. = LCCOMB_X30_Y24_N18; Fanout = 2; COMB Node = 'mario:inst\|Add5~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~17 mario:inst|Add5~19 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.087 ns mario:inst\|Add5~21 16 COMB LCCOMB_X30_Y24_N20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 8.087 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 2; COMB Node = 'mario:inst\|Add5~21'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~19 mario:inst|Add5~21 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.158 ns mario:inst\|Add5~23 17 COMB LCCOMB_X30_Y24_N22 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 8.158 ns; Loc. = LCCOMB_X30_Y24_N22; Fanout = 2; COMB Node = 'mario:inst\|Add5~23'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~21 mario:inst|Add5~23 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.229 ns mario:inst\|Add5~25 18 COMB LCCOMB_X30_Y24_N24 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 8.229 ns; Loc. = LCCOMB_X30_Y24_N24; Fanout = 2; COMB Node = 'mario:inst\|Add5~25'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~23 mario:inst|Add5~25 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.300 ns mario:inst\|Add5~27 19 COMB LCCOMB_X30_Y24_N26 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.300 ns; Loc. = LCCOMB_X30_Y24_N26; Fanout = 2; COMB Node = 'mario:inst\|Add5~27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~25 mario:inst|Add5~27 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.371 ns mario:inst\|Add5~29 20 COMB LCCOMB_X30_Y24_N28 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.371 ns; Loc. = LCCOMB_X30_Y24_N28; Fanout = 2; COMB Node = 'mario:inst\|Add5~29'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~27 mario:inst|Add5~29 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.517 ns mario:inst\|Add5~31 21 COMB LCCOMB_X30_Y24_N30 2 " "Info: 21: + IC(0.000 ns) + CELL(0.146 ns) = 8.517 ns; Loc. = LCCOMB_X30_Y24_N30; Fanout = 2; COMB Node = 'mario:inst\|Add5~31'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { mario:inst|Add5~29 mario:inst|Add5~31 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.588 ns mario:inst\|Add5~33 22 COMB LCCOMB_X30_Y23_N0 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.588 ns; Loc. = LCCOMB_X30_Y23_N0; Fanout = 2; COMB Node = 'mario:inst\|Add5~33'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~31 mario:inst|Add5~33 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.659 ns mario:inst\|Add5~35 23 COMB LCCOMB_X30_Y23_N2 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.659 ns; Loc. = LCCOMB_X30_Y23_N2; Fanout = 2; COMB Node = 'mario:inst\|Add5~35'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~33 mario:inst|Add5~35 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.730 ns mario:inst\|Add5~37 24 COMB LCCOMB_X30_Y23_N4 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.730 ns; Loc. = LCCOMB_X30_Y23_N4; Fanout = 2; COMB Node = 'mario:inst\|Add5~37'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~35 mario:inst|Add5~37 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.801 ns mario:inst\|Add5~39 25 COMB LCCOMB_X30_Y23_N6 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.801 ns; Loc. = LCCOMB_X30_Y23_N6; Fanout = 2; COMB Node = 'mario:inst\|Add5~39'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~37 mario:inst|Add5~39 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.872 ns mario:inst\|Add5~41 26 COMB LCCOMB_X30_Y23_N8 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 8.872 ns; Loc. = LCCOMB_X30_Y23_N8; Fanout = 2; COMB Node = 'mario:inst\|Add5~41'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~39 mario:inst|Add5~41 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.943 ns mario:inst\|Add5~43 27 COMB LCCOMB_X30_Y23_N10 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 8.943 ns; Loc. = LCCOMB_X30_Y23_N10; Fanout = 2; COMB Node = 'mario:inst\|Add5~43'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~41 mario:inst|Add5~43 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.014 ns mario:inst\|Add5~45 28 COMB LCCOMB_X30_Y23_N12 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 9.014 ns; Loc. = LCCOMB_X30_Y23_N12; Fanout = 2; COMB Node = 'mario:inst\|Add5~45'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~43 mario:inst|Add5~45 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.173 ns mario:inst\|Add5~47 29 COMB LCCOMB_X30_Y23_N14 2 " "Info: 29: + IC(0.000 ns) + CELL(0.159 ns) = 9.173 ns; Loc. = LCCOMB_X30_Y23_N14; Fanout = 2; COMB Node = 'mario:inst\|Add5~47'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { mario:inst|Add5~45 mario:inst|Add5~47 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.244 ns mario:inst\|Add5~49 30 COMB LCCOMB_X30_Y23_N16 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 9.244 ns; Loc. = LCCOMB_X30_Y23_N16; Fanout = 2; COMB Node = 'mario:inst\|Add5~49'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~47 mario:inst|Add5~49 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.315 ns mario:inst\|Add5~51 31 COMB LCCOMB_X30_Y23_N18 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 9.315 ns; Loc. = LCCOMB_X30_Y23_N18; Fanout = 2; COMB Node = 'mario:inst\|Add5~51'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~49 mario:inst|Add5~51 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.386 ns mario:inst\|Add5~53 32 COMB LCCOMB_X30_Y23_N20 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 9.386 ns; Loc. = LCCOMB_X30_Y23_N20; Fanout = 2; COMB Node = 'mario:inst\|Add5~53'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { mario:inst|Add5~51 mario:inst|Add5~53 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.796 ns mario:inst\|Add5~54 33 COMB LCCOMB_X30_Y23_N22 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 9.796 ns; Loc. = LCCOMB_X30_Y23_N22; Fanout = 1; COMB Node = 'mario:inst\|Add5~54'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { mario:inst|Add5~53 mario:inst|Add5~54 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.438 ns) 10.910 ns mario:inst\|sigY\[8\]~5 34 COMB LCCOMB_X29_Y23_N2 1 " "Info: 34: + IC(0.676 ns) + CELL(0.438 ns) = 10.910 ns; Loc. = LCCOMB_X29_Y23_N2; Fanout = 1; COMB Node = 'mario:inst\|sigY\[8\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.114 ns" { mario:inst|Add5~54 mario:inst|sigY[8]~5 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 11.582 ns mario:inst\|sigY\[8\]~6 35 COMB LCCOMB_X29_Y23_N20 1 " "Info: 35: + IC(0.252 ns) + CELL(0.420 ns) = 11.582 ns; Loc. = LCCOMB_X29_Y23_N20; Fanout = 1; COMB Node = 'mario:inst\|sigY\[8\]~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.672 ns" { mario:inst|sigY[8]~5 mario:inst|sigY[8]~6 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 12.288 ns mario:inst\|sigY\[8\]~7 36 COMB LCCOMB_X29_Y23_N30 9 " "Info: 36: + IC(0.268 ns) + CELL(0.438 ns) = 12.288 ns; Loc. = LCCOMB_X29_Y23_N30; Fanout = 9; COMB Node = 'mario:inst\|sigY\[8\]~7'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.706 ns" { mario:inst|sigY[8]~6 mario:inst|sigY[8]~7 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.150 ns) 13.186 ns mario:inst\|sigY~16 37 COMB LCCOMB_X33_Y23_N12 1 " "Info: 37: + IC(0.748 ns) + CELL(0.150 ns) = 13.186 ns; Loc. = LCCOMB_X33_Y23_N12; Fanout = 1; COMB Node = 'mario:inst\|sigY~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.898 ns" { mario:inst|sigY[8]~7 mario:inst|sigY~16 } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.270 ns mario:inst\|sigY\[0\] 38 REG LCFF_X33_Y23_N13 7 " "Info: 38: + IC(0.000 ns) + CELL(0.084 ns) = 13.270 ns; Loc. = LCFF_X33_Y23_N13; Fanout = 7; REG Node = 'mario:inst\|sigY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { mario:inst|sigY~16 mario:inst|sigY[0] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/mario.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.884 ns ( 44.34 % ) " "Info: Total cell delay = 5.884 ns ( 44.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.386 ns ( 55.66 % ) " "Info: Total interconnect delay = 7.386 ns ( 55.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.270 ns" { KBD:inst7|byterec:inst1|dout[2] mario:inst|process_0~6 mario:inst|process_0~8 mario:inst|Y_state~11 mario:inst|Add1~96 mario:inst|Add5~1 mario:inst|Add5~3 mario:inst|Add5~5 mario:inst|Add5~7 mario:inst|Add5~9 mario:inst|Add5~11 mario:inst|Add5~13 mario:inst|Add5~15 mario:inst|Add5~17 mario:inst|Add5~19 mario:inst|Add5~21 mario:inst|Add5~23 mario:inst|Add5~25 mario:inst|Add5~27 mario:inst|Add5~29 mario:inst|Add5~31 mario:inst|Add5~33 mario:inst|Add5~35 mario:inst|Add5~37 mario:inst|Add5~39 mario:inst|Add5~41 mario:inst|Add5~43 mario:inst|Add5~45 mario:inst|Add5~47 mario:inst|Add5~49 mario:inst|Add5~51 mario:inst|Add5~53 mario:inst|Add5~54 mario:inst|sigY[8]~5 mario:inst|sigY[8]~6 mario:inst|sigY[8]~7 mario:inst|sigY~16 mario:inst|sigY[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.270 ns" { KBD:inst7|byterec:inst1|dout[2] {} mario:inst|process_0~6 {} mario:inst|process_0~8 {} mario:inst|Y_state~11 {} mario:inst|Add1~96 {} mario:inst|Add5~1 {} mario:inst|Add5~3 {} mario:inst|Add5~5 {} mario:inst|Add5~7 {} mario:inst|Add5~9 {} mario:inst|Add5~11 {} mario:inst|Add5~13 {} mario:inst|Add5~15 {} mario:inst|Add5~17 {} mario:inst|Add5~19 {} mario:inst|Add5~21 {} mario:inst|Add5~23 {} mario:inst|Add5~25 {} mario:inst|Add5~27 {} mario:inst|Add5~29 {} mario:inst|Add5~31 {} mario:inst|Add5~33 {} mario:inst|Add5~35 {} mario:inst|Add5~37 {} mario:inst|Add5~39 {} mario:inst|Add5~41 {} mario:inst|Add5~43 {} mario:inst|Add5~45 {} mario:inst|Add5~47 {} mario:inst|Add5~49 {} mario:inst|Add5~51 {} mario:inst|Add5~53 {} mario:inst|Add5~54 {} mario:inst|sigY[8]~5 {} mario:inst|sigY[8]~6 {} mario:inst|sigY[8]~7 {} mario:inst|sigY~16 {} mario:inst|sigY[0] {} } { 0.000ns 1.623ns 0.473ns 1.538ns 0.796ns 1.012ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.676ns 0.252ns 0.268ns 0.748ns 0.000ns } { 0.000ns 0.150ns 0.410ns 0.436ns 0.437ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.420ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.607 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.607 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigY[0] {} } { 0.000ns 1.075ns 0.995ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.595 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|byterec:inst1|dout[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.595 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|byterec:inst1|dout[2] {} } { 0.000ns 1.075ns 0.983ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.270 ns" { KBD:inst7|byterec:inst1|dout[2] mario:inst|process_0~6 mario:inst|process_0~8 mario:inst|Y_state~11 mario:inst|Add1~96 mario:inst|Add5~1 mario:inst|Add5~3 mario:inst|Add5~5 mario:inst|Add5~7 mario:inst|Add5~9 mario:inst|Add5~11 mario:inst|Add5~13 mario:inst|Add5~15 mario:inst|Add5~17 mario:inst|Add5~19 mario:inst|Add5~21 mario:inst|Add5~23 mario:inst|Add5~25 mario:inst|Add5~27 mario:inst|Add5~29 mario:inst|Add5~31 mario:inst|Add5~33 mario:inst|Add5~35 mario:inst|Add5~37 mario:inst|Add5~39 mario:inst|Add5~41 mario:inst|Add5~43 mario:inst|Add5~45 mario:inst|Add5~47 mario:inst|Add5~49 mario:inst|Add5~51 mario:inst|Add5~53 mario:inst|Add5~54 mario:inst|sigY[8]~5 mario:inst|sigY[8]~6 mario:inst|sigY[8]~7 mario:inst|sigY~16 mario:inst|sigY[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.270 ns" { KBD:inst7|byterec:inst1|dout[2] {} mario:inst|process_0~6 {} mario:inst|process_0~8 {} mario:inst|Y_state~11 {} mario:inst|Add1~96 {} mario:inst|Add5~1 {} mario:inst|Add5~3 {} mario:inst|Add5~5 {} mario:inst|Add5~7 {} mario:inst|Add5~9 {} mario:inst|Add5~11 {} mario:inst|Add5~13 {} mario:inst|Add5~15 {} mario:inst|Add5~17 {} mario:inst|Add5~19 {} mario:inst|Add5~21 {} mario:inst|Add5~23 {} mario:inst|Add5~25 {} mario:inst|Add5~27 {} mario:inst|Add5~29 {} mario:inst|Add5~31 {} mario:inst|Add5~33 {} mario:inst|Add5~35 {} mario:inst|Add5~37 {} mario:inst|Add5~39 {} mario:inst|Add5~41 {} mario:inst|Add5~43 {} mario:inst|Add5~45 {} mario:inst|Add5~47 {} mario:inst|Add5~49 {} mario:inst|Add5~51 {} mario:inst|Add5~53 {} mario:inst|Add5~54 {} mario:inst|sigY[8]~5 {} mario:inst|sigY[8]~6 {} mario:inst|sigY[8]~7 {} mario:inst|sigY~16 {} mario:inst|sigY[0] {} } { 0.000ns 1.623ns 0.473ns 1.538ns 0.796ns 1.012ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.676ns 0.252ns 0.268ns 0.748ns 0.000ns } { 0.000ns 0.150ns 0.410ns 0.436ns 0.437ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.420ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27 register misc:inst5\|Reset_Delay:r0\|Cont\[10\] register misc:inst5\|Reset_Delay:r0\|Cont\[3\] 32.537 ns " "Info: Slack time is 32.537 ns for clock \"CLOCK_27\" between source register \"misc:inst5\|Reset_Delay:r0\|Cont\[10\]\" and destination register \"misc:inst5\|Reset_Delay:r0\|Cont\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "222.22 MHz 4.5 ns " "Info: Fmax is 222.22 MHz (period= 4.5 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.823 ns + Largest register register " "Info: + Largest register to register requirement is 36.823 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.619 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.619 ns misc:inst5\|Reset_Delay:r0\|Cont\[3\] 3 REG LCFF_X34_Y24_N19 3 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X34_Y24_N19; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.527 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.88 % ) " "Info: Total cell delay = 1.516 ns ( 57.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 42.12 % ) " "Info: Total interconnect delay = 1.103 ns ( 42.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.619 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.619 ns misc:inst5\|Reset_Delay:r0\|Cont\[10\] 3 REG LCFF_X34_Y24_N13 3 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X34_Y24_N13; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.527 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[10] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.88 % ) " "Info: Total cell delay = 1.516 ns ( 57.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 42.12 % ) " "Info: Total interconnect delay = 1.103 ns ( 42.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[10] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[10] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[10] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.286 ns - Longest register register " "Info: - Longest register to register delay is 4.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|Reset_Delay:r0\|Cont\[10\] 1 REG LCFF_X34_Y24_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y24_N13; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|Reset_Delay:r0|Cont[10] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.332 ns) + CELL(0.371 ns) 1.703 ns misc:inst5\|Reset_Delay:r0\|Equal0~3 2 COMB LCCOMB_X34_Y23_N24 1 " "Info: 2: + IC(1.332 ns) + CELL(0.371 ns) = 1.703 ns; Loc. = LCCOMB_X34_Y23_N24; Fanout = 1; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.703 ns" { misc:inst5|Reset_Delay:r0|Cont[10] misc:inst5|Reset_Delay:r0|Equal0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 2.233 ns misc:inst5\|Reset_Delay:r0\|Equal0~5 3 COMB LCCOMB_X34_Y23_N28 2 " "Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 2.233 ns; Loc. = LCCOMB_X34_Y23_N28; Fanout = 2; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.530 ns" { misc:inst5|Reset_Delay:r0|Equal0~3 misc:inst5|Reset_Delay:r0|Equal0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 2.913 ns misc:inst5\|Reset_Delay:r0\|Equal0~6 4 COMB LCCOMB_X34_Y23_N30 20 " "Info: 4: + IC(0.260 ns) + CELL(0.420 ns) = 2.913 ns; Loc. = LCCOMB_X34_Y23_N30; Fanout = 20; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.680 ns" { misc:inst5|Reset_Delay:r0|Equal0~5 misc:inst5|Reset_Delay:r0|Equal0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.660 ns) 4.286 ns misc:inst5\|Reset_Delay:r0\|Cont\[3\] 5 REG LCFF_X34_Y24_N19 3 " "Info: 5: + IC(0.713 ns) + CELL(0.660 ns) = 4.286 ns; Loc. = LCFF_X34_Y24_N19; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.373 ns" { misc:inst5|Reset_Delay:r0|Equal0~6 misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 40.27 % ) " "Info: Total cell delay = 1.726 ns ( 40.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.560 ns ( 59.73 % ) " "Info: Total interconnect delay = 2.560 ns ( 59.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.286 ns" { misc:inst5|Reset_Delay:r0|Cont[10] misc:inst5|Reset_Delay:r0|Equal0~3 misc:inst5|Reset_Delay:r0|Equal0~5 misc:inst5|Reset_Delay:r0|Equal0~6 misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.286 ns" { misc:inst5|Reset_Delay:r0|Cont[10] {} misc:inst5|Reset_Delay:r0|Equal0~3 {} misc:inst5|Reset_Delay:r0|Equal0~5 {} misc:inst5|Reset_Delay:r0|Equal0~6 {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 1.332ns 0.255ns 0.260ns 0.713ns } { 0.000ns 0.371ns 0.275ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[10] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.286 ns" { misc:inst5|Reset_Delay:r0|Cont[10] misc:inst5|Reset_Delay:r0|Equal0~3 misc:inst5|Reset_Delay:r0|Equal0~5 misc:inst5|Reset_Delay:r0|Equal0~6 misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.286 ns" { misc:inst5|Reset_Delay:r0|Cont[10] {} misc:inst5|Reset_Delay:r0|Equal0~3 {} misc:inst5|Reset_Delay:r0|Equal0~5 {} misc:inst5|Reset_Delay:r0|Equal0~6 {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 1.332ns 0.255ns 0.260ns 0.713ns } { 0.000ns 0.371ns 0.275ns 0.420ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register VGA_Controller:inst6\|oVGA_V_SYNC_t register VGA_Controller:inst6\|oVGA_V_SYNC_t 391 ps " "Info: Minimum slack time is 391 ps for clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:inst6\|oVGA_V_SYNC_t\" and destination register \"VGA_Controller:inst6\|oVGA_V_SYNC_t\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 1 REG LCFF_X31_Y28_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y28_N19; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:inst6\|oVGA_V_SYNC_t~0 2 COMB LCCOMB_X31_Y28_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X31_Y28_N18; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X31_Y28_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X31_Y28_N19; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t {} VGA_Controller:inst6|oVGA_V_SYNC_t~0 {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.972 ns " "Info: + Latch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.617 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.617 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X31_Y28_N19 3 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X31_Y28_N19; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.542 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.52 % ) " "Info: Total cell delay = 0.537 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.080 ns ( 79.48 % ) " "Info: Total interconnect delay = 2.080 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.617 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.617 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.617 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.537 ns) 2.617 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X31_Y28_N19 3 " "Info: 3: + IC(1.005 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X31_Y28_N19; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.542 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.52 % ) " "Info: Total cell delay = 0.537 ns ( 20.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.080 ns ( 79.48 % ) " "Info: Total interconnect delay = 2.080 ns ( 79.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.617 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.617 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.617 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.617 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.617 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.617 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t {} VGA_Controller:inst6|oVGA_V_SYNC_t~0 {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.617 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.617 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.005ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_27 register misc:inst5\|Reset_Delay:r0\|Cont\[0\] register misc:inst5\|Reset_Delay:r0\|Cont\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_27\" between source register \"misc:inst5\|Reset_Delay:r0\|Cont\[0\]\" and destination register \"misc:inst5\|Reset_Delay:r0\|Cont\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 1 REG LCFF_X34_Y24_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y24_N9; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\]~0 2 COMB LCCOMB_X34_Y24_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X34_Y24_N8; Fanout = 1; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { misc:inst5|Reset_Delay:r0|Cont[0] misc:inst5|Reset_Delay:r0|Cont[0]~0 } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X34_Y24_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X34_Y24_N9; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { misc:inst5|Reset_Delay:r0|Cont[0]~0 misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] misc:inst5|Reset_Delay:r0|Cont[0]~0 misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] {} misc:inst5|Reset_Delay:r0|Cont[0]~0 {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.619 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.619 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X34_Y24_N9 4 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X34_Y24_N9; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.527 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.88 % ) " "Info: Total cell delay = 1.516 ns ( 57.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 42.12 % ) " "Info: Total interconnect delay = 1.103 ns ( 42.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.619 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.619 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X34_Y24_N9 4 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X34_Y24_N9; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.527 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.88 % ) " "Info: Total cell delay = 1.516 ns ( 57.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.103 ns ( 42.12 % ) " "Info: Total interconnect delay = 1.103 ns ( 42.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] misc:inst5|Reset_Delay:r0|Cont[0]~0 misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] {} misc:inst5|Reset_Delay:r0|Cont[0]~0 {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.990ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "KBD:inst7\|bitrec:inst2\|dout\[0\] RESETn CLOCK_27 5.421 ns register " "Info: tsu for register \"KBD:inst7\|bitrec:inst2\|dout\[0\]\" (data pin = \"RESETn\", clock pin = \"CLOCK_27\") is 5.421 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.053 ns + Longest pin register " "Info: + Longest pin to register delay is 9.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RESETn 1 PIN PIN_G26 189 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 189; PIN Node = 'RESETn'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 456 672 840 472 "RESETn" "" } { 504 928 979 520 "RESETn" "" } { 448 840 881 464 "RESETn" "" } { 464 1776 1817 480 "RESETn" "" } { 624 1464 1515 640 "RESETn" "" } { 768 576 627 784 "RESETn" "" } { 720 1056 1097 736 "RESETn" "" } { 768 816 867 784 "RESETn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.597 ns) + CELL(0.271 ns) 7.730 ns KBD:inst7\|bitrec:inst2\|dout\[0\]~1 2 COMB LCCOMB_X31_Y25_N8 8 " "Info: 2: + IC(6.597 ns) + CELL(0.271 ns) = 7.730 ns; Loc. = LCCOMB_X31_Y25_N8; Fanout = 8; COMB Node = 'KBD:inst7\|bitrec:inst2\|dout\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.868 ns" { RESETn KBD:inst7|bitrec:inst2|dout[0]~1 } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.660 ns) 9.053 ns KBD:inst7\|bitrec:inst2\|dout\[0\] 3 REG LCFF_X32_Y25_N11 3 " "Info: 3: + IC(0.663 ns) + CELL(0.660 ns) = 9.053 ns; Loc. = LCFF_X32_Y25_N11; Fanout = 3; REG Node = 'KBD:inst7\|bitrec:inst2\|dout\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.323 ns" { KBD:inst7|bitrec:inst2|dout[0]~1 KBD:inst7|bitrec:inst2|dout[0] } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.793 ns ( 19.81 % ) " "Info: Total cell delay = 1.793 ns ( 19.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.260 ns ( 80.19 % ) " "Info: Total interconnect delay = 7.260 ns ( 80.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.053 ns" { RESETn KBD:inst7|bitrec:inst2|dout[0]~1 KBD:inst7|bitrec:inst2|dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.053 ns" { RESETn {} RESETn~combout {} KBD:inst7|bitrec:inst2|dout[0]~1 {} KBD:inst7|bitrec:inst2|dout[0] {} } { 0.000ns 0.000ns 6.597ns 0.663ns } { 0.000ns 0.862ns 0.271ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.624 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.624 ns KBD:inst7\|bitrec:inst2\|dout\[0\] 3 REG LCFF_X32_Y25_N11 3 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X32_Y25_N11; Fanout = 3; REG Node = 'KBD:inst7\|bitrec:inst2\|dout\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.549 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|dout[0] } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.46 % ) " "Info: Total cell delay = 0.537 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.087 ns ( 79.54 % ) " "Info: Total interconnect delay = 2.087 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|bitrec:inst2|dout[0] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "9.053 ns" { RESETn KBD:inst7|bitrec:inst2|dout[0]~1 KBD:inst7|bitrec:inst2|dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "9.053 ns" { RESETn {} RESETn~combout {} KBD:inst7|bitrec:inst2|dout[0]~1 {} KBD:inst7|bitrec:inst2|dout[0] {} } { 0.000ns 0.000ns 6.597ns 0.663ns } { 0.000ns 0.862ns 0.271ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.624 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|dout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.624 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|bitrec:inst2|dout[0] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_R\[7\] VGA_Controller:inst6\|H_Cont\[1\] 12.601 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_R\[7\]\" through register \"VGA_Controller:inst6\|H_Cont\[1\]\" is 12.601 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.602 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.602 ns VGA_Controller:inst6\|H_Cont\[1\] 3 REG LCFF_X42_Y26_N5 5 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.602 ns; Loc. = LCFF_X42_Y26_N5; Fanout = 5; REG Node = 'VGA_Controller:inst6\|H_Cont\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.527 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|H_Cont[1] } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.64 % ) " "Info: Total cell delay = 0.537 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.065 ns ( 79.36 % ) " "Info: Total interconnect delay = 2.065 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.602 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|H_Cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.602 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|H_Cont[1] {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 190 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.777 ns + Longest register pin " "Info: + Longest register to pin delay is 8.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst6\|H_Cont\[1\] 1 REG LCFF_X42_Y26_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y26_N5; Fanout = 5; REG Node = 'VGA_Controller:inst6\|H_Cont\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst6|H_Cont[1] } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.420 ns) 1.178 ns VGA_Controller:inst6\|LessThan0~2 2 COMB LCCOMB_X40_Y26_N0 1 " "Info: 2: + IC(0.758 ns) + CELL(0.420 ns) = 1.178 ns; Loc. = LCCOMB_X40_Y26_N0; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.178 ns" { VGA_Controller:inst6|H_Cont[1] VGA_Controller:inst6|LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.416 ns) 1.849 ns VGA_Controller:inst6\|LessThan0~3 3 COMB LCCOMB_X40_Y26_N30 1 " "Info: 3: + IC(0.255 ns) + CELL(0.416 ns) = 1.849 ns; Loc. = LCCOMB_X40_Y26_N30; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.671 ns" { VGA_Controller:inst6|LessThan0~2 VGA_Controller:inst6|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.437 ns) 2.687 ns VGA_Controller:inst6\|oVGA_R~1 4 COMB LCCOMB_X41_Y26_N12 8 " "Info: 4: + IC(0.401 ns) + CELL(0.437 ns) = 2.687 ns; Loc. = LCCOMB_X41_Y26_N12; Fanout = 8; COMB Node = 'VGA_Controller:inst6\|oVGA_R~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.838 ns" { VGA_Controller:inst6|LessThan0~3 VGA_Controller:inst6|oVGA_R~1 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.150 ns) 4.320 ns VGA_Controller:inst6\|oVGA_R\[7\]~4 5 COMB LCCOMB_X31_Y28_N28 1 " "Info: 5: + IC(1.483 ns) + CELL(0.150 ns) = 4.320 ns; Loc. = LCCOMB_X31_Y28_N28; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|oVGA_R\[7\]~4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.633 ns" { VGA_Controller:inst6|oVGA_R~1 VGA_Controller:inst6|oVGA_R[7]~4 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(2.788 ns) 8.777 ns VGA_R\[7\] 6 PIN PIN_H12 0 " "Info: 6: + IC(1.669 ns) + CELL(2.788 ns) = 8.777 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'VGA_R\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.457 ns" { VGA_Controller:inst6|oVGA_R[7]~4 VGA_R[7] } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.211 ns ( 47.98 % ) " "Info: Total cell delay = 4.211 ns ( 47.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.566 ns ( 52.02 % ) " "Info: Total interconnect delay = 4.566 ns ( 52.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.777 ns" { VGA_Controller:inst6|H_Cont[1] VGA_Controller:inst6|LessThan0~2 VGA_Controller:inst6|LessThan0~3 VGA_Controller:inst6|oVGA_R~1 VGA_Controller:inst6|oVGA_R[7]~4 VGA_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.777 ns" { VGA_Controller:inst6|H_Cont[1] {} VGA_Controller:inst6|LessThan0~2 {} VGA_Controller:inst6|LessThan0~3 {} VGA_Controller:inst6|oVGA_R~1 {} VGA_Controller:inst6|oVGA_R[7]~4 {} VGA_R[7] {} } { 0.000ns 0.758ns 0.255ns 0.401ns 1.483ns 1.669ns } { 0.000ns 0.420ns 0.416ns 0.437ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.602 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|H_Cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.602 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|H_Cont[1] {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.777 ns" { VGA_Controller:inst6|H_Cont[1] VGA_Controller:inst6|LessThan0~2 VGA_Controller:inst6|LessThan0~3 VGA_Controller:inst6|oVGA_R~1 VGA_Controller:inst6|oVGA_R[7]~4 VGA_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.777 ns" { VGA_Controller:inst6|H_Cont[1] {} VGA_Controller:inst6|LessThan0~2 {} VGA_Controller:inst6|LessThan0~3 {} VGA_Controller:inst6|oVGA_R~1 {} VGA_Controller:inst6|oVGA_R[7]~4 {} VGA_R[7] {} } { 0.000ns 0.758ns 0.255ns 0.401ns 1.483ns 1.669ns } { 0.000ns 0.420ns 0.416ns 0.437ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "KBD:inst7\|lpf:cleaner\|shiftreg\[0\] KBD_CLK CLOCK_27 -3.143 ns register " "Info: th for register \"KBD:inst7\|lpf:cleaner\|shiftreg\[0\]\" (data pin = \"KBD_CLK\", clock pin = \"CLOCK_27\") is -3.143 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.609 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 206 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 206; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.609 ns KBD:inst7\|lpf:cleaner\|shiftreg\[0\] 3 REG LCFF_X41_Y25_N21 2 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.609 ns; Loc. = LCFF_X41_Y25_N21; Fanout = 2; REG Node = 'KBD:inst7\|lpf:cleaner\|shiftreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.534 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "Keyboard/lpf.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/lpf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.58 % ) " "Info: Total cell delay = 0.537 ns ( 20.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.072 ns ( 79.42 % ) " "Info: Total interconnect delay = 2.072 ns ( 79.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.609 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.609 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|lpf:cleaner|shiftreg[0] {} } { 0.000ns 1.075ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Keyboard/lpf.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/lpf.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.990 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns KBD_CLK 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'KBD_CLK'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KBD_CLK } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 792 448 616 808 "KBD_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.752 ns) + CELL(0.366 ns) 6.990 ns KBD:inst7\|lpf:cleaner\|shiftreg\[0\] 2 REG LCFF_X41_Y25_N21 2 " "Info: 2: + IC(5.752 ns) + CELL(0.366 ns) = 6.990 ns; Loc. = LCFF_X41_Y25_N21; Fanout = 2; REG Node = 'KBD:inst7\|lpf:cleaner\|shiftreg\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.118 ns" { KBD_CLK KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "Keyboard/lpf.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Keyboard/lpf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 17.71 % ) " "Info: Total cell delay = 1.238 ns ( 17.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.752 ns ( 82.29 % ) " "Info: Total interconnect delay = 5.752 ns ( 82.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.990 ns" { KBD_CLK KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.990 ns" { KBD_CLK {} KBD_CLK~combout {} KBD:inst7|lpf:cleaner|shiftreg[0] {} } { 0.000ns 0.000ns 5.752ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.609 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.609 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|lpf:cleaner|shiftreg[0] {} } { 0.000ns 1.075ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.990 ns" { KBD_CLK KBD:inst7|lpf:cleaner|shiftreg[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.990 ns" { KBD_CLK {} KBD_CLK~combout {} KBD:inst7|lpf:cleaner|shiftreg[0] {} } { 0.000ns 0.000ns 5.752ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 17:28:17 2017 " "Info: Processing ended: Wed Aug 30 17:28:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
