#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Sep 17 19:35:57 2021
# Process ID: 29956
# Current directory: /home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware
# Command line: vivado -mode batch -source main.tcl
# Log file: /home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/vivado.log
# Journal file: /home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/vivado.jou
#-----------------------------------------------------------
source main.tcl
# create_project -force -name main -part xc7a35tcpg236-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/hardware/gpio/gpio.v}
# read_verilog {/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
# read_verilog {/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v}
# read_xdc main.xdc
# set_property PROCESSING_ORDER EARLY [get_files main.xdc]
# synth_design -directive default -top main -part xc7a35tcpg236-1
Command: synth_design -directive default -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30058 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1350.789 ; gain = 0.000 ; free physical = 116 ; free virtual = 5977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:276]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:278]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:508]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:508]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:509]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:509]
INFO: [Synth 8-3876] $readmem data file 'mem.init' is read successfully [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1643]
INFO: [Synth 8-3876] $readmem data file 'mem_1.init' is read successfully [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1663]
INFO: [Synth 8-3876] $readmem data file 'mem_2.init' is read successfully [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1683]
INFO: [Synth 8-3876] $readmem data file 'mem_3.init' is read successfully [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1695]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1406]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1440]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1464]
INFO: [Synth 8-155] case statement is not full and has no default [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1519]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'gpio' [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/hardware/gpio/gpio.v:23]
	Parameter data_width bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register sw_reg_reg in module gpio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/hardware/gpio/gpio.v:39]
WARNING: [Synth 8-5788] Register irq_reg in module gpio is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/hardware/gpio/gpio.v:41]
INFO: [Synth 8-6155] done synthesizing module 'gpio' (2#1) [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/hardware/gpio/gpio.v:23]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:46]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1352]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6025]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6130]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6131]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6302]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6304]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6305]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6309]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (3#1) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6025]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5194]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5403]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5404]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5406]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5407]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5899]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5900]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5901]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5902]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5903]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5904]
WARNING: [Synth 8-6014] Unused sequential element stageA_request_totalyConsistent_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5908]
WARNING: [Synth 8-6014] Unused sequential element stageB_request_totalyConsistent_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5922]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5930]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_bypassTranslation_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5933]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5936]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5938]
WARNING: [Synth 8-3848] Net io_cpu_writeBack_exclusiveOk in module/entity DataCache does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5236]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (4#1) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5194]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2953]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3061]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3062]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3063]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4599]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4603]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4622]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_rData_uncached_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3257]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_rData_last_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3262]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_s2mPipe_rData_uncached_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_s2mPipe_rData_last_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3278]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4885]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4887]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2492]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2491]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2505]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5179]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:80]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:643]
WARNING: [Synth 8-3848] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:671]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SW in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:94]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SR in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:95]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SO in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:96]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SI in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:97]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PW in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:98]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PR in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:99]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PO in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:100]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PI in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:101]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_FM in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:102]
WARNING: [Synth 8-3848] Net dBus_rsp_payload_last in module/entity VexRiscv does not have driver. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:656]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (5#1) [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:46]
INFO: [Synth 8-6157] synthesizing module 'FD' [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (6#1) [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 12.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 85 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (7#1) [/home/camilo/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
WARNING: [Synth 8-350] instance 'MMCME2_ADV' of module 'MMCME2_ADV' requires 33 connections, but only 8 given [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1841]
WARNING: [Synth 8-6014] Unused sequential element main_LED_REG_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1427]
WARNING: [Synth 8-6014] Unused sequential element main_SW_REG_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1428]
WARNING: [Synth 8-6014] Unused sequential element builder_status_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1429]
WARNING: [Synth 8-6014] Unused sequential element builder_enable_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1437]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_scratch_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1459]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_bus_errors_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1460]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_timer_load_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1494]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_timer_reload_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1498]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_timer_en_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1502]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_timer_value_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1507]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_timer_status_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1508]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_timer_enable_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1516]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_uart_txfull_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1546]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_uart_rxempty_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1547]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_uart_status_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1548]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_uart_enable_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1556]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_uart_txempty_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1557]
WARNING: [Synth 8-6014] Unused sequential element main_basesoc_uart_rxfull_re_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1558]
WARNING: [Synth 8-6014] Unused sequential element memdat_1_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1704]
WARNING: [Synth 8-6014] Unused sequential element memdat_3_reg was removed.  [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1721]
INFO: [Synth 8-6155] done synthesizing module 'main' (8#1) [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_exclusiveOk
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_args_totalyConsistent
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_bypassTranslation
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isUser
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[11]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[10]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[9]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[8]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[7]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[6]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[5]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SW
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SR
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SO
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SI
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PW
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PR
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PO
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PI
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_mem_rsp_payload_last
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1388.203 ; gain = 37.414 ; free physical = 168 ; free virtual = 5904
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1388.203 ; gain = 37.414 ; free physical = 178 ; free virtual = 5914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1388.203 ; gain = 37.414 ; free physical = 178 ; free virtual = 5914
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc]
WARNING: [Vivado 12-4379] -period contains time 140000000.000000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:61]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:72]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:74]
Finished Parsing XDC File [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1715.625 ; gain = 0.000 ; free physical = 118 ; free virtual = 5639
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1715.625 ; gain = 0.000 ; free physical = 119 ; free virtual = 5640
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  FD => FDRE: 8 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1715.625 ; gain = 0.000 ; free physical = 119 ; free virtual = 5639
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1715.625 ; gain = 0.000 ; free physical = 119 ; free virtual = 5639
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1715.625 ; gain = 364.836 ; free physical = 186 ; free virtual = 5708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1715.625 ; gain = 364.836 ; free physical = 185 ; free virtual = 5707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1715.625 ; gain = 364.836 ; free physical = 186 ; free virtual = 5708
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2530]
INFO: [Synth 8-5544] ROM "iBusWishbone_CTI" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_mstatus_MIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iBusWishbone_CTI" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_mstatus_MIE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_execute_SrcPlugin_addSub_4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dBusWishbone_CTI0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_CsrPlugin_csrMapping_readDataInit_2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IBusCachedPlugin_decodeExceptionPort_payload_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_zz_DBusCachedPlugin_exceptionBus_payload_code_1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CsrPlugin_interrupt_code" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_to_memory_BRANCH_CALC" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_MulPlugin_bSigned" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "execute_MulPlugin_aSigned" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:714]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:684]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_2_reg' and it is trimmed from '10' to '8' bits. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1709]
WARNING: [Synth 8-3936] Found unconnected internal register 'memdat_4_reg' and it is trimmed from '10' to '8' bits. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1726]
INFO: [Synth 8-5544] ROM "builder_rs232phytx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_rs232phyrx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1715.625 ; gain = 364.836 ; free physical = 132 ; free virtual = 5655
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 48    
	               30 Bit    Registers := 3     
	               22 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 147   
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 92    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 146   
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 12    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 35    
+---RAMs : 
	             128K Bit         RAMs := 1     
	              64K Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 30    
Module gpio 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module DataCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---RAMs : 
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 30    
	               30 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 77    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 70    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 91    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2495]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2500]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
INFO: [Synth 8-5544] ROM "builder_rs232phytx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "builder_rs232phyrx_next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM banks_0_reg to conserve power
INFO: [Synth 8-3971] The signal RegFilePlugin_regFile_reg was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_1_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM mem_2_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD)
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[1]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[2]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[3]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[4]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[5]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[6]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[8]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[9]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[10]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[11]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[12]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[13]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[14]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[16]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[17]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[18]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[19]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[20]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[21]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[22]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[24]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[25]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[26]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[27]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[28]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[29]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[30]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[7]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[15]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[23]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[31]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/decode_to_execute_MEMORY_WR_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_BRANCH_CALC_reg[0] )
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[4]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[5]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[6]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[7]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[8]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[8]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[9]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[9]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[10]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[10]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[11]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[11]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[12]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[12]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[13]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[13]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[14]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[14]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[15]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[15]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[16]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[16]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[17]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[17]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[18]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[18]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[19]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[19]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[20]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[20]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[21]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[21]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[22]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[22]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[23]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[23]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[24]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[24]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[25]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[25]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[26]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[26]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[27]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[27]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[28]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[28]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[29]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[29]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[30]' (FDR) to 'builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[30]' (FDR) to 'builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_csr_bankarray_interface0_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\builder_csr_bankarray_interface3_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/CsrPlugin_interrupt_code_reg[1]' (FDSE) to 'VexRiscv/CsrPlugin_interrupt_code_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_code_reg[0] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[0]' (FDE) to 'VexRiscv/IBusCachedPlugin_fetchPc_pcReg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\IBusCachedPlugin_fetchPc_pcReg_reg[1] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[0]' (FDSE) to 'VexRiscv/CsrPlugin_interrupt_targetPrivilege_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[1] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[1]' (FDE) to 'VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/lineLoader_hadError_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/loader_killReg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/loader_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[31] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_reg[1]' (FDE) to 'VexRiscv/decode_to_execute_INSTRUCTION_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/CsrPlugin_mip_MTIP_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1/\loader_waysAllocator_reg[0] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_PC_reg[1]' (FDE) to 'VexRiscv/decode_to_execute_PC_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_s1_tightlyCoupledHit_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/\stageA_wayInvalidate_reg[0] )
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1/stageB_mmuRsp_refilling_reg' (FDE) to 'VexRiscv/dataCache_1/stageB_mmuRsp_exception_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1/stageB_mmuRsp_exception_reg' (FDE) to 'VexRiscv/dataCache_1/stageB_mmuRsp_isPaging_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1/stageB_mmuRsp_allowWrite_reg' (FDE) to 'VexRiscv/dataCache_1/stageB_mmuRsp_allowRead_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/dataCache_1/stageB_mmuRsp_allowRead_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/stageB_mmuRsp_isPaging_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_exception_reg' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_allowExecute_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_isPaging_reg' (FDE) to 'VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/IBusCachedPlugin_s2_tightlyCoupledHit_reg' (FDE) to 'VexRiscv/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_refilling_reg)
INFO: [Synth 8-3886] merging instance 'VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_reg[31]' (FDE) to 'VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_1)
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/execute_to_memory_MEMORY_WR_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/execute_to_memory_PC_reg[1]' (FDE) to 'VexRiscv/execute_to_memory_PC_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/memory_to_writeBack_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/memory_to_writeBack_MEMORY_WR_reg'
INFO: [Synth 8-3886] merging instance 'VexRiscv/memory_to_writeBack_PC_reg[1]' (FDE) to 'VexRiscv/memory_to_writeBack_PC_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/IBusCachedPlugin_cache/\decodeStage_mmuRsp_physicalAddress_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/dataCache_1/\stageB_wayInvalidate_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_2)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\decode_to_execute_PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_3)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_4)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\memory_to_writeBack_PC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_6)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FD_7)
WARNING: [Synth 8-3332] Sequential element (FD) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FD_1) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FD_2) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FD_3) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FD_4) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FD_5) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FD_6) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (FD_7) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1715.625 ; gain = 364.836 ; free physical = 270 ; free virtual = 5658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|main        | p_0_out    | 64x8          | LUT            | 
|main        | p_0_out    | 64x8          | LUT            | 
|main        | memdat_reg | 8192x32       | Block RAM      | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | banks_0_reg             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|main              | mem_1_reg               | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|main              | mem_2_reg               | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|main        | storage_reg   | Implied   | 16 x 8               | RAM32M x 2   | 
|main        | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+---------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/i_7/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/i_12/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/dataCache_1/i_16/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/i_2/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/i_2/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_60/mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_60/mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_63/mem_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_63/mem_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_63/mem_2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_63/mem_2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_73/memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-681] value '140000000000.0ps' out of range, cropping to '214748368.0ps' [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:61]
WARNING: [Synth 8-681] value '70000000000.0ps' out of range, cropping to '214748368.0ps' [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:61]
WARNING: [Synth 8-681] value '140000000000.0ps' out of range, cropping to '214748368.0ps' [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:61]
WARNING: [Synth 8-681] value '70000000000.0ps' out of range, cropping to '214748368.0ps' [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:61]
WARNING: [Synth 8-681] value '14000000000.0ps' out of range, cropping to '214748368.0ps' [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:63]
WARNING: [Synth 8-681] value '7000000000.0ps' out of range, cropping to '214748368.0ps' [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:63]
WARNING: [Synth 8-681] value '14000000000.0ps' out of range, cropping to '214748368.0ps' [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:63]
WARNING: [Synth 8-681] value '7000000000.0ps' out of range, cropping to '214748368.0ps' [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:63]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1736.625 ; gain = 385.836 ; free physical = 129 ; free virtual = 5499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:30 . Memory (MB): peak = 1742.625 ; gain = 391.836 ; free physical = 153 ; free virtual = 5518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|InstructionCache: | banks_0_reg             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|InstructionCache: | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataCache:        | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|main              | mem_1_reg               | 2 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 2      | 
|main              | mem_2_reg               | 4 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+---------------+-----------+----------------------+--------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives   | 
+------------+---------------+-----------+----------------------+--------------+
|main        | storage_reg   | Implied   | 16 x 8               | RAM32M x 2   | 
|main        | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2   | 
+------------+---------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/dataCache_1/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_1_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem_2_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance memdat_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 1791.992 ; gain = 441.203 ; free physical = 157 ; free virtual = 5520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4890]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1293]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3039]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5163]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5160]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5148]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/LiteX/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5157]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1339]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:851]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.v:1290]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 1791.992 ; gain = 441.203 ; free physical = 130 ; free virtual = 5494
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:36 . Memory (MB): peak = 1791.992 ; gain = 441.203 ; free physical = 128 ; free virtual = 5492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 1791.992 ; gain = 441.203 ; free physical = 147 ; free virtual = 5511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 1791.992 ; gain = 441.203 ; free physical = 147 ; free virtual = 5511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 1791.992 ; gain = 441.203 ; free physical = 125 ; free virtual = 5490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 1791.992 ; gain = 441.203 ; free physical = 125 ; free virtual = 5490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |   127|
|3     |DSP48E1     |     1|
|4     |DSP48E1_1   |     3|
|5     |LUT1        |   120|
|6     |LUT2        |   304|
|7     |LUT3        |   345|
|8     |LUT4        |   465|
|9     |LUT5        |   425|
|10    |LUT6        |   856|
|11    |MMCME2_ADV  |     1|
|12    |RAM32M      |     4|
|13    |RAMB18E1    |     4|
|14    |RAMB18E1_2  |     4|
|15    |RAMB36E1    |     1|
|16    |RAMB36E1_1  |     2|
|17    |RAMB36E1_10 |     1|
|18    |RAMB36E1_2  |     4|
|19    |RAMB36E1_3  |     1|
|20    |RAMB36E1_4  |     1|
|21    |RAMB36E1_5  |     1|
|22    |RAMB36E1_6  |     1|
|23    |RAMB36E1_7  |     1|
|24    |RAMB36E1_8  |     1|
|25    |RAMB36E1_9  |     1|
|26    |FDCE        |     4|
|27    |FDRE        |  1657|
|28    |FDSE        |    69|
|29    |IBUF        |     7|
|30    |OBUF        |     5|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 |  4418|
|2     |  VexRiscv                 |VexRiscv         |  3676|
|3     |    IBusCachedPlugin_cache |InstructionCache |   864|
|4     |    dataCache_1            |DataCache        |   687|
|5     |  gpio                     |gpio             |    12|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 1791.992 ; gain = 441.203 ; free physical = 125 ; free virtual = 5490
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1977 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:01:26 . Memory (MB): peak = 1791.992 ; gain = 113.781 ; free physical = 192 ; free virtual = 5556
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:37 . Memory (MB): peak = 1792.000 ; gain = 441.203 ; free physical = 202 ; free virtual = 5567
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc]
WARNING: [Vivado 12-4379] -period contains time 140000000.000000 which cannot be represented in single precision floating point without rounding by more than 1 picosecond [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:61]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:72]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:72]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:74]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:74]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc:74]
Finished Parsing XDC File [/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1792.000 ; gain = 0.000 ; free physical = 127 ; free virtual = 5490
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
275 Infos, 306 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:41 . Memory (MB): peak = 1792.000 ; gain = 441.297 ; free physical = 201 ; free virtual = 5564
# report_timing_summary -file main_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2038.168 ; gain = 246.168 ; free physical = 224 ; free virtual = 5390
# report_utilization -hierarchical -file main_utilization_hierarchical_synth.rpt
# report_utilization -file main_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2089.184 ; gain = 50.016 ; free physical = 228 ; free virtual = 5394

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 170f9f364

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2089.184 ; gain = 0.000 ; free physical = 230 ; free virtual = 5396

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15dc83039

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2136.184 ; gain = 0.000 ; free physical = 148 ; free virtual = 5307
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 23 cells
INFO: [Opt 31-1021] In phase Retarget, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 179ae3253

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2136.184 ; gain = 0.000 ; free physical = 146 ; free virtual = 5305
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12738a226

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2136.184 ; gain = 0.000 ; free physical = 146 ; free virtual = 5305
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Sweep, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG main_crg_clkout0_BUFG_inst to drive 0 load(s) on clock net main_crg_clkout0_BUFG
INFO: [Opt 31-194] Inserted BUFG main_crg_clkout1_BUFG_inst to drive 0 load(s) on clock net main_crg_clkout1_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 18e1645d9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2136.184 ; gain = 0.000 ; free physical = 150 ; free virtual = 5309
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17b3762a7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2136.184 ; gain = 0.000 ; free physical = 145 ; free virtual = 5304
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 179dd9218

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2136.184 ; gain = 0.000 ; free physical = 144 ; free virtual = 5303
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              23  |                                              2  |
|  Constant propagation         |               0  |               2  |                                              1  |
|  Sweep                        |               0  |               3  |                                              6  |
|  BUFG optimization            |               0  |               0  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2136.184 ; gain = 0.000 ; free physical = 143 ; free virtual = 5302
Ending Logic Optimization Task | Checksum: 1bec057b2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2136.184 ; gain = 0.000 ; free physical = 142 ; free virtual = 5301

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=139999985.695 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 23 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 1 Total Ports: 46
Ending PowerOpt Patch Enables Task | Checksum: 10ed2da61

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 293 ; free virtual = 5236
Ending Power Optimization Task | Checksum: 10ed2da61

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2418.660 ; gain = 282.477 ; free physical = 302 ; free virtual = 5245

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10ed2da61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 301 ; free virtual = 5244

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 302 ; free virtual = 5245
Ending Netlist Obfuscation Task | Checksum: 14c0b32d9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 301 ; free virtual = 5244
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2418.660 ; gain = 379.492 ; free physical = 301 ; free virtual = 5244
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 312 ; free virtual = 5252
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f3008cd9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 312 ; free virtual = 5252
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 311 ; free virtual = 5251

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c5d0416f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 308 ; free virtual = 5248

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20c72ff91

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 232 ; free virtual = 5192

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20c72ff91

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 233 ; free virtual = 5193
Phase 1 Placer Initialization | Checksum: 20c72ff91

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 233 ; free virtual = 5193

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20c72ff91

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 231 ; free virtual = 5191
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1f678bf05

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 215 ; free virtual = 5175

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f678bf05

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 216 ; free virtual = 5175

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12be58d98

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 215 ; free virtual = 5175

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fc58d112

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 215 ; free virtual = 5175

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fc58d112

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 215 ; free virtual = 5175

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2076aa5f3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 214 ; free virtual = 5171

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2d23c3779

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 216 ; free virtual = 5173

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2d23c3779

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 216 ; free virtual = 5173
Phase 3 Detail Placement | Checksum: 2d23c3779

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 216 ; free virtual = 5173

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2d23c3779

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 216 ; free virtual = 5173

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2d23c3779

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 215 ; free virtual = 5172

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2d23c3779

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 215 ; free virtual = 5172

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 217 ; free virtual = 5174
Phase 4.4 Final Placement Cleanup | Checksum: 2cc845924

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 217 ; free virtual = 5174
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2cc845924

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 221 ; free virtual = 5177
Ending Placer Task | Checksum: 1dc995bea

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 230 ; free virtual = 5187
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 230 ; free virtual = 5187
# report_utilization -hierarchical -file main_utilization_hierarchical_place.rpt
# report_utilization -file main_utilization_place.rpt
# report_io -file main_io.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 224 ; free virtual = 5179
# report_control_sets -verbose -file main_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 232 ; free virtual = 5187
# report_clock_utilization -file main_clock_utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: f2f20d4f ConstDB: 0 ShapeSum: e9a74e9b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 120a3928a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 170 ; free virtual = 5129
Post Restoration Checksum: NetGraph: d6fc8af2 NumContArr: 49a70798 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 120a3928a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 158 ; free virtual = 5117

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 120a3928a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 146 ; free virtual = 5105

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 120a3928a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 146 ; free virtual = 5105
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16eae07de

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 134 ; free virtual = 5093
INFO: [Route 35-416] Intermediate Timing Summary | WNS=N/A    | TNS=N/A    | WHS=-0.218 | THS=-40.132|

Phase 2 Router Initialization | Checksum: 863495a5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 134 ; free virtual = 5093

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 195ed77ec

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 135 ; free virtual = 5095

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 195ed77ec

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 136 ; free virtual = 5096
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 206821134

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 136 ; free virtual = 5096

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 335
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 1846809d6

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 141 ; free virtual = 5065

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
Phase 4.3 Global Iteration 2 | Checksum: 15974749f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 139 ; free virtual = 5063
Phase 4 Rip-up And Reroute | Checksum: 15974749f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 139 ; free virtual = 5063

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 15974749f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 141 ; free virtual = 5065

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15974749f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 141 ; free virtual = 5065
Phase 5 Delay and Skew Optimization | Checksum: 15974749f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 141 ; free virtual = 5065

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12f2f211b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 139 ; free virtual = 5066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=N/A    | TNS=N/A    | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 164061123

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 139 ; free virtual = 5066
Phase 6 Post Hold Fix | Checksum: 164061123

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 138 ; free virtual = 5065

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.199 %
  Global Horizontal Routing Utilization  = 1.75377 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1816a5b3b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:29 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 138 ; free virtual = 5065

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1816a5b3b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 139 ; free virtual = 5066

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1692fe684

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 138 ; free virtual = 5065

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=N/A    | TNS=N/A    | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1692fe684

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 138 ; free virtual = 5065
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 157 ; free virtual = 5084

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 157 ; free virtual = 5084
# phys_opt_design -directive default
Command: phys_opt_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: default
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force main_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 158 ; free virtual = 5085
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 156 ; free virtual = 5085
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 151 ; free virtual = 5084
INFO: [Common 17-1381] The checkpoint '/home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main_route.dcp' has been generated.
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

       WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
       -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
 139999984.000           0.000                      0                 4375           0.020           0.000                      0                 4375    70000000.000           0.000                       0                  1790  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)                     Period(ns)      Frequency(MHz)
-----     ------------                     ----------      --------------
app1_clk  {0.000 7000000.216}              14000000.432    0.000           
sys_clk   {0.000 70000000.298}             140000000.596   0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk        139999984.000           0.000                      0                 4375           0.020           0.000                      0                 4375    70000000.000           0.000                       0                  1790  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# report_route_status -file main_route_status.rpt
# report_drc -file main_drc.rpt
Command: report_drc -file main_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/camilo/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/camilo/MEGA/RequerimientosLiteX/SoCTemplateLiteX/litexBuild/gateware/main_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2418.660 ; gain = 0.000 ; free physical = 204 ; free virtual = 5135
# report_timing_summary -datasheet -max_paths 10 -file main_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_power -file main_power.rpt
Command: report_power -file main_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force main.bit 
Command: write_bitstream -force main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg input VexRiscv/execute_to_memory_MUL_HL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg input VexRiscv/execute_to_memory_MUL_LH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg input VexRiscv/execute_to_memory_MUL_LL_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP VexRiscv/memory_to_writeBack_MUL_HH_reg input VexRiscv/memory_to_writeBack_MUL_HH_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_HL_reg output VexRiscv/execute_to_memory_MUL_HL_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LH_reg output VexRiscv/execute_to_memory_MUL_LH_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP VexRiscv/execute_to_memory_MUL_LL_reg output VexRiscv/execute_to_memory_MUL_LL_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC REQP-2] connected_inputs: BUFG_1: The BUFG should have a signal on the I pin(s).
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are app1_clk.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 14 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2644.316 ; gain = 225.656 ; free physical = 454 ; free virtual = 5115
# quit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 17 19:39:37 2021...
