# BEGIN Project Options
SET flowvendor = Other
SET vhdlsim = True
SET verilogsim = False
SET workingdirectory = C:\Work_Projects\Eldora\firmware\bittware_firmware
SET speedgrade = -4
SET simulationfiles = Behavioral
SET asysymbol = False
SET addpads = False
SET device = xc2v1000
SET implementationfiletype = Edif
SET busformat = BusFormatAngleBracket
SET foundationsym = False
SET package = fg456
SET createndf = False
SET designentry = VHDL
SET devicefamily = virtex2
SET formalverification = False
SET removerpms = False
# END Project Options
# BEGIN Select
SELECT Binary_Counter family Xilinx,_Inc. 6.0
# END Select
# BEGIN Parameters
CSET count_style=count_by_constant
CSET create_rpm=true
CSET output_width=25
CSET async_init_value=0
CSET threshold_0=true
CSET threshold_1=true
CSET synchronous_settings=none
CSET count_to_value=MAX
CSET threshold_1_value=1
CSET clock_enable=true
CSET threshold_0_value=0
CSET asynchronous_settings=clear
CSET ce_overrides=sync_controls_override_ce
CSET load=true
CSET set_clear_priority=clear_overrides_set
CSET component_name=bmcntcnter
CSET count_by_value=1
CSET threshold_early=false
CSET restrict_count=false
CSET operation=down
CSET sync_init_value=0
CSET ce_override_for_load=true
CSET threshold_options=non_registered
CSET load_sense=active_high
# END Parameters
GENERATE

