// Seed: 2994272079
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output supply1 id_2
);
  assign id_2 = 1;
  wor  id_4 = id_1;
  wire id_5;
  tri  id_6 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri id_5,
    input tri1 id_6,
    output supply1 id_7,
    input tri1 id_8
);
  assign id_0 = (id_8 * 1 - 1);
  assign id_7 = id_6;
  assign id_7 = id_1;
  tri1 id_10;
  assign id_7 = id_4;
  wire id_11;
  wire id_12;
  module_0(
      id_4, id_3, id_7
  );
  assign id_0 = 1 == id_10;
endmodule
