{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540010160964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540010160964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 08:06:00 2018 " "Processing started: Sat Oct 20 08:06:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540010160964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540010160964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ca1 -c ca1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ca1 -c ca1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540010160964 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540010161807 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FIR.v(120) " "Verilog HDL information at FIR.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "../FIR.v" "" { Text "H:/fir2/FIR.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1540010161854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file /fir2/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "../FIR.v" "" { Text "H:/fir2/FIR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010161854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010161854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /fir2/sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sub " "Found entity 1: Sub" {  } { { "../Sub.v" "" { Text "H:/fir2/Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010161917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010161917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/signextend.v 2 2 " "Found 2 design units, including 2 entities, in source file /fir2/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../SignExtend.v" "" { Text "H:/fir2/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010161948 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE_TB " "Found entity 2: SE_TB" {  } { { "../SignExtend.v" "" { Text "H:/fir2/SignExtend.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010161948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010161948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/register.v 2 2 " "Found 2 design units, including 2 entities, in source file /fir2/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register.v" "" { Text "H:/fir2/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010161995 ""} { "Info" "ISGN_ENTITY_NAME" "2 Registe_TB " "Found entity 2: Registe_TB" {  } { { "../Register.v" "" { Text "H:/fir2/Register.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010161995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010161995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/ram.v 2 2 " "Found 2 design units, including 2 entities, in source file /fir2/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010162042 ""} { "Info" "ISGN_ENTITY_NAME" "2 Ram_TB " "Found entity 2: Ram_TB" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010162042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010162042 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../Mux.v " "Entity \"Mux\" obtained from \"../Mux.v\" instead of from Quartus II megafunction library" {  } { { "../Mux.v" "" { Text "H:/fir2/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1540010162073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /fir2/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../Mux.v" "" { Text "H:/fir2/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010162073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010162073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/mult.v 2 2 " "Found 2 design units, including 2 entities, in source file /fir2/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Found entity 1: Mult" {  } { { "../Mult.v" "" { Text "H:/fir2/Mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010162135 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mult_TB " "Found entity 2: Mult_TB" {  } { { "../Mult.v" "" { Text "H:/fir2/Mult.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010162135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010162135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/firfilter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fir2/firfilter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_TB " "Found entity 1: FIR_TB" {  } { { "../FIRFilter_TB.v" "" { Text "H:/fir2/FIRFilter_TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010162182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010162182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/counter.v 2 2 " "Found 2 design units, including 2 entities, in source file /fir2/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../Counter.v" "" { Text "H:/fir2/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010162214 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter_TB " "Found entity 2: Counter_TB" {  } { { "../Counter.v" "" { Text "H:/fir2/Counter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010162214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010162214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/coeffram.v 2 2 " "Found 2 design units, including 2 entities, in source file /fir2/coeffram.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoeffRam " "Found entity 1: CoeffRam" {  } { { "../CoeffRam.v" "" { Text "H:/fir2/CoeffRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010162261 ""} { "Info" "ISGN_ENTITY_NAME" "2 CoeffRam_TB " "Found entity 2: CoeffRam_TB" {  } { { "../CoeffRam.v" "" { Text "H:/fir2/CoeffRam.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010162261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010162261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fir2/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fir2/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder.v" "" { Text "H:/fir2/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010162323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010162323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR " "Elaborating entity \"FIR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540010162510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 FIR.v(71) " "Verilog HDL assignment warning at FIR.v(71): truncated value with size 32 to match size of target (7)" {  } { { "../FIR.v" "" { Text "H:/fir2/FIR.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162510 "|FIR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:coeff_mem_add_cnt " "Elaborating entity \"Counter\" for hierarchy \"Counter:coeff_mem_add_cnt\"" {  } { { "../FIR.v" "coeff_mem_add_cnt" { Text "H:/fir2/FIR.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Counter.v(12) " "Verilog HDL assignment warning at Counter.v(12): truncated value with size 32 to match size of target (7)" {  } { { "../Counter.v" "" { Text "H:/fir2/Counter.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|Counter:coeff_mem_add_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoeffRam CoeffRam:coeffram " "Elaborating entity \"CoeffRam\" for hierarchy \"CoeffRam:coeffram\"" {  } { { "../FIR.v" "coeffram" { Text "H:/fir2/FIR.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162699 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 64 CoeffRam.v(12) " "Verilog HDL warning at CoeffRam.v(12): number of words (64) in memory file does not match the number of elements in the address range \[0:64\]" {  } { { "../CoeffRam.v" "" { Text "H:/fir2/CoeffRam.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(1) " "Verilog HDL assignment warning at coeffs.txt(1): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(2) " "Verilog HDL assignment warning at coeffs.txt(2): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(3) " "Verilog HDL assignment warning at coeffs.txt(3): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(4) " "Verilog HDL assignment warning at coeffs.txt(4): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(5) " "Verilog HDL assignment warning at coeffs.txt(5): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(6) " "Verilog HDL assignment warning at coeffs.txt(6): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(7) " "Verilog HDL assignment warning at coeffs.txt(7): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(8) " "Verilog HDL assignment warning at coeffs.txt(8): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(9) " "Verilog HDL assignment warning at coeffs.txt(9): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(10) " "Verilog HDL assignment warning at coeffs.txt(10): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(11) " "Verilog HDL assignment warning at coeffs.txt(11): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(12) " "Verilog HDL assignment warning at coeffs.txt(12): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(13) " "Verilog HDL assignment warning at coeffs.txt(13): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(14) " "Verilog HDL assignment warning at coeffs.txt(14): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(15) " "Verilog HDL assignment warning at coeffs.txt(15): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(16) " "Verilog HDL assignment warning at coeffs.txt(16): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(17) " "Verilog HDL assignment warning at coeffs.txt(17): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(18) " "Verilog HDL assignment warning at coeffs.txt(18): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(19) " "Verilog HDL assignment warning at coeffs.txt(19): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(20) " "Verilog HDL assignment warning at coeffs.txt(20): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(21) " "Verilog HDL assignment warning at coeffs.txt(21): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(22) " "Verilog HDL assignment warning at coeffs.txt(22): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(23) " "Verilog HDL assignment warning at coeffs.txt(23): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(24) " "Verilog HDL assignment warning at coeffs.txt(24): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(25) " "Verilog HDL assignment warning at coeffs.txt(25): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(26) " "Verilog HDL assignment warning at coeffs.txt(26): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(27) " "Verilog HDL assignment warning at coeffs.txt(27): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(28) " "Verilog HDL assignment warning at coeffs.txt(28): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(29) " "Verilog HDL assignment warning at coeffs.txt(29): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(30) " "Verilog HDL assignment warning at coeffs.txt(30): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(31) " "Verilog HDL assignment warning at coeffs.txt(31): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(32) " "Verilog HDL assignment warning at coeffs.txt(32): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(33) " "Verilog HDL assignment warning at coeffs.txt(33): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(34) " "Verilog HDL assignment warning at coeffs.txt(34): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(35) " "Verilog HDL assignment warning at coeffs.txt(35): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(36) " "Verilog HDL assignment warning at coeffs.txt(36): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(37) " "Verilog HDL assignment warning at coeffs.txt(37): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(38) " "Verilog HDL assignment warning at coeffs.txt(38): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(39) " "Verilog HDL assignment warning at coeffs.txt(39): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(40) " "Verilog HDL assignment warning at coeffs.txt(40): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(41) " "Verilog HDL assignment warning at coeffs.txt(41): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(42) " "Verilog HDL assignment warning at coeffs.txt(42): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(43) " "Verilog HDL assignment warning at coeffs.txt(43): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(44) " "Verilog HDL assignment warning at coeffs.txt(44): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(45) " "Verilog HDL assignment warning at coeffs.txt(45): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(46) " "Verilog HDL assignment warning at coeffs.txt(46): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(47) " "Verilog HDL assignment warning at coeffs.txt(47): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(48) " "Verilog HDL assignment warning at coeffs.txt(48): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(49) " "Verilog HDL assignment warning at coeffs.txt(49): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(50) " "Verilog HDL assignment warning at coeffs.txt(50): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(51) " "Verilog HDL assignment warning at coeffs.txt(51): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(52) " "Verilog HDL assignment warning at coeffs.txt(52): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(53) " "Verilog HDL assignment warning at coeffs.txt(53): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(54) " "Verilog HDL assignment warning at coeffs.txt(54): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(55) " "Verilog HDL assignment warning at coeffs.txt(55): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(56) " "Verilog HDL assignment warning at coeffs.txt(56): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(57) " "Verilog HDL assignment warning at coeffs.txt(57): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(58) " "Verilog HDL assignment warning at coeffs.txt(58): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(59) " "Verilog HDL assignment warning at coeffs.txt(59): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(60) " "Verilog HDL assignment warning at coeffs.txt(60): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(61) " "Verilog HDL assignment warning at coeffs.txt(61): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(62) " "Verilog HDL assignment warning at coeffs.txt(62): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(63) " "Verilog HDL assignment warning at coeffs.txt(63): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 coeffs.txt(64) " "Verilog HDL assignment warning at coeffs.txt(64): truncated value with size 16 to match size of target (8)" {  } { { "../files/coeffs.txt" "" { Text "H:/fir2/files/coeffs.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162699 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 CoeffRam.v(9) " "Net \"memory.data_a\" at CoeffRam.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../CoeffRam.v" "" { Text "H:/fir2/CoeffRam.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1540010162762 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 CoeffRam.v(9) " "Net \"memory.waddr_a\" at CoeffRam.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../CoeffRam.v" "" { Text "H:/fir2/CoeffRam.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1540010162762 "|FIR|CoeffRam:coeffram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 CoeffRam.v(9) " "Net \"memory.we_a\" at CoeffRam.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../CoeffRam.v" "" { Text "H:/fir2/CoeffRam.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1540010162762 "|FIR|CoeffRam:coeffram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:coeff_reg " "Elaborating entity \"Register\" for hierarchy \"Register:coeff_reg\"" {  } { { "../FIR.v" "coeff_reg" { Text "H:/fir2/FIR.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:se_coeff_mem_add_module " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:se_coeff_mem_add_module\"" {  } { { "../FIR.v" "se_coeff_mem_add_module" { Text "H:/fir2/FIR.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub Sub:ram_add_sub " "Elaborating entity \"Sub\" for hierarchy \"Sub:ram_add_sub\"" {  } { { "../FIR.v" "ram_add_sub" { Text "H:/fir2/FIR.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Sub.v(8) " "Verilog HDL assignment warning at Sub.v(8): truncated value with size 32 to match size of target (7)" {  } { { "../Sub.v" "" { Text "H:/fir2/Sub.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1540010162971 "|FIR|Sub:ram_add_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:input_ram_add_mux " "Elaborating entity \"Mux\" for hierarchy \"Mux:input_ram_add_mux\"" {  } { { "../FIR.v" "input_ram_add_mux" { Text "H:/fir2/FIR.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:input_ram " "Elaborating entity \"Ram\" for hierarchy \"Ram:input_ram\"" {  } { { "../FIR.v" "input_ram" { Text "H:/fir2/FIR.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162971 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[0\] ram.v(29) " "Inferred latch for \"output_data\[0\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010162971 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[1\] ram.v(29) " "Inferred latch for \"output_data\[1\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010162971 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[2\] ram.v(29) " "Inferred latch for \"output_data\[2\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010162971 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[3\] ram.v(29) " "Inferred latch for \"output_data\[3\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010162971 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[4\] ram.v(29) " "Inferred latch for \"output_data\[4\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010162971 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[5\] ram.v(29) " "Inferred latch for \"output_data\[5\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010162971 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[6\] ram.v(29) " "Inferred latch for \"output_data\[6\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010162971 "|FIR|Ram:input_ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_data\[7\] ram.v(29) " "Inferred latch for \"output_data\[7\]\" at ram.v(29)" {  } { { "../ram.v" "" { Text "H:/fir2/ram.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1540010162971 "|FIR|Ram:input_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:ram_reg " "Elaborating entity \"Register\" for hierarchy \"Register:ram_reg\"" {  } { { "../FIR.v" "ram_reg" { Text "H:/fir2/FIR.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mult Mult:mult " "Elaborating entity \"Mult\" for hierarchy \"Mult:mult\"" {  } { { "../FIR.v" "mult" { Text "H:/fir2/FIR.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:mult_pip_reg " "Elaborating entity \"Register\" for hierarchy \"Register:mult_pip_reg\"" {  } { { "../FIR.v" "mult_pip_reg" { Text "H:/fir2/FIR.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:se_pip_mult_out_module " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:se_pip_mult_out_module\"" {  } { { "../FIR.v" "se_pip_mult_out_module" { Text "H:/fir2/FIR.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:addder " "Elaborating entity \"Adder\" for hierarchy \"Adder:addder\"" {  } { { "../FIR.v" "addder" { Text "H:/fir2/FIR.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:ouput_reg " "Elaborating entity \"Register\" for hierarchy \"Register:ouput_reg\"" {  } { { "../FIR.v" "ouput_reg" { Text "H:/fir2/FIR.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010162987 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Ram:input_ram\|memory " "RAM logic \"Ram:input_ram\|memory\" is uninferred due to asynchronous read logic" {  } { { "../ram.v" "memory" { Text "H:/fir2/ram.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1540010164042 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1540010164042 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 H:/fir2/q/db/ca1.ram0_Ram_268f38b2.hdl.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"H:/fir2/q/db/ca1.ram0_Ram_268f38b2.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1540010164151 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CoeffRam:coeffram\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CoeffRam:coeffram\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010164464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010164464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010164464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65 " "Parameter NUMWORDS_A set to 65" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010164464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010164464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010164464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010164464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010164464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010164464 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ca1.ram0_CoeffRam_6b24d79c.hdl.mif " "Parameter INIT_FILE set to db/ca1.ram0_CoeffRam_6b24d79c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1540010164464 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1540010164464 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1540010164464 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult:mult\|Mult0\"" {  } { { "../Mult.v" "Mult0" { Text "H:/fir2/Mult.v" 8 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540010164464 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1540010164464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CoeffRam:coeffram\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"CoeffRam:coeffram\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540010164557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CoeffRam:coeffram\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"CoeffRam:coeffram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65 " "Parameter \"NUMWORDS_A\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ca1.ram0_CoeffRam_6b24d79c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ca1.ram0_CoeffRam_6b24d79c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164557 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540010164557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t471 " "Found entity 1: altsyncram_t471" {  } { { "db/altsyncram_t471.tdf" "" { Text "H:/fir2/q/db/altsyncram_t471.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010164652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010164652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mult:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Mult:mult\|lpm_mult:Mult0\"" {  } { { "../Mult.v" "" { Text "H:/fir2/Mult.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540010164714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mult:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"Mult:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540010164714 ""}  } { { "../Mult.v" "" { Text "H:/fir2/Mult.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1540010164714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lus.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lus.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lus " "Found entity 1: mult_lus" {  } { { "db/mult_lus.tdf" "" { Text "H:/fir2/q/db/mult_lus.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540010164808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540010164808 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1540010165467 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1540010166368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/fir2/q/output_files/ca1.map.smsg " "Generated suppressed messages file H:/fir2/q/output_files/ca1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1540010166624 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540010167588 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540010167588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1621 " "Implemented 1621 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540010168529 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540010168529 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1562 " "Implemented 1562 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540010168529 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1540010168529 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1540010168529 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540010168529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540010168917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 08:06:08 2018 " "Processing ended: Sat Oct 20 08:06:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540010168917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540010168917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540010168917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540010168917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540010170340 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540010170340 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 08:06:10 2018 " "Processing started: Sat Oct 20 08:06:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540010170340 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540010170340 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ca1 -c ca1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ca1 -c ca1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540010170340 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1540010170402 ""}
{ "Info" "0" "" "Project  = ca1" {  } {  } 0 0 "Project  = ca1" 0 0 "Fitter" 0 0 1540010170402 ""}
{ "Info" "0" "" "Revision = ca1" {  } {  } 0 0 "Revision = ca1" 0 0 "Fitter" 0 0 1540010170402 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1540010170764 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ca1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ca1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540010170780 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540010170814 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540010170814 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540010171037 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540010171052 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540010171521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540010171521 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540010171521 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 1867 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540010171521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 1868 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540010171521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 1869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540010171521 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1540010171521 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1540010171521 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[0\] " "Pin FIR_output\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[0] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[1\] " "Pin FIR_output\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[1] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[2\] " "Pin FIR_output\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[2] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[3\] " "Pin FIR_output\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[3] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[4\] " "Pin FIR_output\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[4] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[5\] " "Pin FIR_output\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[5] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[6\] " "Pin FIR_output\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[6] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[7\] " "Pin FIR_output\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[7] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[8\] " "Pin FIR_output\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[8] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[9\] " "Pin FIR_output\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[9] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[10\] " "Pin FIR_output\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[10] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[11\] " "Pin FIR_output\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[11] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[12\] " "Pin FIR_output\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[12] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[13\] " "Pin FIR_output\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[13] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[14\] " "Pin FIR_output\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[14] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[15\] " "Pin FIR_output\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[15] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[16\] " "Pin FIR_output\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[16] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[17\] " "Pin FIR_output\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[17] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[18\] " "Pin FIR_output\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[18] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[19\] " "Pin FIR_output\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[19] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[20\] " "Pin FIR_output\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[20] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[21\] " "Pin FIR_output\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[21] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[22\] " "Pin FIR_output\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[22] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[23\] " "Pin FIR_output\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[23] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[24\] " "Pin FIR_output\[24\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[24] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[25\] " "Pin FIR_output\[25\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[25] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[26\] " "Pin FIR_output\[26\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[26] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[27\] " "Pin FIR_output\[27\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[27] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[28\] " "Pin FIR_output\[28\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[28] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[29\] " "Pin FIR_output\[29\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[29] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[30\] " "Pin FIR_output\[30\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[30] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[31\] " "Pin FIR_output\[31\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[31] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[32\] " "Pin FIR_output\[32\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[32] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[33\] " "Pin FIR_output\[33\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[33] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[34\] " "Pin FIR_output\[34\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[34] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[35\] " "Pin FIR_output\[35\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[35] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[36\] " "Pin FIR_output\[36\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[36] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_output\[37\] " "Pin FIR_output\[37\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_output[37] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 24 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_output[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_Valid " "Pin output_Valid not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_Valid } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_Valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_Valid " "Pin input_Valid not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_Valid } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_Valid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_input\[0\] " "Pin FIR_input\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_input[0] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_input[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_input\[1\] " "Pin FIR_input\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_input[1] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_input[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_input\[2\] " "Pin FIR_input\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_input[2] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_input[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_input\[3\] " "Pin FIR_input\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_input[3] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_input[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_input\[4\] " "Pin FIR_input\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_input[4] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_input[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_input\[5\] " "Pin FIR_input\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_input[5] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_input[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_input\[6\] " "Pin FIR_input\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_input[6] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_input[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIR_input\[7\] " "Pin FIR_input\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FIR_input[7] } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIR_input[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540010171631 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1540010171631 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1540010171776 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ca1.sdc " "Synopsys Design Constraints File file not found: 'ca1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1540010171776 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1540010171776 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1540010171792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540010171839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps.Calculation_ReadDataFromRam  " "Automatically promoted node ps.Calculation_ReadDataFromRam " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps.Calculation_PipStage " "Destination node ps.Calculation_PipStage" {  } { { "../FIR.v" "" { Text "H:/fir2/FIR.v" 27 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps.Calculation_PipStage } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a0 " "Destination node CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_t471.tdf" "" { Text "H:/fir2/q/db/altsyncram_t471.tdf" 35 2 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CoeffRam:coeffram|altsyncram:memory_rtl_0|altsyncram_t471:auto_generated|ram_block1a0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 1014 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a1 " "Destination node CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_t471.tdf" "" { Text "H:/fir2/q/db/altsyncram_t471.tdf" 55 2 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CoeffRam:coeffram|altsyncram:memory_rtl_0|altsyncram_t471:auto_generated|ram_block1a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 1016 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a2 " "Destination node CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_t471.tdf" "" { Text "H:/fir2/q/db/altsyncram_t471.tdf" 75 2 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CoeffRam:coeffram|altsyncram:memory_rtl_0|altsyncram_t471:auto_generated|ram_block1a2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 1017 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a3 " "Destination node CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_t471.tdf" "" { Text "H:/fir2/q/db/altsyncram_t471.tdf" 95 2 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CoeffRam:coeffram|altsyncram:memory_rtl_0|altsyncram_t471:auto_generated|ram_block1a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 1018 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a4 " "Destination node CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_t471.tdf" "" { Text "H:/fir2/q/db/altsyncram_t471.tdf" 115 2 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CoeffRam:coeffram|altsyncram:memory_rtl_0|altsyncram_t471:auto_generated|ram_block1a4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 1019 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a5 " "Destination node CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_t471.tdf" "" { Text "H:/fir2/q/db/altsyncram_t471.tdf" 135 2 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CoeffRam:coeffram|altsyncram:memory_rtl_0|altsyncram_t471:auto_generated|ram_block1a5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 1020 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a6 " "Destination node CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_t471.tdf" "" { Text "H:/fir2/q/db/altsyncram_t471.tdf" 155 2 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CoeffRam:coeffram|altsyncram:memory_rtl_0|altsyncram_t471:auto_generated|ram_block1a6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 1021 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a7 " "Destination node CoeffRam:coeffram\|altsyncram:memory_rtl_0\|altsyncram_t471:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_t471.tdf" "" { Text "H:/fir2/q/db/altsyncram_t471.tdf" 175 2 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CoeffRam:coeffram|altsyncram:memory_rtl_0|altsyncram_t471:auto_generated|ram_block1a7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 1022 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Register:ram_reg\|out\[0\] " "Destination node Register:ram_reg\|out\[0\]" {  } { { "../Register.v" "" { Text "H:/fir2/Register.v" 13 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:ram_reg|out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1540010171839 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1540010171839 ""}  } { { "../FIR.v" "" { Text "H:/fir2/FIR.v" 27 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps.Calculation_ReadDataFromRam } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540010171839 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node reset (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540010171839 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "../FIR.v" "" { Text "H:/fir2/FIR.v" 20 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/fir2/q/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540010171839 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540010171976 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540010171976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540010171976 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540010171976 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540010171976 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540010171976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540010172039 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier output " "Packed 16 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1540010172039 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540010172039 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "48 unused 3.3V 9 39 0 " "Number of I/O pins in group: 48 (unused VREF, 3.3V VCCIO, 9 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1540010172039 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1540010172039 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540010172039 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540010172039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540010172039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540010172039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540010172039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540010172039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540010172039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540010172039 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540010172039 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1540010172039 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540010172039 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540010172070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540010173807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540010174371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540010174371 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540010176495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540010176495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540010176651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "H:/fir2/q/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1540010177948 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540010177948 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540010179839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1540010179839 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540010179839 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1540010179870 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540010179885 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "39 " "Found 39 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[0\] 0 " "Pin \"FIR_output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[1\] 0 " "Pin \"FIR_output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[2\] 0 " "Pin \"FIR_output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[3\] 0 " "Pin \"FIR_output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[4\] 0 " "Pin \"FIR_output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[5\] 0 " "Pin \"FIR_output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[6\] 0 " "Pin \"FIR_output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[7\] 0 " "Pin \"FIR_output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[8\] 0 " "Pin \"FIR_output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[9\] 0 " "Pin \"FIR_output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[10\] 0 " "Pin \"FIR_output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[11\] 0 " "Pin \"FIR_output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[12\] 0 " "Pin \"FIR_output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[13\] 0 " "Pin \"FIR_output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[14\] 0 " "Pin \"FIR_output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[15\] 0 " "Pin \"FIR_output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[16\] 0 " "Pin \"FIR_output\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[17\] 0 " "Pin \"FIR_output\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[18\] 0 " "Pin \"FIR_output\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[19\] 0 " "Pin \"FIR_output\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[20\] 0 " "Pin \"FIR_output\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[21\] 0 " "Pin \"FIR_output\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[22\] 0 " "Pin \"FIR_output\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[23\] 0 " "Pin \"FIR_output\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[24\] 0 " "Pin \"FIR_output\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[25\] 0 " "Pin \"FIR_output\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[26\] 0 " "Pin \"FIR_output\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[27\] 0 " "Pin \"FIR_output\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[28\] 0 " "Pin \"FIR_output\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[29\] 0 " "Pin \"FIR_output\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[30\] 0 " "Pin \"FIR_output\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[31\] 0 " "Pin \"FIR_output\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[32\] 0 " "Pin \"FIR_output\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[33\] 0 " "Pin \"FIR_output\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[34\] 0 " "Pin \"FIR_output\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[35\] 0 " "Pin \"FIR_output\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[36\] 0 " "Pin \"FIR_output\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIR_output\[37\] 0 " "Pin \"FIR_output\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_Valid 0 " "Pin \"output_Valid\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540010179901 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1540010179901 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540010180184 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540010180246 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540010180596 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540010180869 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1540010180885 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1540010180979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/fir2/q/output_files/ca1.fit.smsg " "Generated suppressed messages file H:/fir2/q/output_files/ca1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540010181276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540010183245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 08:06:23 2018 " "Processing ended: Sat Oct 20 08:06:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540010183245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540010183245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540010183245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540010183245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540010184575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540010184575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 08:06:24 2018 " "Processing started: Sat Oct 20 08:06:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540010184575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1540010184575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ca1 -c ca1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ca1 -c ca1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1540010184575 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1540010185914 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1540010186024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540010193666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 08:06:33 2018 " "Processing ended: Sat Oct 20 08:06:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540010193666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540010193666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540010193666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1540010193666 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1540010194481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1540010194885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540010194885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 08:06:34 2018 " "Processing started: Sat Oct 20 08:06:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540010194885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540010194885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ca1 -c ca1 " "Command: quartus_sta ca1 -c ca1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540010194885 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1540010194948 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1540010195291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1540010195323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1540010195323 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1540010195604 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ca1.sdc " "Synopsys Design Constraints File file not found: 'ca1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1540010198213 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1540010198213 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198213 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps.Calculation_ReadDataFromRam ps.Calculation_ReadDataFromRam " "create_clock -period 1.000 -name ps.Calculation_ReadDataFromRam ps.Calculation_ReadDataFromRam" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198213 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198213 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1540010198229 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1540010198338 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1540010198447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.327 " "Worst-case setup slack is -9.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.327       -73.293 ps.Calculation_ReadDataFromRam  " "   -9.327       -73.293 ps.Calculation_ReadDataFromRam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.091     -5273.574 clk  " "   -7.091     -5273.574 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540010198541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.513 " "Worst-case hold slack is -1.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.513       -17.660 clk  " "   -1.513       -17.660 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.037         0.000 ps.Calculation_ReadDataFromRam  " "    2.037         0.000 ps.Calculation_ReadDataFromRam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540010198668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.703 " "Worst-case recovery slack is -1.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.703       -65.942 clk  " "   -1.703       -65.942 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540010198762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.955 " "Worst-case removal slack is 1.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.955         0.000 clk  " "    1.955         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540010198840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -917.838 clk  " "   -1.423      -917.838 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ps.Calculation_ReadDataFromRam  " "    0.500         0.000 ps.Calculation_ReadDataFromRam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010198934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540010198934 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1540010204380 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1540010204380 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1540010204443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.908 " "Worst-case setup slack is -3.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010204521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010204521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.908       -30.648 ps.Calculation_ReadDataFromRam  " "   -3.908       -30.648 ps.Calculation_ReadDataFromRam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010204521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.765     -1950.392 clk  " "   -2.765     -1950.392 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010204521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540010204521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.112 " "Worst-case hold slack is -1.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010205584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010205584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.112       -14.518 clk  " "   -1.112       -14.518 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010205584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.305         0.000 ps.Calculation_ReadDataFromRam  " "    1.305         0.000 ps.Calculation_ReadDataFromRam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010205584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540010205584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.280 " "Worst-case recovery slack is -0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010208011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010208011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.280        -9.991 clk  " "   -0.280        -9.991 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010208011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540010208011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.023 " "Worst-case removal slack is 1.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010209572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010209572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023         0.000 clk  " "    1.023         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010209572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540010209572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.519 " "Worst-case minimum pulse width slack is -1.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010213229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010213229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.519      -920.910 clk  " "   -1.519      -920.910 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010213229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 ps.Calculation_ReadDataFromRam  " "    0.500         0.000 ps.Calculation_ReadDataFromRam " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1540010213229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1540010213229 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1540010216714 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1540010217120 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1540010217120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540010220261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 08:07:00 2018 " "Processing ended: Sat Oct 20 08:07:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540010220261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540010220261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540010220261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540010220261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540010221495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540010221495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 20 08:07:01 2018 " "Processing started: Sat Oct 20 08:07:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540010221495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540010221495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ca1 -c ca1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ca1 -c ca1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540010221495 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ca1.vo\", \"ca1_fast.vo ca1_v.sdo ca1_v_fast.sdo H:/fir2/q/simulation/modelsim/ simulation " "Generated files \"ca1.vo\", \"ca1_fast.vo\", \"ca1_v.sdo\" and \"ca1_v_fast.sdo\" in directory \"H:/fir2/q/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1540010231543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4569 " "Peak virtual memory: 4569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540010235302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 20 08:07:15 2018 " "Processing ended: Sat Oct 20 08:07:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540010235302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540010235302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540010235302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540010235302 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus II Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540010238651 ""}
