# Single Cycle RISCV processor

Computer Architecture final project<br/>

***
Instructions:<br/>
+ add
+ sub
+ beq (branch equal)
+ and
+ or
+ sd (store doubleword)
+ ld (load doubleword)

![alt text](https://github.com/Shiva-Mahdavian/RISC_V-Processor/blob/master/images/instr_decode.png "RISCV instruction decoding")
 
 ***
 
 
