<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PipelineMIPS.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALU.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_Control.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALU_Control.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_Control.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU_Control.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ALU_Control.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_Control.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_Control_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_test_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Ececute_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Execute_stage.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Execute_stage.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Execute_stage.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Execute_stage.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ID_EX_pipline_reg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ID_EX_pipline_reg.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ID_EX_pipline_reg.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ID_EX_pipline_reg.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ID_EX_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IFIDreg_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPS.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPS_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1606820545" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1606820545">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606854537" xil_pn:in_ck="-1096116590471227275" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1606854537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_Control.v"/>
      <outfile xil_pn:name="ALU_Control_test.v"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="Cache.v"/>
      <outfile xil_pn:name="Cache_test.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="Control_Unit_test.v"/>
      <outfile xil_pn:name="Ececute_test.v"/>
      <outfile xil_pn:name="Execute_stage.v"/>
      <outfile xil_pn:name="Fetch_stage.v"/>
      <outfile xil_pn:name="Fetch_test.v"/>
      <outfile xil_pn:name="ID_EX_pipline_reg.v"/>
      <outfile xil_pn:name="ID_EX_test.v"/>
      <outfile xil_pn:name="IFIDreg.v"/>
      <outfile xil_pn:name="IFIDreg_test.v"/>
      <outfile xil_pn:name="Instruction_memory.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="MIPS_test.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="MUX_test.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PC_test.v"/>
      <outfile xil_pn:name="decode.v"/>
      <outfile xil_pn:name="decode_stage_test.v"/>
      <outfile xil_pn:name="inst_mem_test.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="register_file_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1606852033" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7070729311137456207" xil_pn:start_ts="1606852033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606852033" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5590252061535119123" xil_pn:start_ts="1606852033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606820546" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1973700724006901494" xil_pn:start_ts="1606820546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606854537" xil_pn:in_ck="-1096116590471227275" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1606854537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_Control.v"/>
      <outfile xil_pn:name="ALU_Control_test.v"/>
      <outfile xil_pn:name="ALU_test.v"/>
      <outfile xil_pn:name="Cache.v"/>
      <outfile xil_pn:name="Cache_test.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="Control_Unit_test.v"/>
      <outfile xil_pn:name="Ececute_test.v"/>
      <outfile xil_pn:name="Execute_stage.v"/>
      <outfile xil_pn:name="Fetch_stage.v"/>
      <outfile xil_pn:name="Fetch_test.v"/>
      <outfile xil_pn:name="ID_EX_pipline_reg.v"/>
      <outfile xil_pn:name="ID_EX_test.v"/>
      <outfile xil_pn:name="IFIDreg.v"/>
      <outfile xil_pn:name="IFIDreg_test.v"/>
      <outfile xil_pn:name="Instruction_memory.v"/>
      <outfile xil_pn:name="MIPS.v"/>
      <outfile xil_pn:name="MIPS_test.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="MUX_test.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PC_test.v"/>
      <outfile xil_pn:name="decode.v"/>
      <outfile xil_pn:name="decode_stage_test.v"/>
      <outfile xil_pn:name="inst_mem_test.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="register_file_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1606854540" xil_pn:in_ck="-1096116590471227275" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6136861213334313107" xil_pn:start_ts="1606854537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_test_beh.prj"/>
      <outfile xil_pn:name="MIPS_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1606854540" xil_pn:in_ck="2489903060390173826" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6405628473800292944" xil_pn:start_ts="1606854540">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
