/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [3:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [28:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  reg [8:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_39z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = in_data[108] ? in_data[124] : celloutsig_1_4z;
  assign celloutsig_1_19z = celloutsig_1_6z ? in_data[138] : celloutsig_1_16z;
  assign celloutsig_0_7z = in_data[77] ? celloutsig_0_6z : in_data[57];
  assign celloutsig_1_0z = ~(in_data[119] & in_data[118]);
  assign celloutsig_0_8z = ~(celloutsig_0_3z[3] & celloutsig_0_7z);
  assign celloutsig_1_6z = !(celloutsig_1_5z ? in_data[164] : celloutsig_1_0z);
  assign celloutsig_1_16z = !(celloutsig_1_7z ? celloutsig_1_10z : celloutsig_1_12z);
  assign celloutsig_0_39z = celloutsig_0_14z | celloutsig_0_31z;
  assign celloutsig_1_7z = celloutsig_1_1z | celloutsig_1_2z[4];
  assign celloutsig_1_18z = celloutsig_1_16z | celloutsig_1_0z;
  assign celloutsig_0_10z = celloutsig_0_8z | celloutsig_0_5z;
  assign celloutsig_0_24z = celloutsig_0_1z[1] | celloutsig_0_8z;
  assign celloutsig_0_5z = ~(in_data[48] ^ celloutsig_0_0z[1]);
  assign celloutsig_0_12z = ~(celloutsig_0_4z ^ celloutsig_0_1z[9]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[10] ^ celloutsig_0_1z[9]);
  assign celloutsig_0_1z = { in_data[40:38], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[75:64] };
  assign celloutsig_0_17z = { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_8z } / { 1'h1, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_32z = { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_21z } / { 1'h1, celloutsig_0_20z[7:4], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_40z = { in_data[44:32], celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_4z } === { in_data[23:21], celloutsig_0_26z, celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_32z, celloutsig_0_24z };
  assign celloutsig_1_8z = { in_data[181:178], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_1z } === in_data[150:142];
  assign celloutsig_0_15z = celloutsig_0_3z[3:0] === { celloutsig_0_0z[2:1], celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_31z = { celloutsig_0_22z[2:0], celloutsig_0_24z } === { celloutsig_0_19z[14:13], celloutsig_0_7z, celloutsig_0_12z };
  assign celloutsig_0_4z = celloutsig_0_3z[4:2] && celloutsig_0_0z[3:1];
  assign celloutsig_0_9z = { in_data[92:89], celloutsig_0_2z } && celloutsig_0_1z[5:1];
  assign celloutsig_0_18z = { in_data[56:47], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_4z } && { celloutsig_0_1z[9:5], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_1_4z = in_data[168:165] !== celloutsig_1_3z[6:3];
  assign celloutsig_0_6z = { in_data[80:74], celloutsig_0_2z } !== { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_3z[3:2], celloutsig_0_5z, celloutsig_0_4z } !== celloutsig_0_0z[3:0];
  assign celloutsig_1_12z = | { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, in_data[112:106] };
  assign celloutsig_0_11z = | { celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_1z = ~^ { in_data[141:138], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = ~^ { in_data[122:119], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[14:10] >>> in_data[14:10];
  assign celloutsig_1_2z = in_data[134:129] >>> { in_data[166:162], celloutsig_1_0z };
  assign celloutsig_0_21z = { celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_8z } >>> { celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_26z = celloutsig_0_17z[6:2] >>> { celloutsig_0_16z[2:1], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z } ^ { in_data[179:174], celloutsig_1_0z };
  assign celloutsig_0_22z = { in_data[92:86], celloutsig_0_20z } ^ { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_18z };
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_3z = { celloutsig_0_0z[3], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_16z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_19z = 29'h00000000;
    else if (celloutsig_1_19z) celloutsig_0_19z = { celloutsig_0_1z[3], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_14z };
  always_latch
    if (clkin_data[0]) celloutsig_0_20z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_20z = { celloutsig_0_0z[1:0], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_8z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
