

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_VITIS_LOOP_36_2'
================================================================
* Date:           Thu Dec 26 18:43:17 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.008 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_2  |        7|        7|         3|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    899|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     239|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     239|    944|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+-----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+-----+------------+------------+
    |add_ln36_fu_85_p2   |         +|   0|  0|   11|           3|           1|
    |icmp_ln36_fu_79_p2  |      icmp|   0|  0|    8|           3|           3|
    |b_V_1_fu_124_p2     |        or|   0|  0|  192|         192|         192|
    |r_fu_118_p2         |       shl|   0|  0|  686|         192|         192|
    |ap_enable_pp0       |       xor|   0|  0|    2|           1|           2|
    +--------------------+----------+----+---+-----+------------+------------+
    |Total               |          |   0|  0|  899|         391|         390|
    +--------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |b_V_fu_38                |   9|          2|  192|        384|
    |i_15_fu_42               |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  200|        400|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |b_V_fu_38                         |  192|   0|  192|          0|
    |buff2_load_reg_168                |   32|   0|   32|          0|
    |i_15_fu_42                        |    3|   0|    3|          0|
    |i_reg_154                         |    3|   0|    3|          0|
    |i_reg_154_pp0_iter1_reg           |    3|   0|    3|          0|
    |icmp_ln36_reg_159                 |    1|   0|    1|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  239|   0|  239|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_VITIS_LOOP_36_2|  return value|
|buff2_address0  |  out|    3|   ap_memory|                                buff2|         array|
|buff2_ce0       |  out|    1|   ap_memory|                                buff2|         array|
|buff2_q0        |   in|   32|   ap_memory|                                buff2|         array|
|b_V_out         |  out|  192|      ap_vld|                              b_V_out|       pointer|
|b_V_out_ap_vld  |  out|    1|      ap_vld|                              b_V_out|       pointer|
+----------------+-----+-----+------------+-------------------------------------+--------------+

