m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/Modelsim/examples
T_opt
!s110 1704980017
VLQA]_1GUAW7dBE=;]jSOc2
Z1 04 6 4 work alu_tb fast 0
=1-902e164ec4f8-659fee31-226-3aa4
o-quiet -auto_acc_if_foreign -work work
n@_opt
Z2 OL;O;10.4;61
R0
T_opt1
!s110 1704980060
VB?k]hJ>KjRf7:I];8a06i0
R1
=1-902e164ec4f8-659fee5c-c9-6e58
o-quiet -auto_acc_if_foreign -work work +acc
n@_opt1
R2
valu
Z3 !s110 1704980010
!i10b 1
!s100 ^eU[nOR=;^T=T=7Im20?G1
I_VH0Xb1LXi=:LDPifW]<R2
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 dF:/mycode/cpu/tuling_complete/verilog_code/alu/alu_tb
w1704979575
8F:/mycode/cpu/tuling_complete/verilog_code/alu/code/alu.v
FF:/mycode/cpu/tuling_complete/verilog_code/alu/code/alu.v
L0 1
Z6 OL;L;10.4;61
r1
!s85 0
31
!s108 1704980010.685000
!s107 F:/mycode/cpu/tuling_complete/verilog_code/alu/code/alu.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/mycode/cpu/tuling_complete/verilog_code/alu/code/alu.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
valu_tb
R3
!i10b 1
!s100 Tb=9OX2zD`m76`Vic_^W60
I7=h3_7N]=1g3gKde`X^Zz1
R4
R5
w1704979480
8F:/mycode/cpu/tuling_complete/verilog_code/alu/code/alu_tb.v
FF:/mycode/cpu/tuling_complete/verilog_code/alu/code/alu_tb.v
L0 2
R6
r1
!s85 0
31
!s108 1704980010.803000
!s107 F:/mycode/cpu/tuling_complete/verilog_code/alu/code/alu_tb.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|F:/mycode/cpu/tuling_complete/verilog_code/alu/code/alu_tb.v|
!i113 0
R7
