<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Serial Digital Interface II IP Support Center</title>   
    
    <link rel="stylesheet" href="/css/mv_product/ECC.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .VK_ai_nav_bar::-webkit-scrollbar {
            display: none !important;
        }

        /******** Resources to ********/
        .mv_discover_more_padd{
            padding: 40px 0px 10px 0px;
            background-color: #F7F7F7;
        }
        .mv_intel_tiber{
            margin-bottom: 1.5rem;
        }
        .mv_explore_resources_content h2{
            font-weight: 300;
        }
        .mv_intel_tiber_img{
            align-content: center;
            text-align: center;
        }
        .mv_intel_tiber_img i{
            height: 40px;
            width: 40px;
            margin-right: 1.5rem;
            border-radius: 50%;
            background-color: #ffffff;
            border: none !important;
            display: flex;
            align-items: center;
            justify-content: center;
        }
        .mv_intel_card{
            display: flex;
            padding: .75rem 1.5rem;
            background-color: #fff;
            min-height: 4.5rem;
        }
        .mv_discover_more_heading h2{
            font-weight: 300;
        }
        .mv_discover_more_content{
            padding: 16px;
        }
        .mv_discover_more_item{
            padding-left: 15px;
            width: 58.33%;
        }
        .mv_discover_more_item h4{
            font-weight: 300;
        }
        .dk_issue{
            color: #0068b5;
        }
        .dk_issue:hover{
            color: #004a86;
        }
        /* ***************************** */

        /****** Frequently Asked Questions ******/
        .mv_frequently_padd{
            padding: 3rem 0rem;
        }
        .mv_frequently h3{
            margin-bottom: 2rem;
            font-weight: 350;
        }
        .mv_frequently{
            display: flex;
            justify-content: space-between;
        }
        .mv_frequently button{
            border: none;
            background-color: transparent;
            font-size: .75rem;
            color: #0068b5;
        }
        .mv_fre_accordion_item {
            border: none !important;
        }
        .mv_fre_accordion_flush .mv_fre_accordion_item .mv_fre_accordion_button{
            border-top: 1px solid #e2e2e2;
        }
        .mv_fre_accordion_flush{
            border-bottom: 1px solid #e2e2e2;
        }
        .mv_fre_accordion_flush .mv_fre_accordion_item .mv_fre_accordion_button:focus{
            box-shadow: none;
            background-color: transparent;
            text-decoration: underline;
        }
        .mv_fre_accordion_button:not(.collapsed) {
            color: #262626 !important;
        }
        .mv_fre_accordion_button:not(.collapsed)::after {
            background-image: url(/img/mv_image/download.svg) !important;
        }
        .mv_fre_accordion_button:not(.collapsed){
            background-color: #fff !important;
        }
        /* ********************************** */
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Support Resources</a></li>
                    <li><a href="">FPGA IP Support</a></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">Serial Digital Interface II IP Support Center</h1>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_overview" class="text-dark text-decoration-none py-4 d-block">
                            1. Device and IP Selection
                        </a>
                    </li>
                    <li>
                        <a href="#ds_product" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            2. Design Flow and IP Integration
                        </a>
                    </li>
                    <li>
                        <a href="#ds_get_started" class="text-dark text-decoration-none py-4 d-block">
                            3. Board Design and Power Management
                        </a>
                    </li>
                    <li>
                        <a href="#ds_board" class="text-dark text-decoration-none py-4 d-block">
                            4. Design Examples
                        </a>
                    </li>
                    <li>
                        <a href="#ds_design" class="text-dark text-decoration-none py-4 d-block">
                            5. Debug
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Introduction ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-1">This page is organized into categories that align with a Serial Digital Interface II system design flow from start to finish. You will find information on how to plan, select, design, implement, and verify your Serial Digital Interface II IP cores. There are also guidelines on how to bring up your system and debug the Serial Digital Interface II IP design.</p>
                <p class="mb-2">Get support resources for Intel Agilex® 7, Intel® Stratix® 10, Intel Arria® 10, and Intel Cyclone® 10 devices from the pages below. For other devices, search from the following links: <a class="b_special_a1" href="">FPGA Documentation Index</a>, <a class="b_special_a1" href="">Training Courses</a>, <a class="b_special_a1" href="">Videos</a>, <a class="b_special_a1" href="">Design Examples</a>, and <a class="b_special_a1" href="">Knowledge Base</a>.</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------------- PCI ---------------------------------->
    <section>
        <div style="padding-bottom: 2em; padding-top: 2em;" class="mv_transceiver_padd">
            <div class="container">
                <div class="row justify-content-center">
                    <div class="col-xxl-6 col-xl-6 col-lg-7 col-md-6">
                        <div class="mv_silder_flex">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/serial-digital-interface-ii-ip-cores-flow-diagram.png.rendition.intel.web.1072.603.png" alt="">
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->
    
    <!---------------------------------- 1. Device ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">1. Device and IP Selection</h2>
                <p class="mb-2"><b>What features are supported in the SDI II Intel® FPGA IP?</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">You can refer the SDI II Intel® FPGA IP User Guide, section 1. SDI II IP Core Quick Reference</a></li>
                </ul>
                <p class="mb-2"><b>Which Intel® FPGA Device Family Should I Use?</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">You can refer the SDI II Intel® FPGA IP User Guide, section 2.3. General Description</a></li>
                </ul>
                <p class="mb-2"><b>What is the SDI II Intel® FPGA IP Core FPGA Resource Utilization?</b></p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">You can refer the SDI II Intel® FPGA IP User Guide, section 2.4. Performance and Resource Utilization</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- 2. Design ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">2. Design Flow and IP Integration</h2>
                <p class="mb-2"><b>Documentation</b></p>
                <ul class="mb-0">
                    <li>IP Core User Guide</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">SDI II Intel® FPGA IP User Guide</a></li>
                </ul>
                <ul class="mb-0">
                    <li>Intel Agilex 7 Devices</li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">F-Tile SDI II FPGA IP Design Example User Guide</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Stratix 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">SDI II Intel® Stratix 10 FPGA IP Design Example User Guide</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Arria 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">SDI II Intel® Arria 10 FPGA IP Design Example User Guide</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Cyclone 10 GX Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">SDI II Intel® Cyclone 10 GX FPGA IP Design Example User Guide</a></li>
                </ul>
                <ul class="mb-2">
                    <li><b>Intel® FPGA IP release notes</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Serial Digital Interface (SDI) II Intel FPGA IP Release Notes</a></li>
                </ul>
                <p class="mb-2"><b>How do I generate the SDI II Intel® FPGA IP core?</b></p>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">SDI II Intel® FPGA IP User Guide, section 3.2.1. Creating a New Intel® Quartus® Prime Project</a></li>
                    <li><a class="b_special_a1" href="">SDI II Intel® FPGA IP User Guide, section 3.2.2. Launching IP Catalog</a></li>
                    <li><a class="b_special_a1" href="">SDI II Intel® FPGA IP User Guide, section 3.2.3. Parameterizing the IP Core</a></li>
                </ul>
                <p class="mb-2"><b>How do I generate the SDI II Intel® FPGA IP Design Example?</b></p>
                <p class="mb-2">The links below provides step-by-step instruction to generate SDI II Intel® FPGA IP Design Example from the Intel Quartus Prime software:</p>
                <ul class="mb-0">
                    <li><b>Intel Agilex 7 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">F-Tile SDI II FPGA IP Design Example User Guide</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Stratix 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">SDI II Intel® Stratix 10 FPGA IP Design Example User Guide</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Arria 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">SDI II Intel® Arria 10 FPGA IP Design Example User Guide</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Cyclone 10 GX Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">SDI II Intel® Cyclone 10 GX FPGA IP Design Example User Guide</a></li>
                </ul>
                <p class="mb-2"><b>How do I compile and test my design?</b></p>
                <p class="mb-2">For Intel Agilex, Intel Stratix 10, Intel Arria 10, and Intel Cyclone 10 GX devices, the steps to compile and test your SDI II Intel® FPGA IP design can be found in the following SDI II Intel® FPGA IP Design Example User Guides, under section <b>"Compiling and Testing the Design":</b></p>
                <ul class="mb-0">
                    <li><b>Intel Agilex 7 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">F-Tile SDI II FPGA IP Design Example User Guide</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Stratix 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">SDI II Intel® Stratix 10 FPGA IP Design Example User Guide</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Arria 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">SDI II Intel® Arria 10 FPGA IP Design Example User Guide</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Cyclone 10 GX Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">SDI II Intel® Cyclone 10 GX FPGA IP Design Example User Guide</a></li>
                </ul>
                <p class="mb-2"><b>How can I perform SDI II Intel® FPGA IP functional simulation?</b></p>
                <p class="mb-2">For Intel Agilex F-tile, Intel Stratix, Intel Arria 10, and Intel Cyclone 10 GX devices, below are the steps to generate SDI II Intel® FPGA IP functional simulation:</p>
                <ul class="mb-2">
                    <li><a class="b_special_a1" href="">Enable the simulation option in the SDI II Intel® FPGA IP Parameter Editor and generate SDI II Intel® FPGA IP Design Example</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Agilex 7 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Simulating the Design</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Simulation Testbench</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Stratix 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Simulating the Design</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Simulation Testbench</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Arria 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Simulating the Design</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Simulation Testbench</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Cyclone 10 GX Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Simulating the Design</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Simulation Testbench</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- 3. Board ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">3. Board Design and Power Management</h2>
                <p class="mb-2"><b>Pin Connection Guidelines</b></p>
                <ul class="mb-0">
                    <li><b>Intel Agilex 7 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel Agilex® Device Family Pin Connection Guidelines</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Stratix 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel® Stratix® 10 Device Family Pin Connection Guidelines</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Arria 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel® Arria® 10 GX, GT, and SX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Cyclone 10 GX Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel® Cyclone® 10 GX Device Family Pin Connection Guidelines</a></li>
                </ul>
                <p class="mb-2"><b>Schematic Review</b></p>
                <ul class="mb-0">
                    <li><b>Intel Agilex 7 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel Agilex® Device Schematic Review Worksheet</a></li>
                </ul>
                <ul class="mb-2">
                    <li><b>Intel Stratix 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel Stratix 10 GX, MX, and SX Schematic Review Worksheet</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel® Stratix® 10 GX FPGA Development Kit User Guide</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel® Stratix® 10 SX SoC Development Kit User Guide</a></li>
                </ul>
                <ul class="mb-2">
                    <li><b>Intel Arria 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel Arria 10 GX, GT, and SX Schematic Review Worksheet</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel Arria 10 FPGA Development Kit User</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel Arria 10 SoC Development Kit User Guide</a></li>
                </ul>
                <ul class="mb-2">
                    <li><b>Intel Cyclone GX 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel Cyclone 10 GX Schematic Review Worksheet</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel® Cyclone® 10 GX FPGA Development Kit User Guide</a></li>
                </ul>
                <p class="mb-2"><b>Power Management</b></p>
                <ul class="mb-0">
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="/vaidikhtml/mv_product/early_power_estimator.html">Early Power Estimator (EPE) and Power Analyzer</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN 750: Using the Intel FPGA PDN Tool to Optimize Your Power Delivery Network Design</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Device-Specific Power Deliver Network (PDN) Tool 2.0 User Guide</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Early Power Estimator for Intel® Cyclone® 10 GX FPGAs User Guide</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Early Power Estimator for Intel® Arria® 10 FPGAs User Guide</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN 711: Power Reduction Features in Intel® Arria® 10 Devices</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN 721: Creating an FPGA Power Tree</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN 692: Power Sequencing Considerations for Intel® Cyclone® 10 GX, Intel® Arria® 10, Intel® Stratix® 10, and Intel Agilex® Devices</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Early Power Estimator for Intel® Stratix® 10 FPGAs User Guide</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel® Stratix® 10 Power Management User Guide</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel Agilex® Power Management User Guide</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN 910: Intel Agilex® 7 Power Distribution Network Design Guidelines</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel® Quartus® Prime Pro Edition User Guide: Power Analysis and Optimization</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Intel® FPGA Power and Thermal Calculator User Guide</a></li>
                </ul>
                <p class="mb-2"><b>Thermal Power Management</b></p>
                <ul class="mb-0">
                    <li><b>Intel Stratix 10 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN 787: Intel® Stratix® 10 Thermal Modeling and Management with the Early Power Estimator</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN 943: Thermal Modeling for Intel® Stratix® 10 FPGAs with the Intel® FPGA Power and Thermal Calculator</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN 944: Thermal Modeling for Intel Agilex® FPGAs with the Intel® FPGA Power and Thermal Calculator</a></li>
                </ul>
                <p class="mb-2"><b>Power Sequencing</b></p>
                <ul class="mb-0">
                    <li><b>Intel Stratix 10, Intel Cyclone 10 GX, Intel Arria 10, and Intel Agilex 7 Devices</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">AN 692: Power Sequencing Considerations for Intel® Cyclone® 10 GX, Intel® Arria® 10, Intel® Stratix® 10, and Intel Agilex® 7 Devices</a></li>
                </ul>
                <p class="mb-2"><b>Development Kits</b></p>
                <ul class="mb-0">
                    <li><b>The following development kits are available for the SDI II IP Core:</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="/vaidikhtml/mv_product/intel_stratix_10_GX_signal_integrity_development_kit.html">Intel® Stratix® 10 GX Signal Integrity Development Kit</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="/vaidikhtml/mv_product/intel_stratix_10_TX_signal_integrity_development_kit.html">Intel® Stratix® 10 TX Signal Integrity Development Kit</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="/vaidikhtml/mv_product/intel_arria_10_GX_transceiver_signal_integrity_development_kit.html">Intel® Arria® 10 GX Transceiver Signal Integrity Development Kit</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="/darshit/dk_product/cyclone_10_GX_FPGA_development_kit.html">Intel® Cyclone® 10 GX FPGA Development Kit </a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="/darshit/dk_product/stratix_V_GT_transceiver_signal_Integrity_development_kit.html">Stratix® V GT Transceiver Signal Integrity Development Kit</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="/vaidikhtml/mv_product/arria_V_GX_FPGA_starter_kit.html">Arria® V GX FPGA development kit</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="/darshit/dk_product/cyclone_V_GT_FPGA_development_kit.html">Cyclone® V GT FPGA development kit</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- 4. Design ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 style="font-weight: 350;">4. Design Examples</h2>
                <ul class="mb-0">
                    <li><b>Intel Arria 10 Device</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Arria 10 - Intel GX Device Multi-Rate SDI II Pass-Through Using Video & Image Processing Pipeline Reference Design</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Arria 10 - Multi Rate (Up to 12G-SDI) SDI II with External VCXO Reference Design</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Arria 10 - Triple Rate SDI II VCXO Removal Reference Design (AN746)</a></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Arria 10 - 12G-SDI Audio Reference Design</a></li>
                </ul>
                <ul class="mb-0">
                    <li><b>Intel Cyclone 10 GX Device</b></li>
                    <li style="margin-left: 40.0px;"><a class="b_special_a1" href="">Cyclone 10 GX - AN848: Implementing Triple-rate SDI II with Nextera FMC Daughter Card Reference Design</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- 5. Debug ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-0" style="font-weight: 350;">5. Debug</h2>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Frequently ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-0" style="font-weight: 350;">Frequently Asked Questions</p>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------- Frequently Asked Questions ---------------------------->
    <section>
        <div class="mv_frequently_padd">
            <div class="container">
                <div class="accordion accordion-flush mv_fre_accordion_flush" id="accordionFlushExample">
                    <div class="accordion-item mv_fre_accordion_item">
                        <h2 class="accordion-header">
                            <button class="accordion-button collapsed mv_fre_accordion_button" type="button" data-bs-toggle="collapse" data-bs-target="#flush-collapseOne" aria-expanded="false" aria-controls="flush-collapseOne">
                                Why does my video lines have CRC errors although the video displayed correctly?
                            </button>
                        </h2>
                        <div id="flush-collapseOne" class="accordion-collapse collapse" data-bs-parent="#accordionFlushExample">
                            <div class="accordion-body">Ensure to enable option “CRC error output” in the SDI II Intel® FPGA IP Parameter Editor for correct CRC values (not applicable for SD-SDI).</div>
                        </div>
                    </div>
                    <div class="accordion-item mv_fre_accordion_item">
                        <h2 class="accordion-header">
                            <button class="accordion-button collapsed mv_fre_accordion_button" type="button" data-bs-toggle="collapse" data-bs-target="#flush-collapseTwo" aria-expanded="false" aria-controls="flush-collapseTwo">
                                How to insert line number in SDI II Intel® FPGA IP Tx?
                            </button>
                        </h2>
                        <div id="flush-collapseTwo" class="accordion-collapse collapse" data-bs-parent="#accordionFlushExample">
                            <div class="accordion-body">You can refer to the <a class="b_special_a2" href="">SDI II Intel® FPGA IP User Guide, section 5.3.1. Insert Line</a> for a correct line insertion.</div>
                        </div>
                    </div>
                    <div class="accordion-item mv_fre_accordion_item">
                        <h2 class="accordion-header">
                            <button class="accordion-button collapsed mv_fre_accordion_button" type="button" data-bs-toggle="collapse" data-bs-target="#flush-collapseThree" aria-expanded="false" aria-controls="flush-collapseThree">
                                Why does error appear while merging both SDI II Intel® FPGA IP Tx and Rx in a same channel on Intel Stratix 10, Intel Cyclone 10 GX, and Intel Arria 10 devices?
                            </button>
                        </h2>
                        <div id="flush-collapseThree" class="accordion-collapse collapse" data-bs-parent="#accordionFlushExample">
                            <div class="accordion-body">You can refer to the <a class="b_special_a2" href="">SDI II Intel® FPGA IP User Guide, section 7.1.2.2. Merging Simplex Mode Transceiver in the Same Channel</a>.</div>
                        </div>
                    </div>
                    <div class="accordion-item mv_fre_accordion_item">
                        <h2 class="accordion-header">
                            <button class="accordion-button collapsed mv_fre_accordion_button" type="button" data-bs-toggle="collapse" data-bs-target="#flush-collapseFour" aria-expanded="false" aria-controls="flush-collapseFour">
                                Why NTSC video format are unable to display while PAL video format displayed correctly?
                            </button>
                        </h2>
                        <div id="flush-collapseFour" class="accordion-collapse collapse" data-bs-parent="#accordionFlushExample">
                            <div class="accordion-body">You can refer to the <a class="b_special_a1" href="">SDI II Intel® Stratix 10 FPGA IP Design Example User Guide, section 1.5.1. Connection and Settings Guidelines</a> on how to display NTSC, and PAL video format correctly.</div>
                        </div>
                    </div>
                    <div class="accordion-item mv_fre_accordion_item">
                        <h2 class="accordion-header">
                            <button class="accordion-button collapsed mv_fre_accordion_button" type="button" data-bs-toggle="collapse" data-bs-target="#flush-collapseFive" aria-expanded="false" aria-controls="flush-collapseFive">
                                Why 12G-SDI input unable to lock?
                            </button>
                        </h2>
                        <div id="flush-collapseFive" class="accordion-collapse collapse" data-bs-parent="#accordionFlushExample">
                            <div class="accordion-body">Make sure the clock signal frequency is connected to the correct onboard clock frequency. For example, if the SDI Tx PLL reflck clock signal is configured to 148.5 MHz, then use 148.5 MHz clock chip as well to connect to SDI Tx PLL refclk signal.</div>
                        </div>
                    </div>
                    <div class="accordion-item mv_fre_accordion_item">
                        <h2 class="accordion-header">
                            <button class="accordion-button collapsed mv_fre_accordion_button" type="button" data-bs-toggle="collapse" data-bs-target="#flush-collapseSix" aria-expanded="false" aria-controls="flush-collapseSix">
                                What is the video resolution supported by SDI II Intel® FPGA IP?
                            </button>
                        </h2>
                        <div id="flush-collapseSix" class="accordion-collapse collapse" data-bs-parent="#accordionFlushExample">
                            <div class="accordion-body">For serial loopback example design, customer can see all the supported video resolution in .tcl file at this directory \hwtest\tpg_ctrl.tcl. For parallel loopback example design, this .tcl file is not available, but customer can still access all the supported video resolution in SMPTE specification.</div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------------  Still Looking ------------------------------>
    <section>
        <div style="text-align: center;" class="mv_become_padd">
            <div class="container">
                <h2 class="mb-2" style="font-weight: 350;">Still Looking for Design Examples?</h2>
                <a class="mv_coman_btn" href="">Search the FPGA Design Store for SDI II Design Examples.</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------------  Still Have ------------------------------>
    <section>
        <div style="text-align: center;" class="mv_become_padd">
            <div class="container">
                <h2 class="mb-2" style="font-weight: 350;">Still Have Questions?</h2>
                <a class="mv_coman_btn" href="">Search the FPGA knowledge base for SDI II IP Core.</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!----------------------------------  Related Links ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <h2 class="mb-2" style="font-weight: 350;">Related Links</h2>
                <ul class="mb-0">
                    <li><a class="b_special_a1" href="">Intel Community</a></li>
                    <li><a class="b_special_a1" href="">Intel Community forum: serial digital interface</a></li>
                    <li><a class="b_special_a1" href="/vaidikhtml/mv_product/FPGAs_programmable_devices_application_AV_broadcasting_and_video.html">Broadcast audio/video solutions (development kits and reference designs)</a></li>
                    <li><a class="b_special_a1" href="">SDI II Intel® FPGA IP Core</a></li>
                    <li><a class="b_special_a1" href="">SMPTE website</a></li>
                    <li><a class="b_special_a1" href="">3 Gbps SDI video (SMPTE 424M) white paper (PDF)</a></li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- PCI -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/serial-digital-interface-ii-ip-cores-flow-diagram.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ------------------------------------------------------------------------- -->

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>