<profile>

<section name = "Vivado HLS Report for 'AXI_DMA_SLAVE'" level="0">
<item name = "Date">Mon Jan  6 15:37:16 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">CIFAR_10</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 12.592, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 2, 1, 1, ?, yes</column>
<column name="- Loop 2">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 168</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 0, 0, 6252</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 203</column>
<column name="Register">-, -, 510, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 12</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="cifar_10_mul_32s_bkb_U1">cifar_10_mul_32s_bkb, 0, 0, 0, 1042</column>
<column name="cifar_10_mul_32s_bkb_U2">cifar_10_mul_32s_bkb, 0, 0, 0, 1042</column>
<column name="cifar_10_mul_32s_bkb_U3">cifar_10_mul_32s_bkb, 0, 0, 0, 1042</column>
<column name="cifar_10_mul_32s_bkb_U4">cifar_10_mul_32s_bkb, 0, 0, 0, 1042</column>
<column name="cifar_10_mul_32s_bkb_U5">cifar_10_mul_32s_bkb, 0, 0, 0, 1042</column>
<column name="cifar_10_mul_32s_bkb_U6">cifar_10_mul_32s_bkb, 0, 0, 0, 1042</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_17_fu_154_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_1_fu_134_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state11_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_pp1_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp1_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="in_stream_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_stream_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_149_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_fu_129_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="in_stream_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_s_fu_107_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="i1_reg_75">9, 2, 32, 64</column>
<column name="i_reg_86">9, 2, 32, 64</column>
<column name="in_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="in_stream_V_data_V_0_data_out">9, 2, 32, 64</column>
<column name="in_stream_V_data_V_0_state">15, 3, 2, 6</column>
<column name="in_stream_V_last_0_state">15, 3, 2, 6</column>
<column name="out_stream_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_stream_V_V_din">15, 3, 32, 96</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="IFM_bound_reg_221">32, 0, 32, 0</column>
<column name="IFM_size_0_reg_192">32, 0, 32, 0</column>
<column name="IFM_size_1_reg_216">32, 0, 32, 0</column>
<column name="KER_bound_reg_202">32, 0, 32, 0</column>
<column name="KER_size_0_reg_187">32, 0, 32, 0</column>
<column name="KER_size_1_reg_197">32, 0, 32, 0</column>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="exitcond1_reg_226">1, 0, 1, 0</column>
<column name="exitcond_reg_207">1, 0, 1, 0</column>
<column name="i1_reg_75">32, 0, 32, 0</column>
<column name="i_reg_86">32, 0, 32, 0</column>
<column name="in_stream_V_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="in_stream_V_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="in_stream_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_stream_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_stream_V_data_V_0_state">2, 0, 2, 0</column>
<column name="in_stream_V_last_0_state">2, 0, 2, 0</column>
<column name="reg_102">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_data_V_2_reg_164">32, 0, 32, 0</column>
<column name="tmp_data_V_3_reg_170">32, 0, 32, 0</column>
<column name="tmp_data_V_4_reg_176">32, 0, 32, 0</column>
<column name="tmp_data_V_5_reg_182">32, 0, 32, 0</column>
<column name="tmp_s_reg_160">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, AXI_DMA_SLAVE, return value</column>
<column name="in_stream_TDATA">in, 32, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_last, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_last, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_V_last, pointer</column>
<column name="out_stream_V_V_din">out, 32, ap_fifo, out_stream_V_V, pointer</column>
<column name="out_stream_V_V_full_n">in, 1, ap_fifo, out_stream_V_V, pointer</column>
<column name="out_stream_V_V_write">out, 1, ap_fifo, out_stream_V_V, pointer</column>
</table>
</item>
</section>
</profile>
