[13:18:19.552] <TB2>     INFO: *** Welcome to pxar ***
[13:18:19.553] <TB2>     INFO: *** Today: 2016/05/10
[13:18:19.560] <TB2>     INFO: *** Version: b2a7-dirty
[13:18:19.560] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C15.dat
[13:18:19.561] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:18:19.561] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//defaultMaskFile.dat
[13:18:19.561] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters_C15.dat
[13:18:19.637] <TB2>     INFO:         clk: 4
[13:18:19.637] <TB2>     INFO:         ctr: 4
[13:18:19.637] <TB2>     INFO:         sda: 19
[13:18:19.637] <TB2>     INFO:         tin: 9
[13:18:19.637] <TB2>     INFO:         level: 15
[13:18:19.637] <TB2>     INFO:         triggerdelay: 0
[13:18:19.637] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:18:19.637] <TB2>     INFO: Log level: DEBUG
[13:18:19.646] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:18:19.654] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:18:19.657] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:18:19.660] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:18:21.218] <TB2>     INFO: DUT info: 
[13:18:21.218] <TB2>     INFO: The DUT currently contains the following objects:
[13:18:21.218] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:18:21.218] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:18:21.218] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:18:21.218] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:18:21.218] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.218] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:18:21.219] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:18:21.220] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:18:21.221] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:18:21.232] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30142464
[13:18:21.232] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x25b3990
[13:18:21.232] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2388770
[13:18:21.232] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7faea1d94010
[13:18:21.232] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7faea7fff510
[13:18:21.232] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30208000 fPxarMemory = 0x7faea1d94010
[13:18:21.234] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 360.1mA
[13:18:21.235] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[13:18:21.235] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.3 C
[13:18:21.235] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:18:21.635] <TB2>     INFO: enter 'restricted' command line mode
[13:18:21.635] <TB2>     INFO: enter test to run
[13:18:21.635] <TB2>     INFO:   test: FPIXTest no parameter change
[13:18:21.635] <TB2>     INFO:   running: fpixtest
[13:18:21.635] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:18:21.638] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:18:21.639] <TB2>     INFO: ######################################################################
[13:18:21.639] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:18:21.639] <TB2>     INFO: ######################################################################
[13:18:21.642] <TB2>     INFO: ######################################################################
[13:18:21.642] <TB2>     INFO: PixTestPretest::doTest()
[13:18:21.642] <TB2>     INFO: ######################################################################
[13:18:21.646] <TB2>     INFO:    ----------------------------------------------------------------------
[13:18:21.646] <TB2>     INFO:    PixTestPretest::programROC() 
[13:18:21.646] <TB2>     INFO:    ----------------------------------------------------------------------
[13:18:39.663] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:18:39.663] <TB2>     INFO: IA differences per ROC:  16.9 19.3 17.7 17.7 17.7 17.7 16.1 18.5 20.1 17.7 19.3 17.7 16.1 18.5 17.7 19.3
[13:18:39.731] <TB2>     INFO:    ----------------------------------------------------------------------
[13:18:39.731] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:18:39.731] <TB2>     INFO:    ----------------------------------------------------------------------
[13:18:39.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[13:18:39.936] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.3187 mA
[13:18:40.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  94 Ia 25.3187 mA
[13:18:40.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 24.5188 mA
[13:18:40.237] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  85 Ia 23.7188 mA
[13:18:40.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  87 Ia 23.7188 mA
[13:18:40.438] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  89 Ia 24.5188 mA
[13:18:40.539] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  87 Ia 23.7188 mA
[13:18:40.640] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  89 Ia 23.7188 mA
[13:18:40.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  91 Ia 24.5188 mA
[13:18:40.842] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  89 Ia 24.5188 mA
[13:18:40.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  87 Ia 23.7188 mA
[13:18:41.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  89 Ia 23.7188 mA
[13:18:41.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.7188 mA
[13:18:41.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  80 Ia 24.5188 mA
[13:18:41.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  78 Ia 23.7188 mA
[13:18:41.446] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  80 Ia 24.5188 mA
[13:18:41.547] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 23.7188 mA
[13:18:41.648] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  80 Ia 25.3187 mA
[13:18:41.749] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  73 Ia 22.1188 mA
[13:18:41.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  84 Ia 25.3187 mA
[13:18:41.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  77 Ia 23.7188 mA
[13:18:42.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  79 Ia 23.7188 mA
[13:18:42.151] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  81 Ia 24.5188 mA
[13:18:42.252] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  79 Ia 23.7188 mA
[13:18:42.354] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.3187 mA
[13:18:42.455] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 25.3187 mA
[13:18:42.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 23.7188 mA
[13:18:42.656] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  89 Ia 24.5188 mA
[13:18:42.757] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  87 Ia 23.7188 mA
[13:18:42.858] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  89 Ia 24.5188 mA
[13:18:42.958] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  87 Ia 23.7188 mA
[13:18:43.059] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  89 Ia 24.5188 mA
[13:18:43.160] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  87 Ia 24.5188 mA
[13:18:43.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 23.7188 mA
[13:18:43.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  87 Ia 24.5188 mA
[13:18:43.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  85 Ia 23.7188 mA
[13:18:43.564] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 21.3187 mA
[13:18:43.665] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  94 Ia 25.3187 mA
[13:18:43.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  87 Ia 23.7188 mA
[13:18:43.866] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  89 Ia 24.5188 mA
[13:18:43.967] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  87 Ia 24.5188 mA
[13:18:44.067] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  85 Ia 23.7188 mA
[13:18:44.168] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  87 Ia 23.7188 mA
[13:18:44.269] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  89 Ia 23.7188 mA
[13:18:44.370] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  91 Ia 24.5188 mA
[13:18:44.472] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  89 Ia 24.5188 mA
[13:18:44.572] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  87 Ia 23.7188 mA
[13:18:44.674] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  89 Ia 24.5188 mA
[13:18:44.775] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.1188 mA
[13:18:44.876] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 25.3187 mA
[13:18:44.976] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  82 Ia 22.9188 mA
[13:18:45.078] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  89 Ia 25.3187 mA
[13:18:45.178] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  82 Ia 23.7188 mA
[13:18:45.279] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  84 Ia 23.7188 mA
[13:18:45.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  86 Ia 24.5188 mA
[13:18:45.481] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  84 Ia 23.7188 mA
[13:18:45.581] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  86 Ia 24.5188 mA
[13:18:45.682] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  84 Ia 24.5188 mA
[13:18:45.783] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 23.7188 mA
[13:18:45.884] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  84 Ia 23.7188 mA
[13:18:45.986] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.1188 mA
[13:18:46.086] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 24.5188 mA
[13:18:46.187] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  87 Ia 24.5188 mA
[13:18:46.287] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  85 Ia 23.7188 mA
[13:18:46.388] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  87 Ia 24.5188 mA
[13:18:46.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 23.7188 mA
[13:18:46.590] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  87 Ia 24.5188 mA
[13:18:46.691] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  85 Ia 23.7188 mA
[13:18:46.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  87 Ia 24.5188 mA
[13:18:46.893] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 23.7188 mA
[13:18:46.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  87 Ia 24.5188 mA
[13:18:47.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  85 Ia 23.7188 mA
[13:18:47.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 20.5187 mA
[13:18:47.297] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  99 Ia 25.3187 mA
[13:18:47.398] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  92 Ia 23.7188 mA
[13:18:47.498] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  94 Ia 23.7188 mA
[13:18:47.599] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  96 Ia 24.5188 mA
[13:18:47.700] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  94 Ia 23.7188 mA
[13:18:47.800] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  96 Ia 24.5188 mA
[13:18:47.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  94 Ia 23.7188 mA
[13:18:47.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  96 Ia 24.5188 mA
[13:18:48.103] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  94 Ia 23.7188 mA
[13:18:48.204] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  96 Ia 24.5188 mA
[13:18:48.305] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  94 Ia 23.7188 mA
[13:18:48.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.9188 mA
[13:18:48.507] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  85 Ia 24.5188 mA
[13:18:48.607] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  83 Ia 23.7188 mA
[13:18:48.708] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 24.5188 mA
[13:18:48.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 24.5188 mA
[13:18:48.910] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  81 Ia 23.7188 mA
[13:18:49.011] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 23.7188 mA
[13:18:49.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  85 Ia 24.5188 mA
[13:18:49.213] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 23.7188 mA
[13:18:49.314] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 24.5188 mA
[13:18:49.414] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  83 Ia 24.5188 mA
[13:18:49.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  81 Ia 23.7188 mA
[13:18:49.617] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.5188 mA
[13:18:49.717] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  76 Ia 23.7188 mA
[13:18:49.818] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  78 Ia 24.5188 mA
[13:18:49.918] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  76 Ia 23.7188 mA
[13:18:50.019] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  78 Ia 24.5188 mA
[13:18:50.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  76 Ia 23.7188 mA
[13:18:50.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  78 Ia 24.5188 mA
[13:18:50.322] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  76 Ia 23.7188 mA
[13:18:50.423] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  78 Ia 24.5188 mA
[13:18:50.523] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  76 Ia 23.7188 mA
[13:18:50.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  78 Ia 24.5188 mA
[13:18:50.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  76 Ia 23.7188 mA
[13:18:50.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.1188 mA
[13:18:50.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  89 Ia 24.5188 mA
[13:18:51.027] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  87 Ia 24.5188 mA
[13:18:51.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 24.5188 mA
[13:18:51.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 23.7188 mA
[13:18:51.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 24.5188 mA
[13:18:51.430] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  83 Ia 23.7188 mA
[13:18:51.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  85 Ia 23.7188 mA
[13:18:51.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  87 Ia 24.5188 mA
[13:18:51.733] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 24.5188 mA
[13:18:51.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  83 Ia 23.7188 mA
[13:18:51.934] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  85 Ia 24.5188 mA
[13:18:52.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.5188 mA
[13:18:52.136] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  76 Ia 23.7188 mA
[13:18:52.237] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  78 Ia 23.7188 mA
[13:18:52.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  80 Ia 25.3187 mA
[13:18:52.439] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  73 Ia 22.9188 mA
[13:18:52.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  80 Ia 25.3187 mA
[13:18:52.641] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  73 Ia 22.9188 mA
[13:18:52.741] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  80 Ia 25.3187 mA
[13:18:52.842] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  73 Ia 22.9188 mA
[13:18:52.942] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  80 Ia 25.3187 mA
[13:18:53.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  73 Ia 22.9188 mA
[13:18:53.143] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  80 Ia 25.3187 mA
[13:18:53.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.1188 mA
[13:18:53.345] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.5188 mA
[13:18:53.446] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 24.5188 mA
[13:18:53.548] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  85 Ia 23.7188 mA
[13:18:53.649] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  87 Ia 24.5188 mA
[13:18:53.750] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  85 Ia 24.5188 mA
[13:18:53.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  83 Ia 23.7188 mA
[13:18:53.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  85 Ia 23.7188 mA
[13:18:54.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  87 Ia 24.5188 mA
[13:18:54.152] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  85 Ia 23.7188 mA
[13:18:54.253] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  87 Ia 24.5188 mA
[13:18:54.354] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  85 Ia 23.7188 mA
[13:18:54.455] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.3187 mA
[13:18:54.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  94 Ia 24.5188 mA
[13:18:54.657] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  92 Ia 23.7188 mA
[13:18:54.758] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  94 Ia 24.5188 mA
[13:18:54.858] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  92 Ia 24.5188 mA
[13:18:54.959] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  90 Ia 23.7188 mA
[13:18:55.060] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  92 Ia 24.5188 mA
[13:18:55.160] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  90 Ia 23.7188 mA
[13:18:55.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  92 Ia 24.5188 mA
[13:18:55.361] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  90 Ia 23.7188 mA
[13:18:55.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  92 Ia 24.5188 mA
[13:18:55.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  90 Ia 23.7188 mA
[13:18:55.664] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.7188 mA
[13:18:55.765] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  80 Ia 24.5188 mA
[13:18:55.865] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  78 Ia 23.7188 mA
[13:18:55.966] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  80 Ia 24.5188 mA
[13:18:56.067] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 23.7188 mA
[13:18:56.168] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  80 Ia 24.5188 mA
[13:18:56.268] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  78 Ia 23.7188 mA
[13:18:56.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  80 Ia 24.5188 mA
[13:18:56.470] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.7188 mA
[13:18:56.571] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  80 Ia 24.5188 mA
[13:18:56.672] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  78 Ia 23.7188 mA
[13:18:56.772] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  80 Ia 24.5188 mA
[13:18:56.874] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.1188 mA
[13:18:56.974] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  89 Ia 24.5188 mA
[13:18:57.076] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  87 Ia 23.7188 mA
[13:18:57.177] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  89 Ia 23.7188 mA
[13:18:57.277] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  91 Ia 24.5188 mA
[13:18:57.377] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  89 Ia 23.7188 mA
[13:18:57.478] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  91 Ia 24.5188 mA
[13:18:57.579] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  89 Ia 24.5188 mA
[13:18:57.680] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  87 Ia 23.7188 mA
[13:18:57.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  89 Ia 24.5188 mA
[13:18:57.881] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  87 Ia 23.7188 mA
[13:18:57.982] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  89 Ia 24.5188 mA
[13:18:58.084] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.7188 mA
[13:18:58.185] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  80 Ia 24.5188 mA
[13:18:58.286] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  78 Ia 23.7188 mA
[13:18:58.386] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  80 Ia 24.5188 mA
[13:18:58.487] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  78 Ia 23.7188 mA
[13:18:58.587] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  80 Ia 24.5188 mA
[13:18:58.688] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  78 Ia 23.7188 mA
[13:18:58.789] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  80 Ia 24.5188 mA
[13:18:58.890] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  78 Ia 23.7188 mA
[13:18:58.990] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  80 Ia 25.3187 mA
[13:18:59.091] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  73 Ia 22.1188 mA
[13:18:59.192] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  84 Ia 25.3187 mA
[13:18:59.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  89
[13:18:59.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  79
[13:18:59.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  85
[13:18:59.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  89
[13:18:59.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  84
[13:18:59.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  85
[13:18:59.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  94
[13:18:59.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  81
[13:18:59.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  76
[13:18:59.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  85
[13:18:59.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  80
[13:18:59.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  85
[13:18:59.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  90
[13:18:59.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  80
[13:18:59.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  89
[13:18:59.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  84
[13:19:01.051] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 389.1 mA = 24.3188 mA/ROC
[13:19:01.051] <TB2>     INFO: i(loss) [mA/ROC]:     20.9  20.1  20.1  20.9  20.1  20.1  20.1  20.1  20.1  20.9  20.9  20.1  20.1  20.9  20.1  21.7
[13:19:01.086] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:01.086] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:19:01.086] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:01.221] <TB2>     INFO: Expecting 231680 events.
[13:19:09.311] <TB2>     INFO: 231680 events read in total (7373ms).
[13:19:09.467] <TB2>     INFO: Test took 8379ms.
[13:19:09.669] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 104 and Delta(CalDel) = 63
[13:19:09.674] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 96 and Delta(CalDel) = 66
[13:19:09.677] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 108 and Delta(CalDel) = 62
[13:19:09.681] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 92 and Delta(CalDel) = 59
[13:19:09.684] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 79 and Delta(CalDel) = 63
[13:19:09.688] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 99 and Delta(CalDel) = 62
[13:19:09.692] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 84 and Delta(CalDel) = 60
[13:19:09.695] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 87 and Delta(CalDel) = 62
[13:19:09.699] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 58
[13:19:09.702] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 86 and Delta(CalDel) = 60
[13:19:09.706] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:19:09.709] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 80 and Delta(CalDel) = 59
[13:19:09.713] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 64
[13:19:09.716] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 113 and Delta(CalDel) = 59
[13:19:09.720] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 91 and Delta(CalDel) = 57
[13:19:09.724] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:19:09.765] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:19:09.799] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:09.799] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:19:09.799] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:09.934] <TB2>     INFO: Expecting 231680 events.
[13:19:18.170] <TB2>     INFO: 231680 events read in total (7521ms).
[13:19:18.175] <TB2>     INFO: Test took 8373ms.
[13:19:18.199] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[13:19:18.511] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 32.5
[13:19:18.515] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[13:19:18.519] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[13:19:18.523] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[13:19:18.527] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 31
[13:19:18.531] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:19:18.535] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:19:18.538] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[13:19:18.541] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[13:19:18.545] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[13:19:18.548] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[13:19:18.552] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[13:19:18.558] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[13:19:18.561] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29
[13:19:18.565] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29.5
[13:19:18.598] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:19:18.598] <TB2>     INFO: CalDel:      142   161   131   126   145   132   133   143   136   132   142   129   144   126   132   132
[13:19:18.598] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:19:18.602] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C0.dat
[13:19:18.602] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C1.dat
[13:19:18.603] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C2.dat
[13:19:18.603] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C3.dat
[13:19:18.603] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C4.dat
[13:19:18.603] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C5.dat
[13:19:18.603] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C6.dat
[13:19:18.603] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C7.dat
[13:19:18.603] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C8.dat
[13:19:18.603] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C9.dat
[13:19:18.604] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C10.dat
[13:19:18.604] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C11.dat
[13:19:18.604] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C12.dat
[13:19:18.604] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C13.dat
[13:19:18.604] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C14.dat
[13:19:18.604] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters_C15.dat
[13:19:18.604] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:19:18.604] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:19:18.605] <TB2>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[13:19:18.605] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:19:18.691] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:19:18.691] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:19:18.691] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:19:18.691] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:19:18.694] <TB2>     INFO: ######################################################################
[13:19:18.694] <TB2>     INFO: PixTestTiming::doTest()
[13:19:18.694] <TB2>     INFO: ######################################################################
[13:19:18.694] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:18.694] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:19:18.694] <TB2>     INFO:    ----------------------------------------------------------------------
[13:19:18.695] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:19:20.590] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:19:22.863] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:19:25.137] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:19:27.409] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:19:29.682] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:19:31.955] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:19:33.850] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:19:36.124] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:19:38.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:19:40.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:19:42.944] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:19:45.218] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:19:47.491] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:19:49.764] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:19:51.295] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:19:53.565] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:19:55.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:19:56.615] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:19:58.137] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:19:59.657] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:20:01.177] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:20:02.698] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:20:06.097] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:20:07.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:20:09.137] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:20:12.541] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:20:15.754] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:20:19.154] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:20:22.555] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:20:25.955] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:20:31.137] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:20:34.537] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:20:36.058] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:20:37.577] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:20:39.102] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:20:40.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:20:42.144] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:20:43.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:20:45.190] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:20:46.714] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:20:48.988] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:20:50.508] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:20:52.029] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:20:53.549] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:20:55.069] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:20:56.589] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:20:58.108] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:20:59.628] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:21:01.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:21:04.176] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:21:06.457] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:21:08.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:21:10.004] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:21:13.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:21:14.802] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:21:17.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:21:19.348] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:21:21.621] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:21:23.894] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:21:26.168] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:21:28.441] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:21:30.715] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:21:32.234] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:21:34.508] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:21:36.784] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:21:39.058] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:21:41.333] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:21:43.606] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:21:45.880] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:21:48.154] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:21:50.530] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:21:52.811] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:21:55.084] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:21:57.358] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:21:59.631] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:22:01.909] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:22:04.182] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:22:05.891] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:22:07.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:22:09.686] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:22:14.217] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:22:16.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:22:18.771] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:22:21.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:22:23.321] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:22:25.597] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:22:27.116] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:22:29.389] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:22:30.911] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:22:33.935] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:22:36.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:22:40.363] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:22:43.576] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:22:46.980] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:22:48.500] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:22:51.712] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:22:53.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:22:54.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:22:56.273] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:22:57.793] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:22:59.314] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:23:00.834] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:23:02.355] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:23:03.877] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:23:06.150] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:23:07.670] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:23:09.191] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:23:10.711] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:23:12.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:23:13.753] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:23:15.271] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:23:16.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:23:19.078] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:23:21.353] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:23:23.625] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:23:25.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:23:28.174] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:23:30.447] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:23:31.967] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:23:34.241] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:23:36.527] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:23:38.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:23:41.074] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:23:43.347] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:23:45.621] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:23:47.894] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:23:49.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:23:52.087] <TB2>     INFO: TBM Phase Settings: 228
[13:23:52.087] <TB2>     INFO: 400MHz Phase: 1
[13:23:52.087] <TB2>     INFO: 160MHz Phase: 7
[13:23:52.087] <TB2>     INFO: Functional Phase Area: 4
[13:23:52.090] <TB2>     INFO: Test took 273396 ms.
[13:23:52.090] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:23:52.090] <TB2>     INFO:    ----------------------------------------------------------------------
[13:23:52.090] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:23:52.090] <TB2>     INFO:    ----------------------------------------------------------------------
[13:23:52.090] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:23:57.932] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:24:04.152] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:24:10.372] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:24:16.968] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:24:23.757] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:24:30.360] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:24:36.580] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:24:41.485] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:24:43.004] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:24:45.278] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:24:47.551] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:24:49.825] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:24:52.099] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:24:54.373] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:24:56.647] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:24:58.166] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:24:59.686] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:25:01.962] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:25:04.236] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:25:06.509] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:25:08.785] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:25:11.058] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:25:13.333] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:25:14.851] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:25:16.371] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:25:18.648] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:25:20.923] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:25:23.197] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:25:25.471] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:25:27.744] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:25:30.019] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:25:31.538] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:25:33.057] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:25:35.332] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:25:37.605] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:25:39.878] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:25:42.153] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:25:44.426] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:25:46.700] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:25:48.220] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:25:49.740] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:25:52.013] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:25:54.287] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:25:56.560] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:25:58.834] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:26:01.107] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:26:03.380] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:26:04.900] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:26:06.421] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:26:08.694] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:26:10.968] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:26:13.241] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:26:15.517] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:26:17.790] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:26:20.064] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:26:21.583] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:26:23.103] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:26:24.811] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:26:26.519] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:26:28.227] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:26:29.747] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:26:31.273] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:26:32.793] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:26:34.885] <TB2>     INFO: ROC Delay Settings: 219
[13:26:34.885] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:26:34.885] <TB2>     INFO: ROC Port 0 Delay: 3
[13:26:34.885] <TB2>     INFO: ROC Port 1 Delay: 3
[13:26:34.885] <TB2>     INFO: Functional ROC Area: 6
[13:26:34.887] <TB2>     INFO: Test took 162797 ms.
[13:26:34.888] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:26:34.888] <TB2>     INFO:    ----------------------------------------------------------------------
[13:26:34.888] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:26:34.888] <TB2>     INFO:    ----------------------------------------------------------------------
[13:26:36.027] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4189 4189 4189 4189 4189 4189 4189 4189 e062 c000 a101 8040 418b 418b 418b 418b 418b 418b 418b 418b e062 c000 
[13:26:36.027] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 418b 418b 418b 418b 418b 418b 418b 418b e022 c000 a102 80b1 4189 4189 4189 4189 4189 4189 4189 4189 e022 c000 
[13:26:36.027] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 a103 80c0 4188 4188 4188 4188 4189 4189 4189 4189 e022 c000 
[13:26:36.027] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:26:42.279] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[13:26:42.279] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 9 ROCs were found
[13:26:47.093] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (5) != Token Chain Length (8)
[13:26:47.093] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:26:47.592] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (0) != Token Chain Length (8)
[13:26:48.081] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[13:26:48.081] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:26:48.560] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[13:26:48.560] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:26:50.538] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:50.538] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:26:56.740] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 6 ROCs were found
[13:26:56.740] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[13:26:57.219] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:26:57.219] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:27:04.222] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:27:04.223] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 2 ROCs were found
[13:27:04.223] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (248) !=  TBM ID (149)
[13:27:04.223] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (1) != Token Chain Length (8)
[13:27:04.223] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (150) !=  TBM ID (248)
[13:27:04.918] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:04.918] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:27:19.079] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:19.079] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:27:24.770] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (7) !=  TBM ID (8)
[13:27:24.770] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (7) !=  TBM ID (8)
[13:27:24.771] <TB2>  WARNING: Channel 1 ROC 0: Readback start marker after 15 readouts!
[13:27:24.771] <TB2>  WARNING: Channel 1 ROC 2: Readback start marker after 15 readouts!
[13:27:24.771] <TB2>  WARNING: Channel 1 ROC 3: Readback start marker after 15 readouts!
[13:27:24.771] <TB2>  WARNING: Channel 1 ROC 4: Readback start marker after 15 readouts!
[13:27:24.771] <TB2>  WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!
[13:27:24.771] <TB2>  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[13:27:24.771] <TB2>  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[13:27:24.771] <TB2>  WARNING: Channel 0 ROC 6: Readback start marker after 15 readouts!
[13:27:24.771] <TB2>  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[13:27:33.248] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:33.248] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:27:38.918] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:27:38.918] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:27:47.343] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:47.344] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:27:52.948] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:27:52.948] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:28:01.615] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:01.615] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:28:15.757] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:15.757] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:28:29.805] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:29.805] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:28:35.414] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (7) != Token Chain Length (8)
[13:28:35.414] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 4 ROCs were found
[13:28:35.414] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (8) !=  TBM ID (207)
[13:28:44.159] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:44.159] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:28:58.320] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:58.702] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:28:58.714] <TB2>     INFO: Decoding statistics:
[13:28:58.714] <TB2>     INFO:   General information:
[13:28:58.714] <TB2>     INFO: 	 16bit words read:         240000210
[13:28:58.714] <TB2>     INFO: 	 valid events total:       19999979
[13:28:58.714] <TB2>     INFO: 	 empty events:             19999979
[13:28:58.714] <TB2>     INFO: 	 valid events with pixels: 0
[13:28:58.714] <TB2>     INFO: 	 valid pixel hits:         3
[13:28:58.714] <TB2>     INFO:   Event errors: 	           16
[13:28:58.714] <TB2>     INFO: 	 start marker:             0
[13:28:58.714] <TB2>     INFO: 	 stop marker:              7
[13:28:58.714] <TB2>     INFO: 	 overflow:                 0
[13:28:58.714] <TB2>     INFO: 	 invalid 5bit words:       9
[13:28:58.714] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:28:58.714] <TB2>     INFO:   TBM errors: 		           14
[13:28:58.714] <TB2>     INFO: 	 flawed TBM headers:       1
[13:28:58.714] <TB2>     INFO: 	 flawed TBM trailers:      8
[13:28:58.714] <TB2>     INFO: 	 event ID mismatches:      5
[13:28:58.714] <TB2>     INFO:   ROC errors: 		           31
[13:28:58.714] <TB2>     INFO: 	 missing ROC header(s):    22
[13:28:58.714] <TB2>     INFO: 	 misplaced readback start: 9
[13:28:58.714] <TB2>     INFO:   Pixel decoding errors:	   129
[13:28:58.714] <TB2>     INFO: 	 pixel data incomplete:    4
[13:28:58.714] <TB2>     INFO: 	 pixel address:            7
[13:28:58.714] <TB2>     INFO: 	 pulse height fill bit:    117
[13:28:58.714] <TB2>     INFO: 	 buffer corruption:        1
[13:28:58.714] <TB2>     INFO:    ----------------------------------------------------------------------
[13:28:58.715] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 9999989/10000000
[13:28:58.715] <TB2>     INFO:    ----------------------------------------------------------------------
[13:28:58.715] <TB2>     INFO:    ----------------------------------------------------------------------
[13:28:58.715] <TB2>     INFO:    Read back bit status: 0
[13:28:58.715] <TB2>     INFO:    ----------------------------------------------------------------------
[13:28:58.715] <TB2>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[13:28:58.715] <TB2>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[13:28:58.715] <TB2>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[13:28:58.715] <TB2>     INFO: Test took 143827 ms.
[13:28:58.715] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:28:58.715] <TB2>     INFO: Problem with TimingTest! Timings not saved!
[13:28:58.715] <TB2>     INFO: PixTestTiming::doTest took 580024 ms.
[13:28:58.715] <TB2>     INFO: PixTestTiming::doTest() done
[13:28:58.715] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:28:58.715] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:28:58.715] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:28:58.715] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:28:58.715] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:28:58.716] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:28:58.716] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:28:59.067] <TB2>     INFO: ######################################################################
[13:28:59.067] <TB2>     INFO: PixTestAlive::doTest()
[13:28:59.067] <TB2>     INFO: ######################################################################
[13:28:59.070] <TB2>     INFO:    ----------------------------------------------------------------------
[13:28:59.070] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:28:59.070] <TB2>     INFO:    ----------------------------------------------------------------------
[13:28:59.072] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:28:59.417] <TB2>     INFO: Expecting 41600 events.
[13:29:03.499] <TB2>     INFO: 41600 events read in total (3367ms).
[13:29:03.499] <TB2>     INFO: Test took 4427ms.
[13:29:03.507] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:03.507] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:29:03.507] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:29:03.885] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:29:03.885] <TB2>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    0    0    0    0    1    0    0    0    0
[13:29:03.885] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    1    0    0    0    0    0    0    0    0    1    0    0    0    0
[13:29:03.888] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:03.888] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:29:03.888] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:03.889] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:29:04.234] <TB2>     INFO: Expecting 41600 events.
[13:29:07.192] <TB2>     INFO: 41600 events read in total (2243ms).
[13:29:07.193] <TB2>     INFO: Test took 3304ms.
[13:29:07.195] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:07.195] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:29:07.195] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:29:07.195] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:29:07.598] <TB2>     INFO: PixTestAlive::maskTest() done
[13:29:07.598] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:29:07.601] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:07.601] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:29:07.601] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:07.604] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:29:07.947] <TB2>     INFO: Expecting 41600 events.
[13:29:12.032] <TB2>     INFO: 41600 events read in total (3370ms).
[13:29:12.033] <TB2>     INFO: Test took 4429ms.
[13:29:12.041] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:29:12.041] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:29:12.041] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:29:12.414] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:29:12.414] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:29:12.414] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:29:12.414] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:29:12.423] <TB2>     INFO: ######################################################################
[13:29:12.423] <TB2>     INFO: PixTestTrim::doTest()
[13:29:12.423] <TB2>     INFO: ######################################################################
[13:29:12.425] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:12.426] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:29:12.426] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:12.503] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:29:12.503] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:29:12.528] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:29:12.528] <TB2>     INFO:     run 1 of 1
[13:29:12.528] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:29:12.870] <TB2>     INFO: Expecting 5025280 events.
[13:29:56.913] <TB2>     INFO: 1363224 events read in total (43328ms).
[13:30:40.170] <TB2>     INFO: 2709104 events read in total (86586ms).
[13:31:23.168] <TB2>     INFO: 4062272 events read in total (129583ms).
[13:31:53.845] <TB2>     INFO: 5025280 events read in total (160260ms).
[13:31:53.888] <TB2>     INFO: Test took 161360ms.
[13:31:53.950] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:54.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:31:55.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:31:56.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:31:58.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:31:59.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:32:00.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:32:02.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:32:03.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:32:04.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:32:06.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:32:07.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:32:09.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:32:10.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:32:11.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:32:13.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:32:14.583] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:32:15.979] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242786304
[13:32:15.982] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.964 minThrLimit = 100.962 minThrNLimit = 129.158 -> result = 100.964 -> 100
[13:32:15.982] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9245 minThrLimit = 90.8886 minThrNLimit = 114.988 -> result = 90.9245 -> 90
[13:32:15.983] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0945 minThrLimit = 97.0879 minThrNLimit = 121.916 -> result = 97.0945 -> 97
[13:32:15.983] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4398 minThrLimit = 92.4106 minThrNLimit = 117.053 -> result = 92.4398 -> 92
[13:32:15.983] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.0159 minThrLimit = 76.0139 minThrNLimit = 101.453 -> result = 76.0159 -> 76
[13:32:15.984] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1296 minThrLimit = 92.1254 minThrNLimit = 115.159 -> result = 92.1296 -> 92
[13:32:15.984] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6751 minThrLimit = 89.5774 minThrNLimit = 112.852 -> result = 89.6751 -> 89
[13:32:15.984] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7489 minThrLimit = 87.7307 minThrNLimit = 112.954 -> result = 87.7489 -> 87
[13:32:15.985] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0386 minThrLimit = 89.035 minThrNLimit = 123.17 -> result = 89.0386 -> 89
[13:32:15.985] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7623 minThrLimit = 87.7282 minThrNLimit = 115.559 -> result = 87.7623 -> 87
[13:32:15.986] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2103 minThrLimit = 92.1804 minThrNLimit = 126.001 -> result = 92.2103 -> 92
[13:32:15.986] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.5543 minThrLimit = 84.5524 minThrNLimit = 111.569 -> result = 84.5543 -> 84
[13:32:15.986] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.8648 minThrLimit = 83.8471 minThrNLimit = 110.735 -> result = 83.8648 -> 83
[13:32:15.987] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.573 minThrLimit = 101.553 minThrNLimit = 128.488 -> result = 101.573 -> 101
[13:32:15.987] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.22 minThrLimit = 87.1591 minThrNLimit = 111.095 -> result = 87.22 -> 87
[13:32:15.988] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.3061 minThrLimit = 97.285 minThrNLimit = 124.037 -> result = 97.3061 -> 97
[13:32:15.988] <TB2>     INFO: ROC 0 VthrComp = 100
[13:32:15.988] <TB2>     INFO: ROC 1 VthrComp = 90
[13:32:15.988] <TB2>     INFO: ROC 2 VthrComp = 97
[13:32:15.988] <TB2>     INFO: ROC 3 VthrComp = 92
[13:32:15.988] <TB2>     INFO: ROC 4 VthrComp = 76
[13:32:15.988] <TB2>     INFO: ROC 5 VthrComp = 92
[13:32:15.988] <TB2>     INFO: ROC 6 VthrComp = 89
[13:32:15.988] <TB2>     INFO: ROC 7 VthrComp = 87
[13:32:15.988] <TB2>     INFO: ROC 8 VthrComp = 89
[13:32:15.989] <TB2>     INFO: ROC 9 VthrComp = 87
[13:32:15.989] <TB2>     INFO: ROC 10 VthrComp = 92
[13:32:15.989] <TB2>     INFO: ROC 11 VthrComp = 84
[13:32:15.989] <TB2>     INFO: ROC 12 VthrComp = 83
[13:32:15.989] <TB2>     INFO: ROC 13 VthrComp = 101
[13:32:15.989] <TB2>     INFO: ROC 14 VthrComp = 87
[13:32:15.989] <TB2>     INFO: ROC 15 VthrComp = 97
[13:32:15.989] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:32:15.989] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:32:16.007] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:32:16.007] <TB2>     INFO:     run 1 of 1
[13:32:16.007] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:16.350] <TB2>     INFO: Expecting 5025280 events.
[13:32:51.852] <TB2>     INFO: 885328 events read in total (34787ms).
[13:33:26.893] <TB2>     INFO: 1767024 events read in total (69828ms).
[13:34:01.982] <TB2>     INFO: 2646992 events read in total (104917ms).
[13:34:36.864] <TB2>     INFO: 3517424 events read in total (139799ms).
[13:35:11.279] <TB2>     INFO: 4384184 events read in total (174214ms).
[13:35:36.927] <TB2>     INFO: 5025280 events read in total (199862ms).
[13:35:37.011] <TB2>     INFO: Test took 201006ms.
[13:35:37.201] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:35:37.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:35:39.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:35:40.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:35:42.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:35:43.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:35:45.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:35:47.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:35:48.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:50.263] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:51.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:53.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:54.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:56.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:58.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:59.657] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:36:01.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:36:02.828] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234622976
[13:36:02.831] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.5978 for pixel 0/56 mean/min/max = 44.6727/32.409/56.9364
[13:36:02.832] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 62.3034 for pixel 3/0 mean/min/max = 47.5646/32.8207/62.3084
[13:36:02.832] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.5132 for pixel 0/1 mean/min/max = 46.1247/30.6183/61.631
[13:36:02.832] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.3973 for pixel 5/15 mean/min/max = 45.2525/33.8801/56.6249
[13:36:02.833] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.1844 for pixel 8/71 mean/min/max = 45.4943/34.7999/56.1888
[13:36:02.833] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.8113 for pixel 0/78 mean/min/max = 45.4306/32.9084/57.9528
[13:36:02.833] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.5877 for pixel 0/8 mean/min/max = 46.5986/32.5083/60.6889
[13:36:02.834] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.0576 for pixel 7/6 mean/min/max = 43.9244/32.6362/55.2126
[13:36:02.834] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 52.9365 for pixel 51/1 mean/min/max = 43.2992/33.262/53.3364
[13:36:02.834] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.1915 for pixel 22/79 mean/min/max = 43.9757/32.6577/55.2937
[13:36:02.835] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.5186 for pixel 0/71 mean/min/max = 44.0158/33.3075/54.7241
[13:36:02.835] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.5154 for pixel 0/78 mean/min/max = 43.9916/31.4513/56.532
[13:36:02.835] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.6527 for pixel 2/39 mean/min/max = 44.5009/32.8133/56.1885
[13:36:02.836] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.3736 for pixel 16/17 mean/min/max = 44.2761/32.094/56.4583
[13:36:02.836] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.4003 for pixel 13/68 mean/min/max = 44.757/32.0804/57.4335
[13:36:02.836] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.9508 for pixel 0/60 mean/min/max = 44.7318/31.4909/57.9728
[13:36:02.837] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:36:02.969] <TB2>     INFO: Expecting 411648 events.
[13:36:10.554] <TB2>     INFO: 411648 events read in total (6870ms).
[13:36:10.561] <TB2>     INFO: Expecting 411648 events.
[13:36:18.148] <TB2>     INFO: 411648 events read in total (6919ms).
[13:36:18.158] <TB2>     INFO: Expecting 411648 events.
[13:36:25.605] <TB2>     INFO: 411648 events read in total (6783ms).
[13:36:25.616] <TB2>     INFO: Expecting 411648 events.
[13:36:33.237] <TB2>     INFO: 411648 events read in total (6955ms).
[13:36:33.251] <TB2>     INFO: Expecting 411648 events.
[13:36:40.924] <TB2>     INFO: 411648 events read in total (7013ms).
[13:36:40.940] <TB2>     INFO: Expecting 411648 events.
[13:36:44.743] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (157) !=  TBM ID (159)
[13:36:44.744] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:36:44.744] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (157) !=  TBM ID (158)
[13:36:44.744] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:36:44.744] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (160) !=  TBM ID (158)
[13:36:44.744] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (159) !=  TBM ID (158)
[13:36:48.522] <TB2>     INFO: 411648 events read in total (6928ms).
[13:36:48.541] <TB2>     INFO: Expecting 411648 events.
[13:36:56.206] <TB2>     INFO: 411648 events read in total (7007ms).
[13:36:56.228] <TB2>     INFO: Expecting 411648 events.
[13:37:03.871] <TB2>     INFO: 411648 events read in total (6995ms).
[13:37:03.895] <TB2>     INFO: Expecting 411648 events.
[13:37:07.713] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (249) !=  TBM ID (250)
[13:37:07.714] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (249) !=  TBM ID (250)
[13:37:07.714] <TB2>  WARNING: Channel 1 ROC 0: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 1 ROC 1: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 1 ROC 2: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 1 ROC 3: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 1 ROC 4: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 1 ROC 5: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 1 ROC 6: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 1 ROC 7: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 0 ROC 0: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 0 ROC 1: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 0 ROC 2: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 0 ROC 3: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 0 ROC 4: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 0 ROC 5: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 0 ROC 6: Readback start marker after 15 readouts!
[13:37:07.714] <TB2>  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[13:37:11.576] <TB2> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 8 triggers! Aborting data processing!
[13:37:11.583] <TB2>     INFO: 0 events read in total (7040ms).
[13:37:11.585] <TB2> CRITICAL: <hal.cc/SingleRocOnePixelDacDacScan:L1346> Incomplete DAQ data readout! Missing 51456 Events.
[13:37:11.609] <TB2> CRITICAL: <PixTestTrim.cc/trimTest:L262> pXar execption: Incomplete DAQ data readout in function SingleRocOnePixelDacDacScan
[13:37:11.609] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:37:11.872] <TB2>     INFO: Expecting 411648 events.
[13:37:19.585] <TB2>     INFO: 411648 events read in total (6998ms).
[13:37:19.592] <TB2>     INFO: Expecting 411648 events.
[13:37:27.279] <TB2>     INFO: 411648 events read in total (7022ms).
[13:37:27.288] <TB2>     INFO: Expecting 411648 events.
[13:37:34.868] <TB2>     INFO: 411648 events read in total (6918ms).
[13:37:34.879] <TB2>     INFO: Expecting 411648 events.
[13:37:42.586] <TB2>     INFO: 411648 events read in total (7039ms).
[13:37:42.600] <TB2>     INFO: Expecting 411648 events.
[13:37:50.288] <TB2>     INFO: 411648 events read in total (7025ms).
[13:37:50.304] <TB2>     INFO: Expecting 411648 events.
[13:37:57.850] <TB2>     INFO: 411648 events read in total (6890ms).
[13:37:57.869] <TB2>     INFO: Expecting 411648 events.
[13:38:05.459] <TB2>     INFO: 411648 events read in total (6935ms).
[13:38:05.480] <TB2>     INFO: Expecting 411648 events.
[13:38:13.095] <TB2>     INFO: 411648 events read in total (6964ms).
[13:38:13.118] <TB2>     INFO: Expecting 411648 events.
[13:38:16.923] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:38:16.923] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:38:20.840] <TB2>     INFO: 411648 events read in total (7072ms).
[13:38:20.866] <TB2>     INFO: Expecting 411648 events.
[13:38:28.527] <TB2>     INFO: 411648 events read in total (7019ms).
[13:38:28.556] <TB2>     INFO: Expecting 411648 events.
[13:38:36.163] <TB2>     INFO: 411648 events read in total (6965ms).
[13:38:36.196] <TB2>     INFO: Expecting 411648 events.
[13:38:43.860] <TB2>     INFO: 411648 events read in total (7028ms).
[13:38:43.893] <TB2>     INFO: Expecting 411648 events.
[13:38:51.577] <TB2>     INFO: 411648 events read in total (7043ms).
[13:38:51.613] <TB2>     INFO: Expecting 411648 events.
[13:38:59.241] <TB2>     INFO: 411648 events read in total (6997ms).
[13:38:59.281] <TB2>     INFO: Expecting 411648 events.
[13:39:06.909] <TB2>     INFO: 411648 events read in total (6998ms).
[13:39:06.950] <TB2>     INFO: Expecting 411648 events.
[13:39:14.523] <TB2>     INFO: 411648 events read in total (6942ms).
[13:39:14.566] <TB2>     INFO: Test took 122957ms.
[13:39:15.077] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6254 < 35 for itrim+1 = 110; old thr = 34.4467 ... break
[13:39:15.114] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3224 < 35 for itrim = 127; old thr = 34.4724 ... break
[13:39:15.142] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0655 < 35 for itrim = 107; old thr = 34.7618 ... break
[13:39:15.176] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6272 < 35 for itrim+1 = 93; old thr = 34.5931 ... break
[13:39:15.218] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7501 < 35 for itrim = 100; old thr = 33.928 ... break
[13:39:15.247] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6881 < 35 for itrim+1 = 104; old thr = 34.5355 ... break
[13:39:15.283] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.783 < 35 for itrim = 114; old thr = 33.7028 ... break
[13:39:15.321] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.399 < 35 for itrim+1 = 94; old thr = 34.7113 ... break
[13:39:15.369] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1572 < 35 for itrim = 101; old thr = 34.2961 ... break
[13:39:15.412] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0057 < 35 for itrim = 98; old thr = 34.773 ... break
[13:39:15.458] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0307 < 35 for itrim = 106; old thr = 34.6213 ... break
[13:39:15.491] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1923 < 35 for itrim = 102; old thr = 34.4619 ... break
[13:39:15.532] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 105; old thr = 34.229 ... break
[13:39:15.575] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9788 < 35 for itrim+1 = 106; old thr = 34.7064 ... break
[13:39:15.616] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3008 < 35 for itrim = 101; old thr = 33.6302 ... break
[13:39:15.646] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3753 < 35 for itrim = 99; old thr = 34.2567 ... break
[13:39:15.723] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:39:15.733] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:15.733] <TB2>     INFO:     run 1 of 1
[13:39:15.733] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:16.078] <TB2>     INFO: Expecting 5025280 events.
[13:39:51.703] <TB2>     INFO: 873808 events read in total (34910ms).
[13:40:26.614] <TB2>     INFO: 1744152 events read in total (69821ms).
[13:41:01.367] <TB2>     INFO: 2612944 events read in total (104575ms).
[13:41:35.756] <TB2>     INFO: 3471744 events read in total (138963ms).
[13:42:09.964] <TB2>     INFO: 4325784 events read in total (173171ms).
[13:42:38.392] <TB2>     INFO: 5025280 events read in total (201600ms).
[13:42:38.474] <TB2>     INFO: Test took 202741ms.
[13:42:38.657] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:39.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:40.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:42.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:43.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:45.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:46.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:48.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:49.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:51.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:52.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:54.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:55.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:57.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:58.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:00.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:02.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:03.591] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256528384
[13:43:03.592] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 6.969704 .. 146.861932
[13:43:03.666] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 6 .. 156 (-1/-1) hits flags = 528 (plus default)
[13:43:03.677] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:03.677] <TB2>     INFO:     run 1 of 1
[13:43:03.677] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:04.019] <TB2>     INFO: Expecting 5025280 events.
[13:43:38.568] <TB2>     INFO: 859120 events read in total (33834ms).
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a037 8040 4388 103 208b 4388 103 208d 4388 103 2081 4388 103 2085 4388 103 20a4 4388 103 2069 4388 103 206d 4388 103 2080 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a031 80c0 4188 103 208a 4188 103 208c 4188 103 2081 4188 103 2084 4189 103 20a3 4189 103 206a 4189 103 206d 4189 103 2081 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a032 8000 4188 103 208c 4188 103 208d 4189 103 2080 4189 103 2083 4188 103 20a4 4188 103 2069 4189 103 206c 4189 103 2081 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a033 8040 4188 103 208c 4189 103 208d 4188 103 2081 4189 103 2084 4188 103 20a2 4189 103 2069 4188 103 206d 4189 103 2080 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a034 80b1 4188 103 208c 4188 103 208d 4188 103 2081 4388 103 2084 43c 2081 852 4388 4388 103 206c 4388 103 2080 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a035 80c0 4388 103 208c 4388 103 208d 4388 103 2080 4388 103 2085 4388 103 20a4 4388 103 2069 4388 103 206d 4388 103 2080 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a036 8000 4388 103 208c 4388 103 208d 4388 103 2081 4388 103 2084 4388 103 20a4 4388 103 206a 4388 103 206c 4388 103 2081 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a137 80b1 4388 103 20a1 4388 103 206c 4388 103 20a6 4388 103 20c3 4388 103 20ac 4388 103 208c 4388 103 2089 4388 103 20a2 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a131 8000 4188 103 20a2 4188 103 206c 4189 103 20a8 4189 103 20c2 4188 103 20ac 4188 103 208c 4189 103 2089 4189 103 20a2 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a132 8040 4188 103 20a2 4189 103 206d 4188 103 20a7 4189 103 20c2 4188 103 20ac 4189 103 208c 4188 103 2089 4189 103 20a1 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a133 80b1 4188 103 20a2 4188 103 206b 4188 103 20a7 4188 103 20c3 4188 103 20ac 4188 103 208b 4188 103 2088 4188 103 20a2 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a134 80c0 4188 103 20a0 4188 103 206d 4188 103 20a7 4388 103 20c2 78 2103 ad 4388 103 208d 4388 103 2089 4388 103 20a1 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a135 8000 4388 103 20a2 4388 103 206c 4388 103 20a8 4388 103 20c1 4388 103 20ac 4388 103 208a 4388 103 2089 4388 103 20a2 e022 c000 
[13:43:52.384] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a136 8040 4388 103 20a1 4388 103 206c 4388 103 20a7 4388 103 20c1 4388 103 20ad 4388 103 208d 4388 103 2088 4388 103 20a2 e022 c000 
[13:44:12.301] <TB2>     INFO: 1718736 events read in total (67567ms).
[13:44:46.697] <TB2>     INFO: 2579424 events read in total (101963ms).
[13:45:20.307] <TB2>     INFO: 3436088 events read in total (135573ms).
[13:45:54.419] <TB2>     INFO: 4289856 events read in total (169685ms).
[13:46:23.697] <TB2>     INFO: 5025280 events read in total (198963ms).
[13:46:23.773] <TB2>     INFO: Test took 200096ms.
[13:46:23.950] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:24.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:25.988] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:27.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:29.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:30.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:32.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:34.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:35.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:37.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:38.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:40.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:42.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:43.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:45.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:47.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:48.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:50.337] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 419315712
[13:46:50.418] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.850276 .. 124.021677
[13:46:50.493] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 134 (-1/-1) hits flags = 528 (plus default)
[13:46:50.504] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:50.504] <TB2>     INFO:     run 1 of 1
[13:46:50.504] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:50.846] <TB2>     INFO: Expecting 4226560 events.
[13:47:25.951] <TB2>     INFO: 869312 events read in total (34380ms).
[13:47:59.904] <TB2>     INFO: 1737992 events read in total (68333ms).
[13:48:35.251] <TB2>     INFO: 2606632 events read in total (103680ms).
[13:49:10.876] <TB2>     INFO: 3475024 events read in total (139305ms).
[13:49:41.463] <TB2>     INFO: 4226560 events read in total (169892ms).
[13:49:41.526] <TB2>     INFO: Test took 171023ms.
[13:49:41.678] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:41.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:43.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:45.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:46.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:48.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:49.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:51.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:52.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:54.302] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:55.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:57.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:58.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:00.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:01.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:03.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:04.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:06.536] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 293064704
[13:50:06.618] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.985683 .. 108.530410
[13:50:06.695] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 118 (-1/-1) hits flags = 528 (plus default)
[13:50:06.706] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:06.706] <TB2>     INFO:     run 1 of 1
[13:50:06.706] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:07.053] <TB2>     INFO: Expecting 3560960 events.
[13:50:41.629] <TB2>     INFO: 870848 events read in total (33861ms).
[13:51:15.240] <TB2>     INFO: 1741952 events read in total (67472ms).
[13:51:50.854] <TB2>     INFO: 2613208 events read in total (103087ms).
[13:52:26.547] <TB2>     INFO: 3483648 events read in total (138779ms).
[13:52:30.108] <TB2>     INFO: 3560960 events read in total (142340ms).
[13:52:30.155] <TB2>     INFO: Test took 143450ms.
[13:52:30.282] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:30.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:32.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:33.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:35.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:36.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:38.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:39.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:41.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:42.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:44.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:45.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:47.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:48.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:50.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:51.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:53.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:54.775] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 241713152
[13:52:54.857] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.310593 .. 42.979048
[13:52:54.932] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:52:54.942] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:52:54.942] <TB2>     INFO:     run 1 of 1
[13:52:54.942] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:55.285] <TB2>     INFO: Expecting 1264640 events.
[13:53:35.019] <TB2>     INFO: 1112864 events read in total (39019ms).
[13:53:40.577] <TB2>     INFO: 1264640 events read in total (44577ms).
[13:53:40.590] <TB2>     INFO: Test took 45648ms.
[13:53:40.620] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:40.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:41.651] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:42.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:43.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:44.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:45.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:46.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:47.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:48.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:49.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:50.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:51.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:52.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:53.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:54.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:55.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:56.020] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236277760
[13:53:56.104] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:53:56.104] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:53:56.114] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:56.114] <TB2>     INFO:     run 1 of 1
[13:53:56.114] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:56.457] <TB2>     INFO: Expecting 1364480 events.
[13:54:36.472] <TB2>     INFO: 1076720 events read in total (39300ms).
[13:54:47.432] <TB2>     INFO: 1364480 events read in total (50260ms).
[13:54:47.446] <TB2>     INFO: Test took 51332ms.
[13:54:47.485] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:47.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:48.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:49.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:50.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:51.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:52.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:53.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:54.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:55.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:56.266] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:57.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:58.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:59.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:00.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:01.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:02.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:03.041] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236281856
[13:55:03.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C0.dat
[13:55:03.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C1.dat
[13:55:03.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C2.dat
[13:55:03.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C3.dat
[13:55:03.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C4.dat
[13:55:03.073] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C5.dat
[13:55:03.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C6.dat
[13:55:03.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C7.dat
[13:55:03.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C8.dat
[13:55:03.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C9.dat
[13:55:03.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C10.dat
[13:55:03.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C11.dat
[13:55:03.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C12.dat
[13:55:03.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C13.dat
[13:55:03.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C14.dat
[13:55:03.074] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//dacParameters35_C15.dat
[13:55:03.075] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C0.dat
[13:55:03.082] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C1.dat
[13:55:03.089] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C2.dat
[13:55:03.096] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C3.dat
[13:55:03.102] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C4.dat
[13:55:03.109] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C5.dat
[13:55:03.116] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C6.dat
[13:55:03.123] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C7.dat
[13:55:03.130] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C8.dat
[13:55:03.136] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C9.dat
[13:55:03.143] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C10.dat
[13:55:03.150] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C11.dat
[13:55:03.157] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C12.dat
[13:55:03.164] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C13.dat
[13:55:03.171] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C14.dat
[13:55:03.178] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-S-ND_FPIXTest-17C-Nebraska-160510-1315_2016-05-10_13h16m_1462904163//000_FPIXTest_p17//trimParameters35_C15.dat
[13:55:03.185] <TB2>     INFO: PixTestTrim::trimTest() done
[13:55:03.185] <TB2>     INFO: vtrim:     110 127 107  93 100 104 114  94 101  98 106 102 105 106 101  99 
[13:55:03.185] <TB2>     INFO: vthrcomp:  100  90  97  92  76  92  89  87  89  87  92  84  83 101  87  97 
[13:55:03.185] <TB2>     INFO: vcal mean:  35.01  35.04  35.00  35.01  35.07  35.08  35.05  35.18  35.06  34.98  35.03  35.01  35.02  35.00  35.02  35.01 
[13:55:03.185] <TB2>     INFO: vcal RMS:    0.82   0.89   1.02   0.78   0.76   0.83   0.89   0.81   0.72   0.78   0.72   0.95   0.77   0.85   0.87   0.82 
[13:55:03.185] <TB2>     INFO: bits mean:   9.47   9.23   9.26   9.24   9.01   9.32   9.45   9.97   9.79   9.58   9.43   9.86   9.65   9.97   9.58   9.58 
[13:55:03.185] <TB2>     INFO: bits RMS:    2.70   2.62   3.00   2.58   2.51   2.64   2.59   2.50   2.48   2.70   2.65   2.56   2.63   2.55   2.77   2.84 
[13:55:03.200] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:03.200] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:55:03.200] <TB2>     INFO:    ----------------------------------------------------------------------
[13:55:03.204] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:55:03.204] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:55:03.216] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:55:03.216] <TB2>     INFO:     run 1 of 1
[13:55:03.217] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:03.563] <TB2>     INFO: Expecting 4160000 events.
[13:55:49.174] <TB2>     INFO: 1097120 events read in total (44897ms).
[13:56:32.856] <TB2>     INFO: 2181205 events read in total (88579ms).
[13:57:16.711] <TB2>     INFO: 3250030 events read in total (132435ms).
[13:57:54.419] <TB2>     INFO: 4160000 events read in total (170142ms).
[13:57:54.485] <TB2>     INFO: Test took 171268ms.
[13:57:54.634] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:54.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:56.818] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:58.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:00.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:02.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:04.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:06.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:08.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:09.954] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:11.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:13.734] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:15.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:17.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:19.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:21.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:23.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:25.043] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280735744
[13:58:25.044] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:58:25.118] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:58:25.118] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[13:58:25.130] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:25.130] <TB2>     INFO:     run 1 of 1
[13:58:25.130] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:25.473] <TB2>     INFO: Expecting 3432000 events.
[13:59:12.071] <TB2>     INFO: 1156400 events read in total (45883ms).
[13:59:57.128] <TB2>     INFO: 2287985 events read in total (90940ms).
[14:00:21.529] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[14:00:21.529] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[14:00:21.529] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:00:21.529] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a038 80b1 4389 54a 20a6 4389 54a 20ad 4389 54a 208b 4389 54a 208d 4389 54a 20e1 4389 54a 2087 4389 54a 208b 4389 54a 208d e022 c000 
[14:00:21.529] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a032 8000 4188 54a 20a8 4188 54a 20ac 4189 54a 208a 4189 54a 208c 4188 54a 20cf 4188 54a 2088 4189 54a 208b 4189 54a 208c e022 c000 
[14:00:21.529] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a033 8040 4188 54a 20a7 4189 54a 20ad 4188 54a 208b 4189 54a 208d 4188 54a 20e1 4189 54a 2087 4188 54a 208a 4189 54a 208c e022 c000 
[14:00:21.529] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a034 80b1 4188 54a 20a7 4188 54a 20ac 4188 54a 208a 4188 54a 208d 4188 54a 20e1 4188 54a 2089 4188 54a 208a 4188 54a 208d e022 c000 
[14:00:21.529] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a035 80c0 4188 54a 20a6 4188 54a 20ac 4188 54a 208a 4188 54a 208c 4188 54a 20cf 4188 54a 2087 4188 154a 208a 4388 54a 2bff fff 2110 7f 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[14:00:21.529] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a036 8000 4388 54a 20a7 4388 54a 20ad 4388 54a 208c 4388 54a 208d 4388 54a 20e1 4388 54a 2087 4388 54a 208c 4388 54a 208d e022 c000 
[14:00:21.529] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a037 8040 4388 54a 20a8 4388 54a 20ac 4388 54a 208c 4388 54a 208c 4388 54a 20e1 4388 54a 2088 4388 54a 208b 4388 54a 208d e022 c000 
[14:00:21.530] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:00:21.530] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a138 80c0 4388 54a 20c2 4388 54a 20a1 4388 54a 20ad 4388 54a 20c6 4388 54a 20c9 4388 54a 20a9 4388 54a 20a5 4388 54a 20c3 e022 c000 
[14:00:21.530] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a132 8040 4188 54a 20c1 4189 54a 20a2 4188 54a 20ad 4189 54a 20c4 4188 54a 20c9 4189 54a 20a9 4188 54a 20a7 4189 54a 20c3 e022 c000 
[14:00:21.530] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a133 80b1 4188 54a 20c2 4188 54a 20a1 4188 54a 20ac 4188 54a 20c5 4188 54a 20cb 4188 54a 20aa 4188 54a 20a8 4188 54a 20c2 e022 c000 
[14:00:21.530] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a134 80c0 4188 54a 20c2 4188 54a 20a1 4188 54a 20ad 4188 54a 20c4 4188 54a 20ca 4188 54a 20a9 4188 54a 20a8 4188 54a 20c3 e022 c000 
[14:00:21.530] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a135 8000 4188 54a 20c2 4188 54a 20a1 4188 54a 20ad 4188 54a 20c6 4188 54a 20ca 4188 54a 20aa 4188 154a 30a7 4388 54a 2d50 7e 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[14:00:21.530] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a136 8040 4388 54a 20c2 4388 54a 20a1 4388 54a 20ad 4388 54a 20c6 4388 54a 20cc 4388 54a 20a8 4388 54a 20a8 4388 54a 20c3 e022 c000 
[14:00:21.530] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a137 80b1 4389 54a 20c2 4389 54a 20a4 4389 54a 20ad 4389 54a 20c5 4389 54a 20cc 4389 54a 20a9 4389 54a 20a9 4389 54a 20c1 e022 c000 
[14:00:43.149] <TB2>     INFO: 3407370 events read in total (136962ms).
[14:00:44.536] <TB2>     INFO: 3432000 events read in total (138348ms).
[14:00:44.588] <TB2>     INFO: Test took 139459ms.
[14:00:44.706] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:44.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:46.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:48.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:49.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:51.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:53.363] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:55.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:56.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:58.455] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:00.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:01.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:03.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:05.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:07.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:08.716] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:10.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:12.106] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283054080
[14:01:12.107] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:01:12.181] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:01:12.181] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:01:12.192] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:12.192] <TB2>     INFO:     run 1 of 1
[14:01:12.192] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:12.539] <TB2>     INFO: Expecting 3203200 events.
[14:02:00.191] <TB2>     INFO: 1199660 events read in total (46937ms).
[14:02:46.374] <TB2>     INFO: 2368220 events read in total (93120ms).
[14:03:19.919] <TB2>     INFO: 3203200 events read in total (126665ms).
[14:03:19.962] <TB2>     INFO: Test took 127771ms.
[14:03:20.054] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:20.239] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:21.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:23.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:25.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:26.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:28.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:29.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:31.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:33.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:34.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:36.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:38.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:39.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:41.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:43.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:44.668] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:46.285] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284385280
[14:03:46.286] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:03:46.360] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:03:46.360] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:03:46.371] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:03:46.371] <TB2>     INFO:     run 1 of 1
[14:03:46.371] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:46.714] <TB2>     INFO: Expecting 3203200 events.
[14:04:34.677] <TB2>     INFO: 1198800 events read in total (47248ms).
[14:05:21.433] <TB2>     INFO: 2366560 events read in total (94004ms).
[14:05:55.240] <TB2>     INFO: 3203200 events read in total (127812ms).
[14:05:55.318] <TB2>     INFO: Test took 128948ms.
[14:05:55.423] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:55.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:57.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:58.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:00.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:02.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:03.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:05.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:06.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:08.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:10.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:11.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:13.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:15.137] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:16.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:18.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:20.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:21.619] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259608576
[14:06:21.620] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:06:21.695] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:06:21.695] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[14:06:21.705] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:06:21.705] <TB2>     INFO:     run 1 of 1
[14:06:21.705] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:22.053] <TB2>     INFO: Expecting 3203200 events.
[14:07:10.124] <TB2>     INFO: 1197935 events read in total (47356ms).
[14:07:56.810] <TB2>     INFO: 2365460 events read in total (94042ms).
[14:08:30.594] <TB2>     INFO: 3203200 events read in total (127827ms).
[14:08:30.650] <TB2>     INFO: Test took 128945ms.
[14:08:30.748] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:30.930] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:32.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:34.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:35.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:37.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:39.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:40.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:42.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:43.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:45.544] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:47.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:48.843] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:50.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:52.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:53.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:55.365] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:56.971] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297066496
[14:08:56.972] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.07319, thr difference RMS: 1.58463
[14:08:56.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.37633, thr difference RMS: 1.69405
[14:08:56.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.32415, thr difference RMS: 1.76577
[14:08:56.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.23558, thr difference RMS: 1.36192
[14:08:56.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.72193, thr difference RMS: 1.36368
[14:08:56.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.45815, thr difference RMS: 1.49869
[14:08:56.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.80218, thr difference RMS: 1.60198
[14:08:56.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.09808, thr difference RMS: 1.24255
[14:08:56.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.78823, thr difference RMS: 1.12051
[14:08:56.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 7.93529, thr difference RMS: 1.11169
[14:08:56.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.33959, thr difference RMS: 1.31309
[14:08:56.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.49524, thr difference RMS: 1.16509
[14:08:56.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.53042, thr difference RMS: 1.15541
[14:08:56.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.24077, thr difference RMS: 1.6418
[14:08:56.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.1407, thr difference RMS: 1.53724
[14:08:56.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.34092, thr difference RMS: 1.58688
[14:08:56.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.94654, thr difference RMS: 1.5589
[14:08:56.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.41248, thr difference RMS: 1.65936
[14:08:56.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.2995, thr difference RMS: 1.73744
[14:08:56.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.3353, thr difference RMS: 1.35868
[14:08:56.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.73414, thr difference RMS: 1.36349
[14:08:56.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.38898, thr difference RMS: 1.48553
[14:08:56.977] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.85099, thr difference RMS: 1.58548
[14:08:56.977] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.15932, thr difference RMS: 1.25947
[14:08:56.977] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.68874, thr difference RMS: 1.098
[14:08:56.977] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.00408, thr difference RMS: 1.13023
[14:08:56.977] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.34134, thr difference RMS: 1.33333
[14:08:56.978] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.46918, thr difference RMS: 1.18453
[14:08:56.978] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.41535, thr difference RMS: 1.1578
[14:08:56.978] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.23147, thr difference RMS: 1.6333
[14:08:56.978] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.05881, thr difference RMS: 1.52663
[14:08:56.979] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.35851, thr difference RMS: 1.58019
[14:08:56.979] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.99918, thr difference RMS: 1.54945
[14:08:56.979] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.37358, thr difference RMS: 1.63333
[14:08:56.979] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.40903, thr difference RMS: 1.75019
[14:08:56.979] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.50738, thr difference RMS: 1.33197
[14:08:56.980] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.8403, thr difference RMS: 1.41325
[14:08:56.980] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.39471, thr difference RMS: 1.45771
[14:08:56.980] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.86177, thr difference RMS: 1.58622
[14:08:56.980] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.23222, thr difference RMS: 1.26769
[14:08:56.980] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.74457, thr difference RMS: 1.11059
[14:08:56.981] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.24237, thr difference RMS: 1.13178
[14:08:56.981] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.41251, thr difference RMS: 1.32133
[14:08:56.981] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.63038, thr difference RMS: 1.16746
[14:08:56.981] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.36513, thr difference RMS: 1.16419
[14:08:56.982] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.3234, thr difference RMS: 1.6582
[14:08:56.982] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.16323, thr difference RMS: 1.52597
[14:08:56.982] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.44464, thr difference RMS: 1.57241
[14:08:56.982] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.994, thr difference RMS: 1.63914
[14:08:56.982] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.4237, thr difference RMS: 1.63298
[14:08:56.983] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.34938, thr difference RMS: 1.76415
[14:08:56.983] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.68804, thr difference RMS: 1.32735
[14:08:56.983] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.91183, thr difference RMS: 1.4215
[14:08:56.983] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.3718, thr difference RMS: 1.45281
[14:08:56.983] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.94287, thr difference RMS: 1.58787
[14:08:56.984] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.38313, thr difference RMS: 1.24258
[14:08:56.984] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.8265, thr difference RMS: 1.09977
[14:08:56.984] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.3419, thr difference RMS: 1.13342
[14:08:56.984] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.45187, thr difference RMS: 1.32676
[14:08:56.984] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.73312, thr difference RMS: 1.19691
[14:08:56.985] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.46727, thr difference RMS: 1.18416
[14:08:56.985] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.36324, thr difference RMS: 1.63734
[14:08:56.985] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.22924, thr difference RMS: 1.49969
[14:08:56.985] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.46731, thr difference RMS: 1.55325
[14:08:57.091] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:08:57.094] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2384 seconds
[14:08:57.094] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:08:57.799] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:08:57.799] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:08:57.802] <TB2>     INFO: ######################################################################
[14:08:57.802] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:08:57.802] <TB2>     INFO: ######################################################################
[14:08:57.802] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:57.802] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:08:57.802] <TB2>     INFO:    ----------------------------------------------------------------------
[14:08:57.802] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:08:57.812] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:08:57.813] <TB2>     INFO:     run 1 of 1
[14:08:57.813] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:58.155] <TB2>     INFO: Expecting 59072000 events.
[14:09:05.973] <TB2>  WARNING: Channel 0 ROC 3: Readback start marker after 6 readouts!
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a078 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a072 8000 4188 4188 4189 4189 4188 4188 4189 4189 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a073 8040 4188 4189 4188 4189 4188 4189 4188 4189 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a074 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a075 80c0 4388 4388 4388 438b ffc 4388 4388 4388 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a076 8000 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a077 8040 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a178 80c0 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a172 8040 4188 4189 4188 4189 4188 4189 4188 4189 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a173 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a174 80c0 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a175 8000 4388 4388 4388 7ff 4388 4388 4388 4388 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a176 8040 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:09:05.973] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a177 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:09:27.202] <TB2>     INFO: 1073200 events read in total (28332ms).
[14:09:55.469] <TB2>     INFO: 2141800 events read in total (56599ms).
[14:10:23.713] <TB2>     INFO: 3213200 events read in total (84843ms).
[14:10:51.981] <TB2>     INFO: 4285200 events read in total (113111ms).
[14:11:20.252] <TB2>     INFO: 5355000 events read in total (141382ms).
[14:11:48.500] <TB2>     INFO: 6427000 events read in total (169630ms).
[14:12:16.625] <TB2>     INFO: 7495400 events read in total (197755ms).
[14:12:44.834] <TB2>     INFO: 8565800 events read in total (225964ms).
[14:13:13.160] <TB2>     INFO: 9637800 events read in total (254290ms).
[14:13:41.439] <TB2>     INFO: 10707600 events read in total (282569ms).
[14:14:09.788] <TB2>     INFO: 11779800 events read in total (310918ms).
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a025 80c0 4388 154 286f 4388 154 2887 4388 154 2881 4388 154 286e 4388 154 28ac 4388 154 2861 4388 154 2868 4388 154 2883 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a01f 8040 418a 154 286f 418a 154 2888 418a 154 2882 418a 154 286f 418a 154 28ac 418a 154 2862 418a 154 2865 418a 154 2881 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a020 80b1 4188 154 286f 4188 154 2888 4188 154 2881 4188 154 286e 4188 154 28ab 4188 154 2861 4188 154 2865 4188 154 2883 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a021 80c0 4188 154 286e 4188 154 2887 4188 154 2882 4188 154 2880 4189 154 28ac 4189 154 2862 4189 154 2866 4189 154 2882 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a022 8000 4188 154 286f 4188 154 2887 4189 154 2882 5389 1154 3881 7e0 2aab ffe 205c aa 2430 4389 20aa 433 4389 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a023 8040 4388 154 286e 4389 154 2887 4388 154 2882 4389 154 2880 4388 154 28ac 4389 154 2861 4388 154 2867 4389 154 2883 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a024 80b1 4388 154 286f 4388 154 2888 4388 154 2882 4388 154 2881 4388 154 28ab 4388 154 2861 4388 154 2866 4388 154 2882 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a125 8000 4388 154 288c 4388 154 2869 4388 154 288d 4388 154 28a5 4388 154 28ac 4388 154 2888 4388 154 2883 4388 154 28a1 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11f 80b1 4189 154 288c 4189 154 286a 4189 154 288c 4189 154 28a5 4189 154 28ac 4189 154 2885 4189 154 2884 4189 154 28a1 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a120 80c0 4188 154 288a 4188 154 2869 4188 154 288c 4188 154 28a5 4189 154 28ac 4189 154 2887 4189 154 2885 4189 154 28a1 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a121 8000 4188 154 288c 4188 154 2869 4189 154 288c 4189 154 28a5 4188 154 28ac 4188 154 2889 4189 154 2884 4189 154 28a1 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a122 8040 4188 154 288c 4189 154 2869 4188 154 288d 4389 154 28a7 7e1 2555 554 29f9 154 2888 4388 154 2883 4389 154 28a2 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a123 80b1 4388 154 288c 4388 154 2869 4388 154 288c 4388 154 28a5 4388 154 28ac 4388 154 2887 4388 154 2885 4388 154 28a1 e022 c000 
[14:14:17.136] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a124 80c0 4388 154 288c 4388 154 2869 4388 154 288c 4388 154 28a6 4388 154 28ac 4388 154 2889 4388 154 2884 4388 154 28a0 e022 c000 
[14:14:38.017] <TB2>     INFO: 12848000 events read in total (339147ms).
[14:15:06.340] <TB2>     INFO: 13917600 events read in total (367470ms).
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a043 8040 4388 21a 2085 4389 21a 208c 4388 21a 206d 4389 21a 2081 4388 21a 20ad 4389 21a 2069 4388 21a 206d 4389 21a 2081 e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03d 80c0 4189 21a 2085 4189 21a 208d 4189 21a 206d 4189 21a 206e 4189 21a 20ad 4189 21a 2068 4189 21a 206d 4189 21a 206e e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03e 8000 4188 21a 2085 4188 21a 208c 4188 21a 206d 4188 21a 2080 4188 21a 20ae 4188 21a 2068 4188 21a 206d 4188 21a 206f e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03f 8040 418a 21a 2085 418a 21a 208c 418a 21a 206d 418a 21a 2080 418a 21a 20ad 418a 21a 206a 418a 21a 206d 418a 21a 2080 e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a040 80b1 7e0 2fb5 3e9 2ffc 10d 2046 4388 210d 36 4388 4388 21a 20ae 4388 21a 2069 4388 21a 206d 4388 21a 206f e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a041 80c0 4388 21a 2085 4388 21a 208d 4388 21a 206d 4388 21a 206f 4389 21a 20ae 4389 21a 2069 4389 21a 206d 4389 21a 2081 e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a042 8000 4388 21a 2084 4388 21a 208d 4389 21a 206e 4389 21a 206f 4388 21a 20ad 4388 21a 2069 4389 21a 206d 4389 21a 2080 e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a143 80b1 4388 21a 208c 4388 21a 2069 4388 21a 208d 4388 21a 20a4 4388 21a 20ac 4388 21a 2086 4388 21a 2085 4388 21a 20a4 e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13d 8000 4188 21a 208c 4188 21a 2069 4188 21a 208c 4188 21a 20a4 4188 21a 20ac 4188 21a 2087 4188 21a 2087 4188 21a 20a4 e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13e 8040 418a 21a 208c 418a 21a 2069 418a 21a 208c 418a 21a 20a3 418a 21a 20ac 418a 21a 2088 418a 21a 2087 418a 21a 20a4 e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13f 80b1 4189 21a 208c 4189 21a 2069 4189 21a 208d 4189 21a 20a5 4189 21a 20ad 4189 21a 2089 4189 21a 2086 4189 21a 20a4 e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a140 80c0 7e1 2540 554 2018 21a 2069 4388 21a 208c 4388 21a 20a3 4389 21a 20ac 4389 21a 2085 4389 21a 2086 4389 21a 20a3 e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a141 8000 4388 21a 208c 4388 21a 2069 4389 21a 208d 4389 21a 20a2 4388 21a 20ac 4388 21a 2087 4389 21a 2087 4389 21a 20a3 e022 c000 
[14:15:13.602] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a142 8040 4388 21a 208c 4389 21a 2069 4388 21a 208d 4389 21a 20a4 4388 21a 20ad 4389 21a 2087 4388 21a 2087 4389 21a 20a3 e022 c000 
[14:15:34.602] <TB2>     INFO: 14990000 events read in total (395732ms).
[14:16:02.807] <TB2>     INFO: 16059400 events read in total (423937ms).
[14:16:31.096] <TB2>     INFO: 17131400 events read in total (452226ms).
[14:16:59.371] <TB2>     INFO: 18200200 events read in total (480501ms).
[14:17:27.621] <TB2>     INFO: 19269000 events read in total (508751ms).
[14:17:55.961] <TB2>     INFO: 20343000 events read in total (537091ms).
[14:18:24.272] <TB2>     INFO: 21412000 events read in total (565402ms).
[14:18:52.655] <TB2>     INFO: 22483400 events read in total (593785ms).
[14:19:21.008] <TB2>     INFO: 23553000 events read in total (622138ms).
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (3) != Token Chain Length (8)
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (148) !=  TBM ID (85)
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (2) != Token Chain Length (8)
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (86) !=  TBM ID (148)
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a096 8000 4388 309 2081 4388 309 208b 4388 309 2083 4388 309 208a 4388 309 20a7 4388 309 2069 4388 309 2065 4388 309 2081 e022 c000 
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a090 80b1 4188 309 2080 4188 309 208b 4188 309 2082 4188 309 208a 4188 309 20a9 4188 309 2069 4188 309 2065 4188 309 2080 e022 c000 
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a091 80c0 4188 309 2081 4188 309 208c 4188 309 2084 4188 309 208a 4189 309 20a8 4189 309 2068 4189 309 2065 4189 309 2080 e022 c000 
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a092 8000 4188 309 2082 4188 309 208c 4189 309 2082 4189 309 208c 4188 309 20a9 4188 309 2068 4189 309 2065 4189 309 2080 e022 c000 
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a093 8040 4188 309 2082 4189 309 208a 4388 1309 2083 4389 e3f 2bfa 5c 2184 854 4389 4388 309 2065 4389 309 2080 e022 c000 
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a094 80b1 4388 309 2080 4388 309 208b 4388 309 2083 4388 309 2089 4388 309 20a9 4388 309 2069 4388 309 2065 4388 309 2081 e022 c000 
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a095 80c0 4388 309 2082 4388 309 208a 4388 309 2083 4388 309 208b 4388 309 20a9 4388 309 2067 4388 309 2065 4388 309 2080 e022 c000 
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a197 80b1 4388 309 20a2 4388 309 206b 4388 309 2089 4388 309 20a5 4388 309 20c1 4388 309 2088 4388 309 2088 4388 309 20a4 e022 c000 
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a192 8040 4188 309 20a1 4189 309 206b 4188 309 208a 4189 309 20a6 4188 309 20c1 4189 309 2087 4188 309 2087 4189 309 20a4 e022 c000 
[14:19:28.345] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a193 80b1 4188 309 20a2 4188 309 2069 4388 1309 3089 
[14:19:28.346] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a155 8055 569 2f83 90 4388 309 2088 4388 309 2087 4388 309 20a4 e022 c000 
[14:19:28.346] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a194 80c0 4388 309 20a1 4388 309 206b 4388 309 2089 4388 309 20a5 4388 309 20c0 4388 309 2089 4388 309 2087 4388 309 20a4 e022 c000 
[14:19:28.346] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a195 8000 4388 309 20a1 4388 309 2069 4388 309 2089 4388 309 20a5 4388 309 20c0 4388 309 2088 4388 309 2087 4388 309 20a3 e022 c000 
[14:19:28.346] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a196 8040 4388 309 20a1 4388 309 206b 4388 309 2089 4388 309 20a5 4388 309 20c1 4388 309 2087 4388 309 2089 4388 309 20a4 e022 c000 
[14:19:49.214] <TB2> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[14:19:49.246] <TB2>     INFO: 23553000 events read in total (650376ms).
[14:20:17.628] <TB2>     INFO: 24626200 events read in total (678758ms).
[14:20:45.911] <TB2>     INFO: 25695200 events read in total (707041ms).
[14:21:14.155] <TB2>     INFO: 26765200 events read in total (735285ms).
[14:21:42.443] <TB2>     INFO: 27836000 events read in total (763573ms).
[14:22:10.756] <TB2>     INFO: 28905000 events read in total (791886ms).
[14:22:39.019] <TB2>     INFO: 29975400 events read in total (820149ms).
[14:23:07.191] <TB2>     INFO: 31046200 events read in total (848321ms).
[14:23:35.393] <TB2>     INFO: 32115000 events read in total (876523ms).
[14:24:03.787] <TB2>     INFO: 33185200 events read in total (904917ms).
[14:24:10.842] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:24:10.842] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:24:10.842] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:24:10.842] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a009 80c0 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:24:10.842] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a003 8040 4188 4189 4188 4189 4188 4189 4188 4189 e022 c000 
[14:24:10.842] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a004 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:24:10.842] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a005 80c0 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:24:10.842] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a006 8000 4188 4188 4388 4388 4388 43c 4388 4388 e022 c000 
[14:24:10.842] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a007 8040 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:24:10.842] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a008 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:24:10.842] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:24:10.842] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a109 8000 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:24:10.843] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a103 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:24:10.843] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a104 80c0 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:24:10.843] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a105 8000 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:24:10.843] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a106 8040 4188 4388 4388 4388 4388 78 4388 4388 e022 c000 
[14:24:10.843] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a107 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:24:10.843] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a108 80c0 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:24:32.051] <TB2>     INFO: 34255200 events read in total (933181ms).
[14:25:00.290] <TB2>     INFO: 35323800 events read in total (961420ms).
[14:25:28.590] <TB2>     INFO: 36395600 events read in total (989720ms).
[14:25:56.858] <TB2>     INFO: 37464800 events read in total (1017988ms).
[14:26:25.126] <TB2>     INFO: 38532200 events read in total (1046256ms).
[14:26:53.414] <TB2>     INFO: 39601000 events read in total (1074544ms).
[14:27:21.706] <TB2>     INFO: 40673200 events read in total (1102836ms).
[14:27:50.049] <TB2>     INFO: 41741600 events read in total (1131179ms).
[14:28:18.344] <TB2>     INFO: 42809000 events read in total (1159474ms).
[14:28:25.465] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:28:25.465] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (3) != Token Chain Length (8)
[14:28:25.465] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ad 80c0 4389 4389 64c 208a 4389 4389 4389 4389 4389 4389 e022 c000 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a7 8040 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a8 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a9 80c0 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0aa 8000 4388 4388 4388 4389 17c 4388 4388 4388 e022 c000 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ab 8040 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ac 80b1 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ad 8000 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a7 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a8 80c0 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a9 8000 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1aa 8040 4389 4389 4389 e07f c097 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ab 80b1 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[14:28:25.466] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ac 80c0 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[14:28:45.772] <TB2>     INFO: 43880000 events read in total (1186902ms).
[14:29:14.052] <TB2>     INFO: 44948600 events read in total (1215182ms).
[14:29:42.824] <TB2>     INFO: 46017000 events read in total (1243954ms).
[14:30:11.357] <TB2>     INFO: 47087200 events read in total (1272487ms).
[14:30:39.847] <TB2>     INFO: 48157000 events read in total (1300977ms).
[14:31:08.234] <TB2>     INFO: 49224200 events read in total (1329364ms).
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (127) !=  TBM ID (128)
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a083 8040 4388 719 288e 4389 719 288a 4388 719 2889 4389 719 2887 4388 719 28c0 4389 719 2882 4388 719 286d 4389 719 288d e022 c000 
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07c 80b1 4188 719 288e 4188 719 288a 4188 719 2888 4188 719 2888 4188 719 28c0 4188 719 2882 4188 719 286d 4188 719 288f e022 c000 
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07d 80c0 4188 719 288e 4188 719 2889 4188 719 2889 4188 719 2889 4188 719 28c1 4188 719 2881 4188 719 286d 4188 719 288d e022 c000 
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07e 8000 4189 719 288e 4189 719 288c 4189 719 288a 4189 719 2887 4189 719 28c1 4189 719 2882 4189 719 286d 4189 719 288e e022 c000 
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a080 80b1 4388 719 288f 4388 719 288c 4388 719 2888 4388 719 2888 4388 719 28c1 4388 719 2883 4388 719 286d 4388 719 288d e022 c000 
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a081 80c0 4388 719 288d 4388 719 288a 4388 719 2889 4388 719 2889 4389 719 28c1 4389 719 2881 4389 719 286d 4389 719 288d e022 c000 
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a082 8000 4388 719 288d 4388 719 288a 4389 719 2889 4389 719 2888 4388 719 28af 4388 719 2882 4389 719 286c 4389 719 288f e022 c000 
[14:31:15.330] <TB2>  WARNING: Channel 0 ROC 6: Readback start marker after 31 readouts!
[14:31:15.330] <TB2>  WARNING: Channel 0 ROC 7: Readback start marker after 31 readouts!
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a092 8000 4388 719 288d 4388 719 288b 4389 719 2889 4389 719 2888 4388 719 28c1 4388 719 2882 4389 719 286d 4389 719 28a0 e022 c000 
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a08c 80b1 4388 719 288e 4388 719 2889 4388 719 2889 4388 719 2887 4388 719 28c1 4388 719 2883 4388 719 286d 4388 719 288d e022 c000 
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a08d 80c0 4388 719 288f 4388 719 288a 4388 719 2887 4388 719 2887 4388 719 28c1 4388 719 2883 4388 719 286d 4388 719 288e e022 c000 
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a08e 8000 4389 719 288e 4389 719 288a 4389 719 2887 4389 719 2889 4389 719 28c0 4389 719 2883 4389 719 286d 4389 719 288e e022 c000 
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a08f 8040 438b 719 288f 438b 719 288a 438b 719 2889 438b 719 2887 438b 719 28c0 438b 719 2882 438b 719 286d 438b 719 288f e022 c000 
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a090 80b1 4388 719 288e 4388 719 288b 4388 719 2889 4388 719 2888 4388 719 28c1 4388 719 2882 4388 719 286d 4388 719 288d e022 c000 
[14:31:15.330] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a091 80c0 4388 719 288d 4388 719 288c 4388 719 2889 4388 719 2888 4389 719 28c1 4389 719 2882 4389 719 286d 4389 719 288d e022 c000 
[14:31:36.973] <TB2>     INFO: 50292000 events read in total (1358103ms).
[14:32:05.404] <TB2>     INFO: 51363200 events read in total (1386534ms).
[14:32:33.901] <TB2>     INFO: 52431800 events read in total (1415031ms).
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ae 8000 4389 760 2684 4389 760 268d 4389 760 2685 4389 760 2689 4389 760 26c0 4389 760 266f 4389 760 2681 4389 760 266c e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a8 80b1 4188 760 2684 4188 760 268d 4188 760 2685 4188 760 2689 4188 760 26c0 4188 760 266f 4188 760 2683 4188 760 266b e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0a9 80c0 4188 760 2684 4188 760 268d 4188 760 2685 4188 760 2688 4188 760 26af 4188 760 266f 4188 760 2683 4188 760 266c e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0aa 8000 4189 760 2684 4189 760 268d 4189 760 2685 4189 760 2688 4189 760 26c0 4189 760 2680 4189 760 2682 4189 760 266c e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ab 8040 4189 760 2684 4189 760 268c 4189 760 2685 4189 760 2689 4189 760 26ae 4389 72a 2d3a a5c 2bb0 341 4389 e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ac 80b1 4389 760 2684 4389 760 268d 4389 760 2684 4389 760 2689 4389 760 26af 4389 760 266f 4389 760 2682 4389 760 266d e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0ad 80c0 4388 760 2685 4388 760 268d 4388 760 2684 4388 760 2689 4388 760 26c0 4388 760 266f 4388 760 2682 4388 760 266b e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ae 8040 438b 760 26a6 438b 760 266a 438b 760 26a5 438b 760 26ad 438b 760 26c3 438b 760 268c 438b 760 268d 438b 760 26a6 e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a8 80c0 4188 760 26a8 4188 760 266a 4188 760 26a5 4188 760 26ad 4188 760 26c4 4188 760 268b 4188 760 268c 4188 760 26a5 e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a9 8000 4189 760 26a6 4189 760 266a 4189 760 26a6 4189 760 26ad 4189 760 26c3 4189 760 268c 4189 760 268d 4189 760 26a5 e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1aa 8040 4189 760 26a6 4189 760 266c 4189 760 26a5 4189 760 26af 4189 760 26c4 4189 760 268c 4189 760 268c 4189 760 26a5 e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ab 80b1 4189 760 26a5 4189 760 266c 4189 760 26a5 4189 760 26ad 4389 760 36c3 4389 755 2032 8b9 2760 68c 4389 760 26a6 e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ac 80c0 4388 760 26a6 4388 760 266c 4388 760 26a5 4388 760 26ae 4388 760 26c3 4388 760 268b 4388 760 268d 4388 760 26a5 e022 c000 
[14:32:40.994] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ad 8000 4389 760 26a5 4389 760 2669 4389 760 26a7 4389 760 26ad 4389 760 26c4 4389 760 268b 4389 760 268d 4389 760 26a5 e022 c000 
[14:33:02.391] <TB2>     INFO: 53499000 events read in total (1443521ms).
[14:33:30.843] <TB2>     INFO: 54566200 events read in total (1471973ms).
[14:33:59.359] <TB2>     INFO: 55637600 events read in total (1500489ms).
[14:34:27.723] <TB2>     INFO: 56706200 events read in total (1528853ms).
[14:34:56.389] <TB2>     INFO: 57775000 events read in total (1557519ms).
[14:35:02.793] <TB2>     INFO: 58003000 events read in total (1563923ms).
[14:35:02.794] <TB2> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 5345 Events.
[14:35:02.803] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[14:35:03.149] <TB2>     INFO: Expecting 59072000 events.
[14:35:32.466] <TB2>     INFO: 1073200 events read in total (28583ms).
[14:36:00.957] <TB2>     INFO: 2141800 events read in total (57074ms).
[14:36:29.663] <TB2>     INFO: 3213600 events read in total (85780ms).
[14:36:58.358] <TB2>     INFO: 4285200 events read in total (114476ms).
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a086 8000 4388 48 2680 4388 48 2681 4388 48 266d 4388 48 2683 4388 48 26a9 4388 48 2662 4388 48 2664 4388 48 266c e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a080 80b1 4188 48 2680 4188 48 2681 4188 48 266d 4188 48 2683 4188 48 26a9 4188 48 2663 4188 48 2663 4188 48 266a e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a081 80c0 4188 48 2682 4188 48 2681 4188 48 266f 4188 48 2684 4189 48 26a9 4189 48 2662 4189 48 2662 4189 48 2669 e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a082 8000 4188 48 2681 4188 48 2683 4189 48 266f 4189 48 2683 4188 48 26a9 4188 48 2662 4189 48 2662 4189 48 266a e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a083 8040 4188 48 266f 4189 48 2682 4188 48 266e 4189 48 2683 4188 48 26a9 5389 1048 2662 7e0 2abe d2f 2ffc 824 2335 e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a084 80b1 4388 48 2680 4388 48 2681 4388 48 266e 4388 48 2683 4388 48 26a9 4388 48 2662 4388 48 2664 4388 48 2669 e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a085 80c0 4388 48 2682 4388 48 2683 4388 48 266d 4388 48 2685 4388 48 26a9 4388 48 2662 4388 48 2663 4388 48 2669 e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a186 8040 4388 48 26a2 4388 48 266c 4388 48 268a 4388 48 26a4 4388 48 26a7 4388 48 266d 4388 48 2683 4388 48 268f e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a180 80c0 4188 48 26a2 4188 48 266c 4188 48 268b 4188 48 26a4 4189 48 26a6 4189 48 266d 4189 48 2684 4189 48 268e e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a181 8000 4188 48 26a2 4188 48 266d 4189 48 268c 4189 48 26a3 4188 48 26a7 4188 48 266d 4189 48 2683 4189 48 268f e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a182 8040 4188 48 26a3 4189 48 266c 4188 48 268b 4189 48 26a4 4188 48 26a6 4189 48 266d 4188 48 2682 4189 48 268f e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a183 80b1 4188 48 26a2 4188 48 266b 4188 48 2689 4188 48 26a5 4188 48 26a5 4388 48 366c 7e1 2555 30 2018 48 268e e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a184 80c0 4388 48 26a2 4388 48 266c 4388 48 268a 4388 48 26a2 4388 48 26a7 4388 48 266d 4388 48 2683 4388 48 268f e022 c000 
[14:37:05.417] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a185 8000 4388 48 26a2 4388 48 266c 4388 48 268a 4388 48 26a4 4388 48 26a6 4388 48 266c 4388 48 2683 4388 48 268e e022 c000 
[14:37:26.940] <TB2>     INFO: 5353800 events read in total (143057ms).
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0b8 80b1 4388 89 286f 4388 89 2889 4388 89 2884 4388 89 2882 4388 89 28a2 4388 89 2865 4388 89 2862 4388 89 2881 e022 c000 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0b2 8000 4188 89 286d 4188 89 2888 4189 89 2885 4189 89 2884 4188 89 28a2 4188 89 2865 4189 89 2862 4189 89 2881 e022 c000 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0b3 8040 4188 89 286d 4189 89 2889 4188 89 2885 4189 89 2884 4188 89 28a2 4189 89 2865 4188 89 2861 4189 89 2880 e022 c000 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0b4 80b1 4188 89 286e 4188 89 2889 4188 89 2885 4188 89 2883 4188 89 28a4 4188 89 2865 4188 89 2862 4188 89 2881 e022 c000 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== b0b5 90c0 7e0 e095 c054 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0b6 8000 4388 89 286c 4388 89 2889 4388 4388 89 2883 4388 89 28a4 4388 89 2867 4388 89 2861 4388 89 2880 e022 c000 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0b7 8040 4388 89 286d 4388 89 2888 4388 89 2885 4388 89 2885 4388 89 28a4 4388 89 2866 4388 89 2862 4388 89 2881 e022 c000 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1b8 80c0 4388 89 28a5 4388 89 286d 4388 89 28a4 4388 89 28a5 4388 89 28a7 4388 89 2881 4388 89 2885 4388 89 28a3 e022 c000 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1b2 8040 4188 89 28a6 4189 89 286d 4188 89 28a5 4189 89 28a5 4188 89 28a5 4189 89 2881 4188 89 2886 4189 89 28a2 e022 c000 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1b3 80b1 4188 89 28a6 4188 89 286c 4188 89 28a4 4188 89 28a5 4188 89 28a5 4188 89 2883 4188 89 2886 4188 89 28a4 e022 c000 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1b4 80c0 4188 89 28a6 4188 89 286c 4188 89 28a2 4188 89 28a5 4188 89 28a5 4188 89 2881 4188 89 2887 4188 89 28a4 e022 c000 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1b5 9000 7e1 2554 12a 28b8 89 286d 4388 89 28a3 4388 89 28a4 4388 89 28a6 4388 89 2882 4388 89 2885 4388 89 28a4 e022 c000 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1b6 8040 4388 89 28a7 4388 89 286c 4388 89 28a4 4388 89 28a4 4388 89 28a6 4388 89 2882 4388 89 2887 4388 89 28a2 e022 c000 
[14:37:34.109] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1b7 80b1 4388 89 28a6 4388 89 286d 4388 89 28a3 4388 89 28a5 4388 4388 89 2882 4388 89 2886 4388 89 28a2 e022 c000 
[14:37:34.109] <TB2>  WARNING: Channel 0 ROC 6: Readback start marker after 15 readouts!
[14:37:34.109] <TB2>  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[14:37:34.110] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:37:34.110] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c2 8000 4388 89 286c 4388 89 2887 4389 4389 89 2882 4388 89 28a4 4388 89 2865 4389 89 2861 4389 89 2880 e022 c000 
[14:37:34.110] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0bc 80b1 4388 89 286d 4388 89 2887 4388 89 2884 4388 89 2884 4388 89 28a4 4388 89 2867 4388 89 2861 4388 89 2880 e022 c000 
[14:37:34.110] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0bd 80c0 4389 89 286c 4389 89 2888 4389 89 2884 4389 89 2884 4389 89 28a2 4389 89 2867 4389 89 2861 4389 89 2880 e022 c000 
[14:37:34.110] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0be 8000 4389 89 286d 4389 89 2889 4389 89 2885 4389 4389 89 28a4 4389 89 2865 4389 89 2862 4389 89 2881 e022 c000 
[14:37:34.110] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0bf 8040 438b 89 286d 438b 89 2887 438b 89 2884 438b 89 2884 438b 89 28a2 438b 89 2865 438b 89 2861 438b 89 2881 e022 c000 
[14:37:34.110] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c0 80b1 4388 89 286d 4388 89 2889 4388 89 2885 4388 89 2884 4388 89 28a2 4388 89 2866 4388 89 2862 4388 89 2881 e022 c000 
[14:37:34.110] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0c1 80c0 4388 89 286e 4388 89 2889 4388 89 2885 4388 89 2883 4389 89 28a3 4389 89 2866 4389 89 2860 4389 89 2881 e022 c000 
[14:37:55.596] <TB2>     INFO: 6426000 events read in total (171713ms).
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (7) != Token Chain Length (8)
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04b 8040 4389 8b 2682 4389 8b 268c 4389 8b 2688 4389 8b 2687 4389 8b 26a8 4389 8b 266c 4389 8b 2665 4389 8b 2685 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a045 80c0 4188 8b 2682 4188 8b 268b 4188 8b 2688 4188 8b 2686 4188 8b 26a7 4188 8b 266c 4188 8b 2665 4188 8b 2686 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a046 8000 4188 8b 2682 4188 8b 268c 4188 8b 2686 4188 8b 2686 4188 8b 26a7 4188 8b 266c 4188 8b 2665 4188 8b 2687 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a047 8040 4188 8b 2682 4188 8b 268c 4188 8b 2687 4188 8b 2687 4188 8b 26a7 4188 8b 266a 4188 8b 2665 4188 8b 2686 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a048 80b1 4188 8b 2682 4188 8b 268c 4188 8b 2688 4188 8b 2687 4188 8b 26a8 4388 108b 366b 4388 4389 2629 57c 2045 b43 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a049 80c0 4388 8b 2682 4388 8b 268c 4388 8b 2687 4388 8b 2687 4388 8b 26a8 4388 8b 266b 4388 8b 2664 4388 8b 2686 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04a 8000 4389 8b 2682 4389 8b 268c 4389 8b 2687 4389 8b 2687 4389 8b 26a7 4389 8b 266c 4389 8b 2665 4389 8b 2686 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14b 80b1 4388 8b 26a9 4388 8b 2682 4388 8b 26a6 4388 8b 26a9 4388 8b 26ac 4388 8b 2689 4388 8b 268a 4388 8b 26a7 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a145 8000 4188 8b 26aa 4188 8b 2681 4188 8b 26a5 4188 8b 26a9 4188 8b 26ac 4188 8b 2689 4188 8b 2689 4188 8b 26a6 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a146 8040 4188 8b 26aa 4188 8b 2680 4188 8b 26a5 4188 8b 26a9 4188 8b 26ad 4188 8b 2689 4188 8b 2689 4188 8b 26a6 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a147 80b1 4188 8b 26a8 4188 8b 2682 4188 8b 26a5 4188 8b 26aa 4188 8b 26ac 4188 8b 2687 4188 8b 2689 4188 8b 26a7 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a148 80c0 4188 8b 26aa 4188 8b 2683 4188 8b 26a6 4188 8b 26a9 4188 8b 26ad 4388 8b 3688 4388 555 2032 578 208b 6a7 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a149 8000 4389 8b 26a9 4389 8b 2681 4389 8b 26a7 4389 8b 26a9 4389 8b 26ac 4389 8b 2689 4389 8b 2689 4389 8b 26a7 e022 c000 
[14:38:02.700] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14a 8040 4389 8b 26a9 4389 8b 2681 4389 8b 26a6 4389 8b 26a9 4389 8b 26ac 4389 8b 2688 4389 8b 268a 4389 8b 26a7 e022 c000 
[14:38:24.254] <TB2>     INFO: 7494400 events read in total (200371ms).
[14:38:52.795] <TB2>     INFO: 8564000 events read in total (228912ms).
[14:39:20.404] <TB2>     INFO: 9637000 events read in total (256521ms).
[14:39:47.382] <TB2>     INFO: 10706000 events read in total (283499ms).
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (222) !=  TBM ID (223)
[14:39:54.474] <TB2>  WARNING: Channel 0 ROC 0: Readback start marker after 15 readouts!
[14:39:54.474] <TB2>  WARNING: Channel 0 ROC 1: Readback start marker after 15 readouts!
[14:39:54.474] <TB2>  WARNING: Channel 0 ROC 2: Readback start marker after 15 readouts!
[14:39:54.474] <TB2>  WARNING: Channel 0 ROC 3: Readback start marker after 15 readouts!
[14:39:54.474] <TB2>  WARNING: Channel 0 ROC 4: Readback start marker after 15 readouts!
[14:39:54.474] <TB2>  WARNING: Channel 0 ROC 5: Readback start marker after 15 readouts!
[14:39:54.474] <TB2>  WARNING: Channel 0 ROC 6: Readback start marker after 15 readouts!
[14:39:54.474] <TB2>  WARNING: Channel 0 ROC 7: Readback start marker after 15 readouts!
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (222) !=  TBM ID (223)
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0e2 8000 4388 4388 4389 4389 4388 4388 4389 4389 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0db 8040 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0dc 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0dd 80c0 4189 4189 4189 4189 4189 4189 4189 4189 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0df 8040 438b 438b 438b 438b 438b 438b 438b 438b e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0e0 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a0e1 80c0 4388 4388 4388 4388 4389 4389 4389 4389 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e2 8040 4388 4389 4388 4389 4388 4389 4388 4389 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1db 80b1 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1dc 80c0 4189 4189 4189 4189 4189 4189 4189 4189 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1dd 8000 4188 4188 4188 4188 4188 4188 4188 4188 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1df 80b1 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e0 80c0 4388 4388 4388 4388 4389 4389 4389 4389 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e1 8000 4388 4388 4389 4389 4388 4388 4389 4389 e022 c000 
[14:39:54.474] <TB2>  WARNING: Channel 1 ROC 7: Readback start marker after 31 readouts!
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1f1 8000 4388 4388 4389 4389 4388 4388 4389 4389 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1eb 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ec 80c0 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ed 8000 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ee 8040 438b 438b 438b 438b 438b 438b 438b 438b e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ef 80b1 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[14:39:54.474] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1f0 80c0 4388 4388 4388 4388 4389 4389 4389 4389 e022 c000 
[14:40:15.702] <TB2> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[14:40:15.733] <TB2>     INFO: 10706000 events read in total (311850ms).
[14:40:44.315] <TB2>     INFO: 11775200 events read in total (340432ms).
[14:41:12.655] <TB2>     INFO: 12844200 events read in total (368772ms).
[14:41:40.638] <TB2>     INFO: 13917600 events read in total (396755ms).
[14:42:08.305] <TB2>     INFO: 14986600 events read in total (424422ms).
[14:42:34.707] <TB2>     INFO: 16055600 events read in total (450824ms).
[14:43:01.094] <TB2>     INFO: 17126400 events read in total (477211ms).
[14:43:27.454] <TB2>     INFO: 18195200 events read in total (503571ms).
[14:43:53.870] <TB2>     INFO: 19268000 events read in total (529987ms).
[14:44:20.278] <TB2>     INFO: 20338400 events read in total (556395ms).
[14:44:46.673] <TB2>     INFO: 21408200 events read in total (582790ms).
[14:45:13.091] <TB2>     INFO: 22480200 events read in total (609208ms).
[14:45:39.475] <TB2>     INFO: 23549000 events read in total (635592ms).
[14:46:05.920] <TB2>     INFO: 24621000 events read in total (662037ms).
[14:46:32.335] <TB2>     INFO: 25691800 events read in total (688452ms).
[14:46:58.753] <TB2>     INFO: 26762800 events read in total (714870ms).
[14:47:25.156] <TB2>     INFO: 27834200 events read in total (741273ms).
[14:47:51.555] <TB2>     INFO: 28903000 events read in total (767672ms).
[14:48:17.964] <TB2>     INFO: 29973800 events read in total (794081ms).
[14:48:44.351] <TB2>     INFO: 31044600 events read in total (820468ms).
[14:49:10.753] <TB2>     INFO: 32114800 events read in total (846870ms).
[14:49:37.196] <TB2>     INFO: 33187200 events read in total (873313ms).
[14:50:03.595] <TB2>     INFO: 34255400 events read in total (899712ms).
[14:50:30.008] <TB2>     INFO: 35324600 events read in total (926125ms).
[14:50:56.432] <TB2>     INFO: 36396800 events read in total (952549ms).
[14:51:22.824] <TB2>     INFO: 37465600 events read in total (978941ms).
[14:51:49.222] <TB2>     INFO: 38536600 events read in total (1005339ms).
[14:52:15.646] <TB2>     INFO: 39606400 events read in total (1031763ms).
[14:52:42.049] <TB2>     INFO: 40674600 events read in total (1058166ms).
[14:53:08.448] <TB2>     INFO: 41744400 events read in total (1084565ms).
[14:53:34.853] <TB2>     INFO: 42815200 events read in total (1110970ms).
[14:54:01.258] <TB2>     INFO: 43884000 events read in total (1137375ms).
[14:54:27.676] <TB2>     INFO: 44954800 events read in total (1163793ms).
[14:54:54.067] <TB2>     INFO: 46024400 events read in total (1190184ms).
[14:55:20.483] <TB2>     INFO: 47092000 events read in total (1216600ms).
[14:55:46.902] <TB2>     INFO: 48162000 events read in total (1243019ms).
[14:56:13.338] <TB2>     INFO: 49233400 events read in total (1269455ms).
[14:56:39.747] <TB2>     INFO: 50301800 events read in total (1295865ms).
[14:57:06.165] <TB2>     INFO: 51370000 events read in total (1322282ms).
[14:57:32.566] <TB2>     INFO: 52440200 events read in total (1348683ms).
[14:57:58.988] <TB2>     INFO: 53508600 events read in total (1375105ms).
[14:58:25.382] <TB2>     INFO: 54576800 events read in total (1401499ms).
[14:58:51.809] <TB2>     INFO: 55648200 events read in total (1427926ms).
[14:59:18.221] <TB2>     INFO: 56716800 events read in total (1454338ms).
[14:59:44.624] <TB2>     INFO: 57785000 events read in total (1480741ms).
[14:59:50.247] <TB2>     INFO: 58000400 events read in total (1486364ms).
[14:59:50.248] <TB2> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 5358 Events.
[14:59:50.257] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #2
[14:59:50.597] <TB2>     INFO: Expecting 59072000 events.
[15:00:17.743] <TB2>     INFO: 1074000 events read in total (26424ms).
[15:00:44.128] <TB2>     INFO: 2143800 events read in total (52809ms).
[15:01:10.563] <TB2>     INFO: 3217600 events read in total (79245ms).
[15:01:36.949] <TB2>     INFO: 4287400 events read in total (105630ms).
[15:02:03.307] <TB2>     INFO: 5358600 events read in total (131988ms).
[15:02:29.686] <TB2>     INFO: 6428800 events read in total (158367ms).
[15:02:56.029] <TB2>     INFO: 7498600 events read in total (184710ms).
[15:03:22.410] <TB2>     INFO: 8571600 events read in total (211091ms).
[15:03:48.783] <TB2>     INFO: 9641400 events read in total (237464ms).
[15:04:15.197] <TB2>     INFO: 10714600 events read in total (263878ms).
[15:04:41.549] <TB2>     INFO: 11783400 events read in total (290230ms).
[15:05:07.936] <TB2>     INFO: 12854200 events read in total (316617ms).
[15:05:34.304] <TB2>     INFO: 13926000 events read in total (342985ms).
[15:06:00.666] <TB2>     INFO: 14995600 events read in total (369347ms).
[15:06:27.080] <TB2>     INFO: 16068800 events read in total (395761ms).
[15:06:53.468] <TB2>     INFO: 17137400 events read in total (422149ms).
[15:07:19.841] <TB2>     INFO: 18208000 events read in total (448522ms).
[15:07:46.239] <TB2>     INFO: 19279200 events read in total (474920ms).
[15:08:12.626] <TB2>     INFO: 20350200 events read in total (501307ms).
[15:08:39.013] <TB2>     INFO: 21422200 events read in total (527694ms).
[15:09:05.400] <TB2>     INFO: 22491000 events read in total (554081ms).
[15:09:31.780] <TB2>     INFO: 23562000 events read in total (580461ms).
[15:09:58.170] <TB2>     INFO: 24633000 events read in total (606851ms).
[15:10:24.559] <TB2>     INFO: 25703000 events read in total (633240ms).
[15:10:50.963] <TB2>     INFO: 26775800 events read in total (659644ms).
[15:11:17.356] <TB2>     INFO: 27845200 events read in total (686037ms).
[15:11:43.732] <TB2>     INFO: 28916800 events read in total (712413ms).
[15:12:10.127] <TB2>     INFO: 29987000 events read in total (738808ms).
[15:12:36.508] <TB2>     INFO: 31056200 events read in total (765189ms).
[15:13:02.897] <TB2>     INFO: 32128800 events read in total (791578ms).
[15:13:29.274] <TB2>     INFO: 33198000 events read in total (817955ms).
[15:13:36.449] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:13:36.449] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[15:13:36.449] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:13:36.449] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07a 8000 4389 49a 2a6e 4389 49a 2a8c 4389 49a 2a6f 4389 49a 2a81 4389 49a 2aa7 4389 49a 2a67 4389 4389 e022 c000 
[15:13:36.449] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a074 80b1 4188 4188 49a 2a8d 4188 49a 2a6f 4188 4188 49a 2aa8 4188 49a 2a67 4188 49a 2a67 4188 49a 2a81 e022 c000 
[15:13:36.449] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a075 80c0 4188 4188 49a 2a8c 4188 4188 49a 2a81 4188 49a 2aa9 4188 49a 2a67 4188 49a 2a67 4188 e022 c000 
[15:13:36.450] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a076 8000 4188 49a 2a6f 4188 4188 4188 4188 49a 2aa7 4188 4188 49a 2a68 4188 49a 2a82 e022 c000 
[15:13:36.450] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a077 8040 4188 49a 2a6f 4188 49a 2a8c 4188 4188 4188 4188 4388 149a 3a67 4388 bf5 254a 5f 2110 7f 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[15:13:36.450] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a078 80b1 4388 4388 49a 2a8d 4388 49a 2a6f 4388 4388 49a 2aa8 4388 4388 49a 2a67 4388 49a 2a83 e022 c000 
[15:13:36.450] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a079 80c0 4388 49a 2a6d 4388 49a 2a8c 4388 49a 2a6f 4388 4388 49a 2aa6 4388 49a 2a67 4388 49a 2a67 4388 49a 2a82 e022 c000 
[15:13:36.450] <TB2>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:13:36.450] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a17a 8040 4388 49a 2aa0 4388 49a 2a68 4388 49a 2a8f 4388 49a 2aa6 4388 49a 2aaf 4388 49a 2a89 4388 49a 2a8b 4388 e022 c000 
[15:13:36.450] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a174 80c0 4188 49a 2aa1 4188 4188 49a 2a8e 4188 4188 49a 2aaf 4188 49a 2a89 4188 49a 2a8c 4188 49a 2aa1 e022 c000 
[15:13:36.450] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a175 8000 4188 49a 2aa0 4188 4188 49a 2a8f 4188 49a 2aa5 4188 49a 2aad 4188 49a 2a89 4188 49a 2a8c 4188 49a 2aa1 e022 c000 
[15:13:36.450] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a176 8040 4188 49a 2aa2 4188 49a 2a68 4188 49a 2a8e 4188 49a 2aa5 4188 49a 2aad 4188 49a 2a89 4188 49a 2a8c 4188 49a 2aa2 e022 c000 
[15:13:36.450] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a177 80b1 4188 49a 2aa1 4188 49a 2a67 4188 4188 49a 2aa5 4388 149a 2aad 7fd 2540 14 29f8 49a 2a8c 4388 49a 2aa2 e022 c000 
[15:13:36.450] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a178 80c0 4388 49a 2aa0 4388 4388 4388 49a 2aa5 4388 49a 2aad 4388 49a 2a89 4388 49a 2a8c 4388 49a 2aa2 e022 c000 
[15:13:36.450] <TB2>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a179 8000 4389 49a 2aa2 4389 49a 2a66 4389 49a 2a8d 4389 49a 2aa5 4389 49a 2ac0 4389 4389 49a 2a8c 4389 49a 2aa1 e022 c000 
[15:13:55.677] <TB2>     INFO: 34268400 events read in total (844358ms).
[15:14:22.071] <TB2>     INFO: 35338600 events read in total (870752ms).
[15:14:48.449] <TB2>     INFO: 36407400 events read in total (897130ms).
[15:15:14.880] <TB2>     INFO: 37481000 events read in total (923561ms).
[15:15:41.256] <TB2>     INFO: 38549800 events read in total (949937ms).
[15:16:07.603] <TB2>     INFO: 39617800 events read in total (976284ms).
[15:16:33.985] <TB2>     INFO: 40689600 events read in total (1002666ms).
[15:17:00.350] <TB2>     INFO: 41758400 events read in total (1029031ms).
[15:17:26.712] <TB2>     INFO: 42826800 events read in total (1055393ms).
[15:17:53.110] <TB2>     INFO: 43899400 events read in total (1081791ms).
[15:18:19.483] <TB2>     INFO: 44968000 events read in total (1108164ms).
[15:18:45.852] <TB2>     INFO: 46036200 events read in total (1134533ms).
[15:19:12.243] <TB2>     INFO: 47108200 events read in total (1160924ms).
[15:19:38.602] <TB2>     INFO: 48176800 events read in total (1187283ms).
[15:20:04.996] <TB2>     INFO: 49245600 events read in total (1213677ms).
[15:20:31.375] <TB2>     INFO: 50317600 events read in total (1240057ms).
[15:20:57.754] <TB2>     INFO: 51385800 events read in total (1266435ms).
[15:21:24.128] <TB2>     INFO: 52453600 events read in total (1292809ms).
[15:21:50.494] <TB2>     INFO: 53523600 events read in total (1319175ms).
