# MIPS-5-stage-pipeline
Implementation in verilog
