{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1592792032427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1592792032428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 11:13:52 2020 " "Processing started: Mon Jun 22 11:13:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1592792032428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1592792032428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1592792032428 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1592792032824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 6 6 " "Found 6 design units, including 6 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592792032893 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "digital_clock.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592792032893 ""} { "Info" "ISGN_ENTITY_NAME" "3 ring_counter_4_bit " "Found entity 3: ring_counter_4_bit" {  } { { "digital_clock.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592792032893 ""} { "Info" "ISGN_ENTITY_NAME" "4 negative_tri_state_buffer_N_bit " "Found entity 4: negative_tri_state_buffer_N_bit" {  } { { "digital_clock.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592792032893 ""} { "Info" "ISGN_ENTITY_NAME" "5 timer_00_59 " "Found entity 5: timer_00_59" {  } { { "digital_clock.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592792032893 ""} { "Info" "ISGN_ENTITY_NAME" "6 fnd_driver " "Found entity 6: fnd_driver" {  } { { "digital_clock.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592792032893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592792032893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.v" "" { Text "E:/altera/13.0sp1/project/HW_14/test_bench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592792032900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592792032900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock_tb " "Found entity 1: digital_clock_tb" {  } { { "digital_clock_tb.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1592792032906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1592792032906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1592792032964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_1_hz " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_1_hz\"" {  } { { "digital_clock.v" "clock_divider_1_hz" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592792033005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_00_59 timer_00_59:timer " "Elaborating entity \"timer_00_59\" for hierarchy \"timer_00_59:timer\"" {  } { { "digital_clock.v" "timer" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592792033032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_clock.v(118) " "Verilog HDL assignment warning at digital_clock.v(118): truncated value with size 32 to match size of target (4)" {  } { { "digital_clock.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592792033032 "|digital_clock|timer_00_59:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_clock.v(125) " "Verilog HDL assignment warning at digital_clock.v(125): truncated value with size 32 to match size of target (4)" {  } { { "digital_clock.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592792033032 "|digital_clock|timer_00_59:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_clock.v(129) " "Verilog HDL assignment warning at digital_clock.v(129): truncated value with size 32 to match size of target (4)" {  } { { "digital_clock.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592792033032 "|digital_clock|timer_00_59:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_clock.v(133) " "Verilog HDL assignment warning at digital_clock.v(133): truncated value with size 32 to match size of target (4)" {  } { { "digital_clock.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592792033032 "|digital_clock|timer_00_59:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_clock.v(137) " "Verilog HDL assignment warning at digital_clock.v(137): truncated value with size 32 to match size of target (4)" {  } { { "digital_clock.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1592792033032 "|digital_clock|timer_00_59:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_driver fnd_driver:FND_driver_min_tens " "Elaborating entity \"fnd_driver\" for hierarchy \"fnd_driver:FND_driver_min_tens\"" {  } { { "digital_clock.v" "FND_driver_min_tens" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592792033047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_counter_4_bit ring_counter_4_bit:ring_counter " "Elaborating entity \"ring_counter_4_bit\" for hierarchy \"ring_counter_4_bit:ring_counter\"" {  } { { "digital_clock.v" "ring_counter" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592792033065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negative_tri_state_buffer_N_bit negative_tri_state_buffer_N_bit:buffer_0 " "Elaborating entity \"negative_tri_state_buffer_N_bit\" for hierarchy \"negative_tri_state_buffer_N_bit:buffer_0\"" {  } { { "digital_clock.v" "buffer_0" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1592792033079 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "digital_clock.v" "" { Text "E:/altera/13.0sp1/project/HW_14/digital_clock.v" 78 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1592792033448 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1592792033448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1592792033788 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1592792033788 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1592792033956 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1592792033956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1592792033956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1592792033956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4610 " "Peak virtual memory: 4610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1592792033993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 11:13:53 2020 " "Processing ended: Mon Jun 22 11:13:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1592792033993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1592792033993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1592792033993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1592792033993 ""}
