#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Mar 20 17:00:29 2025
# Process ID         : 272515
# Current directory  : /home/deck/Documents/Edge_Runner/edge_runners
# Command line       : vivado -mode batch -source simulation/uart_Vivado.tcl -journal Vivado/Journals/vivado.jou -log Vivado/Logs/vivado.log
# Log file           : /home/deck/Documents/Edge_Runner/edge_runners/Vivado/Logs/vivado.log
# Journal file       : /home/deck/Documents/Edge_Runner/edge_runners/Vivado/Journals/vivado.jou
# Running On         : steamdeck
# Platform           : SteamOS
# Operating System   : SteamOS Holo
# Processor Detail   : AMD Custom APU 0405
# CPU Frequency      : 3424.949 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 15531 MB
# Swap memory        : 8839 MB
# Total Virtual      : 24371 MB
# Available Virtual  : 11034 MB
#-----------------------------------------------------------
source simulation/uart_Vivado.tcl
# exec mkdir -p Vivado/Journals
# exec mkdir -p Vivado/Logs
# create_project -force uart_project Vivado/Sims -part xc7z020clg484-1
# add_files /home/deck/Documents/Edge_Runner/edge_runners/definitions_pkg.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/baud_gen.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Divisor.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/FIFO.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Kennedy_receiver.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Kennedy_Transmitter.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Mensah_UART.sv
# add_files /home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Testing/Test_UART_tb.sv
# exec mkdir -p Vivado/Sims/uart_project.sim/sim_1/behav/xsim/
# exec cp -r uart/kennedy/Testing Vivado/Sims/uart_project.sim/sim_1/behav/xsim/
# set_property directory Vivado/Sims [get_filesets sim_1]
# set_property top uart_tb [get_filesets sim_1]
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/deck/xlinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj uart_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/FIFO.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/definitions_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Kennedy_Transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kennedy_Transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Kennedy_receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Kennedy_Receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Mensah_UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_Split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/Testing/Test_UART_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tb_Uart_Split
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/deck/Documents/Edge_Runner/edge_runners/uart/kennedy/baud_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/deck/xlinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tb_behav xil_defaultlib.uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.uart_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/deck/Documents/Edge_Runner/edge_runners/Vivado/Sims/uart_project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1364.773 ; gain = 0.008 ; free physical = 2593 ; free virtual = 10270
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "simulation/uart_Vivado.tcl" line 28)
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 17:00:50 2025...
