Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu Aug  7 02:08:58 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./report/fft1D_512_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  561         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (258)
6. checking no_output_delay (303)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (258)
--------------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (303)
---------------------------------
 There are 303 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.137        0.000                      0                25085        0.041        0.000                      0                25085        3.458        0.000                       0                 13040  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.137        0.000                      0                25085        0.041        0.000                      0                25085        3.458        0.000                       0                 13040  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 3.791ns (48.323%)  route 4.054ns (51.677%))
  Logic Levels:           22  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.028     0.028    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X119Y15        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y15        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725_reg[2]/Q
                         net (fo=96, routed)          0.379     0.486    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/Ex_1_reg_1725[2]
    SLICE_X122Y16        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.161     0.647 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/i___135_i_1/O
                         net (fo=38, routed)          0.404     1.052    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/zext_ln506_fu_665_p1[2]
    SLICE_X121Y19        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.140 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113/O
                         net (fo=2, routed)           0.224     1.364    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_113_n_0
    SLICE_X124Y19        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     1.454 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79/O
                         net (fo=2, routed)           0.151     1.605    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_79_n_0
    SLICE_X125Y18        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     1.727 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47/O
                         net (fo=1, routed)           0.185     1.912    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_47_n_0
    SLICE_X124Y19        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.002 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/tmp_product__2_i_15/O
                         net (fo=12, routed)          0.538     2.540    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/A[2]
    DSP48E2_X17Y5        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[2]_A2_DATA[2])
                                                      0.192     2.732 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     2.732    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X17Y5        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.076     2.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     2.808    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X17Y5        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[23])
                                                      0.505     3.313 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.313    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_MULTIPLIER.U<23>
    DSP48E2_X17Y5        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     3.360 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.360    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_M_DATA.U_DATA<23>
    DSP48E2_X17Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[47])
                                                      0.585     3.945 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.945    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.067 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__5/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     4.140    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/PCIN[47]
    DSP48E2_X17Y6        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.686 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     4.686    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_ALU.ALU_OUT<47>
    DSP48E2_X17Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.808 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__6/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     4.822    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/PCIN[47]
    DSP48E2_X17Y7        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[35])
                                                      0.546     5.368 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU_INST/ALU_OUT[35]
                         net (fo=1, routed)           0.000     5.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_ALU.ALU_OUT<35>
    DSP48E2_X17Y7        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[35]_P[35])
                                                      0.109     5.477 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7/DSP_OUTPUT_INST/P[35]
                         net (fo=4, routed)           0.535     6.013    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__7_n_70
    SLICE_X123Y23        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     6.048 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_22__0/O
                         net (fo=1, routed)           0.285     6.333    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971_n_748
    SLICE_X122Y22        CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     6.426 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.452    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_2__0_n_0
    SLICE_X122Y23        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.467 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.493    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__2_i_1__0_n_0
    SLICE_X122Y24        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.508 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0/CO[7]
                         net (fo=1, routed)           0.026     6.534    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_3__0_n_0
    SLICE_X122Y25        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.549 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0/CO[7]
                         net (fo=1, routed)           0.026     6.575    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_2__0_n_0
    SLICE_X122Y26        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.590 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0/CO[7]
                         net (fo=1, routed)           0.026     6.616    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product_i_1__0_n_0
    SLICE_X122Y27        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.123     6.739 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U4/tmp_product__0_i_2__0/O[5]
                         net (fo=11, routed)          1.134     7.873    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/DSP_ALU_INST_1[45]
    SLICE_X108Y40        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.020     8.020    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/ap_clk
    SLICE_X108Y40        FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_3/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X108Y40        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1971/grp_sin_or_cos_double_s_fu_138/i___252_psdsp_3
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  0.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_2249_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.012     0.012    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X105Y107       FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U64/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/Q
                         net (fo=1, routed)           0.056     0.107    bd_0_i/hls_inst/inst/grp_fu_2069_p2[56]
    SLICE_X105Y106       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2249_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14639, unset)        0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X105Y106       FDRE                                         r  bd_0_i/hls_inst/inst/reg_2249_reg[56]/C
                         clock pessimism              0.000     0.019    
    SLICE_X105Y106       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/reg_2249_reg[56]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X7Y13  bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK



