<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>libnx: include/switch/arm/thread_context.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libnx
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_42bea3d40f1f1694e41a8f3166c98108.html">switch</a></li><li class="navelem"><a class="el" href="dir_f3bb171450ae8c98f5225c4eee2b68a5.html">arm</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">thread_context.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="thread__context_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file thread_context.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief AArch64 register dump format and related definitions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @author TuxSH</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @copyright libnx Authors</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#pragma once</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;../types.h&quot;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// Armv8 CPU register.</span></div><div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="unionCpuRegister.html">   12</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="unionCpuRegister.html#a2a2781558177ab7a6182d19d7caca25f">   13</a></span>&#160;    u64 <a class="code" href="unionCpuRegister.html#a2a2781558177ab7a6182d19d7caca25f">x</a>; <span class="comment">///&lt; 64-bit AArch64 register view.</span></div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="unionCpuRegister.html#af05b333c76d2a64042d55f92abc8c751">   14</a></span>&#160;<span class="comment"></span>    u32 <a class="code" href="unionCpuRegister.html#af05b333c76d2a64042d55f92abc8c751">w</a>; <span class="comment">///&lt; 32-bit AArch64 register view.</span></div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="unionCpuRegister.html#a516e9cde4e2fc6262d7cc5d1444bf381">   15</a></span>&#160;<span class="comment"></span>    u32 <a class="code" href="unionCpuRegister.html#a516e9cde4e2fc6262d7cc5d1444bf381">r</a>; <span class="comment">///&lt; AArch32 register view.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span>} <a class="code" href="unionCpuRegister.html">CpuRegister</a>;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/// Armv8 NEON register.</span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="unionFpuRegister.html">   19</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="unionFpuRegister.html#aabbc71629ce44403a50583e090e865d7">   20</a></span>&#160;    u128    <a class="code" href="unionFpuRegister.html#aabbc71629ce44403a50583e090e865d7">v</a>; <span class="comment">///&lt; 128-bit vector view.</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="unionFpuRegister.html#a7a6e6f6ffff49f7ef4c0f7dee04f8155">   21</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">double</span>  <a class="code" href="unionFpuRegister.html#a7a6e6f6ffff49f7ef4c0f7dee04f8155">d</a>; <span class="comment">///&lt; 64-bit double-precision view.</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="unionFpuRegister.html#af2b96071cba7acf6f4109d3e357ede8c">   22</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">float</span>   <a class="code" href="unionFpuRegister.html#af2b96071cba7acf6f4109d3e357ede8c">s</a>; <span class="comment">///&lt; 32-bit single-precision view.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"></span>} <a class="code" href="unionFpuRegister.html">FpuRegister</a>;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/// Armv8 register group. @ref svcGetThreadContext3 uses @ref RegisterGroup_All.</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636a">   26</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa15404844a59df7039491bcf9819d5603">   27</a></span>&#160;    <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa15404844a59df7039491bcf9819d5603">RegisterGroup_CpuGprs</a> = BIT(0), <span class="comment">///&lt; General-purpose CPU registers (x0..x28 or r0..r10,r12).</span></div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aac7ecc63a81efdf1ba4ed58c65a2aa1e7">   28</a></span>&#160;<span class="comment"></span>    <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aac7ecc63a81efdf1ba4ed58c65a2aa1e7">RegisterGroup_CpuSprs</a> = BIT(1), <span class="comment">///&lt; Special-purpose CPU registers (fp, lr, sp, pc, PSTATE or cpsr, TPIDR_EL0).</span></div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa988483d98b8175fefa2551c20eb0e602">   29</a></span>&#160;<span class="comment"></span>    <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa988483d98b8175fefa2551c20eb0e602">RegisterGroup_FpuGprs</a> = BIT(2), <span class="comment">///&lt; General-purpose NEON registers.</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa36017b14c7e25a069e42edffb2eb24a1">   30</a></span>&#160;<span class="comment"></span>    <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa36017b14c7e25a069e42edffb2eb24a1">RegisterGroup_FpuSprs</a> = BIT(3), <span class="comment">///&lt; Special-purpose NEON registers.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa720c5d29665dd9ce82292d7ade5b9f34">   32</a></span>&#160;    <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa720c5d29665dd9ce82292d7ade5b9f34">RegisterGroup_CpuAll</a>  = <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa15404844a59df7039491bcf9819d5603">RegisterGroup_CpuGprs</a> | <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aac7ecc63a81efdf1ba4ed58c65a2aa1e7">RegisterGroup_CpuSprs</a>, <span class="comment">///&lt; All CPU registers.</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa7877d5ab6034279921e314cf73ca5a9d">   33</a></span>&#160;<span class="comment"></span>    <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa7877d5ab6034279921e314cf73ca5a9d">RegisterGroup_FpuAll</a>  = <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa988483d98b8175fefa2551c20eb0e602">RegisterGroup_FpuGprs</a> | <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa36017b14c7e25a069e42edffb2eb24a1">RegisterGroup_FpuSprs</a>, <span class="comment">///&lt; All NEON registers.</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aaba4e842ea994c79cce926f3f65f92e64">   34</a></span>&#160;<span class="comment"></span>    <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aaba4e842ea994c79cce926f3f65f92e64">RegisterGroup_All</a>     = <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa720c5d29665dd9ce82292d7ade5b9f34">RegisterGroup_CpuAll</a>  | <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa7877d5ab6034279921e314cf73ca5a9d">RegisterGroup_FpuAll</a>,  <span class="comment">///&lt; All registers.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"></span>} <a class="code" href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636a">RegisterGroup</a>;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/// Thread context structure (register dump)</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structThreadContext.html">   38</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structThreadContext.html#ad82c03b56b9d81634b661ffe0604d056">   39</a></span>&#160;    <a class="code" href="unionCpuRegister.html">CpuRegister</a> cpu_gprs[29];   <span class="comment">///&lt; GPRs 0..28. Note: also contains AArch32 SPRs.</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structThreadContext.html#ad2c6458d9ddfa3aa760cfb13a096f546">   40</a></span>&#160;<span class="comment"></span>    u64 <a class="code" href="structThreadContext.html#ad2c6458d9ddfa3aa760cfb13a096f546">fp</a>;                     <span class="comment">///&lt; Frame pointer (x29) (AArch64). For AArch32, check r11.</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structThreadContext.html#afcc39c3f1c13bc0b1fbf626255159204">   41</a></span>&#160;<span class="comment"></span>    u64 <a class="code" href="structThreadContext.html#afcc39c3f1c13bc0b1fbf626255159204">lr</a>;                     <span class="comment">///&lt; Link register (x30) (AArch64). For AArch32, check r14.</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structThreadContext.html#aef758ef63a99688218a34f83ffa11266">   42</a></span>&#160;<span class="comment"></span>    u64 <a class="code" href="structThreadContext.html#aef758ef63a99688218a34f83ffa11266">sp</a>;                     <span class="comment">///&lt; Stack pointer (AArch64). For AArch32, check r13.</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structThreadContext.html#a96595fe9fc720501f214e67efdb33510">   43</a></span>&#160;<span class="comment"></span>    <a class="code" href="unionCpuRegister.html">CpuRegister</a> <a class="code" href="structThreadContext.html#a96595fe9fc720501f214e67efdb33510">pc</a>;             <span class="comment">///&lt; Program counter.</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structThreadContext.html#a57268e9f35a3e8a23fc1d572314bfb0a">   44</a></span>&#160;<span class="comment"></span>    u32         <a class="code" href="structThreadContext.html#a57268e9f35a3e8a23fc1d572314bfb0a">psr</a>;            <span class="comment">///&lt; PSTATE or cpsr.</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structThreadContext.html#a0058cef147b3a3fa39ddfd5a2aab251d">   46</a></span>&#160;    <a class="code" href="unionFpuRegister.html">FpuRegister</a> fpu_gprs[32];   <span class="comment">///&lt; 32 general-purpose NEON registers.</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structThreadContext.html#a3be3464ab2a24d792d47912421725e3e">   47</a></span>&#160;<span class="comment"></span>    u32         <a class="code" href="structThreadContext.html#a3be3464ab2a24d792d47912421725e3e">fpcr</a>;           <span class="comment">///&lt; Floating-point control register.</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structThreadContext.html#a997bc7507afe8bcdec7004ddd5c13490">   48</a></span>&#160;<span class="comment"></span>    u32         <a class="code" href="structThreadContext.html#a997bc7507afe8bcdec7004ddd5c13490">fpsr</a>;           <span class="comment">///&lt; Floating-point status register.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structThreadContext.html#aad8e88aca367ff4562f2f4bed3c18d2d">   50</a></span>&#160;    u64         <a class="code" href="structThreadContext.html#aad8e88aca367ff4562f2f4bed3c18d2d">tpidr</a>;          <span class="comment">///&lt; EL0 Read/Write Software Thread ID Register.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span>} <a class="code" href="structThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * @brief Determines whether a thread context belong to an AArch64 process based on the PSR.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> * @param[in] ctx Thread context to which PSTATE/cspr has been dumped to.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"> * @return true if and only if the thread context belongs to an AArch64 process.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="thread__context_8h.html#abad1b1253b8b73c4ff5048371396dd6e">   58</a></span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="thread__context_8h.html#abad1b1253b8b73c4ff5048371396dd6e">threadContextIsAArch64</a>(<span class="keyword">const</span> <a class="code" href="structThreadContext.html">ThreadContext</a> *ctx)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">return</span> (ctx-&gt;<a class="code" href="structThreadContext.html#a57268e9f35a3e8a23fc1d572314bfb0a">psr</a> &amp; 0x10) == 0;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;}</div><div class="ttc" id="thread__context_8h_html_a6d919411b9fa2a21a9287b77c195636a"><div class="ttname"><a href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636a">RegisterGroup</a></div><div class="ttdeci">RegisterGroup</div><div class="ttdoc">Armv8 register group. svcGetThreadContext3 uses RegisterGroup_All. </div><div class="ttdef"><b>Definition:</b> thread_context.h:26</div></div>
<div class="ttc" id="thread__context_8h_html_a6d919411b9fa2a21a9287b77c195636aa720c5d29665dd9ce82292d7ade5b9f34"><div class="ttname"><a href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa720c5d29665dd9ce82292d7ade5b9f34">RegisterGroup_CpuAll</a></div><div class="ttdoc">All CPU registers. </div><div class="ttdef"><b>Definition:</b> thread_context.h:32</div></div>
<div class="ttc" id="thread__context_8h_html_abad1b1253b8b73c4ff5048371396dd6e"><div class="ttname"><a href="thread__context_8h.html#abad1b1253b8b73c4ff5048371396dd6e">threadContextIsAArch64</a></div><div class="ttdeci">static bool threadContextIsAArch64(const ThreadContext *ctx)</div><div class="ttdoc">Determines whether a thread context belong to an AArch64 process based on the PSR. </div><div class="ttdef"><b>Definition:</b> thread_context.h:58</div></div>
<div class="ttc" id="unionFpuRegister_html"><div class="ttname"><a href="unionFpuRegister.html">FpuRegister</a></div><div class="ttdoc">Armv8 NEON register. </div><div class="ttdef"><b>Definition:</b> thread_context.h:19</div></div>
<div class="ttc" id="unionCpuRegister_html_a2a2781558177ab7a6182d19d7caca25f"><div class="ttname"><a href="unionCpuRegister.html#a2a2781558177ab7a6182d19d7caca25f">CpuRegister::x</a></div><div class="ttdeci">u64 x</div><div class="ttdoc">64-bit AArch64 register view. </div><div class="ttdef"><b>Definition:</b> thread_context.h:13</div></div>
<div class="ttc" id="unionFpuRegister_html_af2b96071cba7acf6f4109d3e357ede8c"><div class="ttname"><a href="unionFpuRegister.html#af2b96071cba7acf6f4109d3e357ede8c">FpuRegister::s</a></div><div class="ttdeci">float s</div><div class="ttdoc">32-bit single-precision view. </div><div class="ttdef"><b>Definition:</b> thread_context.h:22</div></div>
<div class="ttc" id="structThreadContext_html_afcc39c3f1c13bc0b1fbf626255159204"><div class="ttname"><a href="structThreadContext.html#afcc39c3f1c13bc0b1fbf626255159204">ThreadContext::lr</a></div><div class="ttdeci">u64 lr</div><div class="ttdoc">Link register (x30) (AArch64). For AArch32, check r14. </div><div class="ttdef"><b>Definition:</b> thread_context.h:41</div></div>
<div class="ttc" id="structThreadContext_html_aad8e88aca367ff4562f2f4bed3c18d2d"><div class="ttname"><a href="structThreadContext.html#aad8e88aca367ff4562f2f4bed3c18d2d">ThreadContext::tpidr</a></div><div class="ttdeci">u64 tpidr</div><div class="ttdoc">EL0 Read/Write Software Thread ID Register. </div><div class="ttdef"><b>Definition:</b> thread_context.h:50</div></div>
<div class="ttc" id="thread__context_8h_html_a6d919411b9fa2a21a9287b77c195636aaba4e842ea994c79cce926f3f65f92e64"><div class="ttname"><a href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aaba4e842ea994c79cce926f3f65f92e64">RegisterGroup_All</a></div><div class="ttdoc">All registers. </div><div class="ttdef"><b>Definition:</b> thread_context.h:34</div></div>
<div class="ttc" id="thread__context_8h_html_a6d919411b9fa2a21a9287b77c195636aa7877d5ab6034279921e314cf73ca5a9d"><div class="ttname"><a href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa7877d5ab6034279921e314cf73ca5a9d">RegisterGroup_FpuAll</a></div><div class="ttdoc">All NEON registers. </div><div class="ttdef"><b>Definition:</b> thread_context.h:33</div></div>
<div class="ttc" id="structThreadContext_html_a96595fe9fc720501f214e67efdb33510"><div class="ttname"><a href="structThreadContext.html#a96595fe9fc720501f214e67efdb33510">ThreadContext::pc</a></div><div class="ttdeci">CpuRegister pc</div><div class="ttdoc">Program counter. </div><div class="ttdef"><b>Definition:</b> thread_context.h:43</div></div>
<div class="ttc" id="structThreadContext_html"><div class="ttname"><a href="structThreadContext.html">ThreadContext</a></div><div class="ttdoc">Thread context structure (register dump) </div><div class="ttdef"><b>Definition:</b> thread_context.h:38</div></div>
<div class="ttc" id="structThreadContext_html_aef758ef63a99688218a34f83ffa11266"><div class="ttname"><a href="structThreadContext.html#aef758ef63a99688218a34f83ffa11266">ThreadContext::sp</a></div><div class="ttdeci">u64 sp</div><div class="ttdoc">Stack pointer (AArch64). For AArch32, check r13. </div><div class="ttdef"><b>Definition:</b> thread_context.h:42</div></div>
<div class="ttc" id="unionCpuRegister_html_a516e9cde4e2fc6262d7cc5d1444bf381"><div class="ttname"><a href="unionCpuRegister.html#a516e9cde4e2fc6262d7cc5d1444bf381">CpuRegister::r</a></div><div class="ttdeci">u32 r</div><div class="ttdoc">AArch32 register view. </div><div class="ttdef"><b>Definition:</b> thread_context.h:15</div></div>
<div class="ttc" id="thread__context_8h_html_a6d919411b9fa2a21a9287b77c195636aa36017b14c7e25a069e42edffb2eb24a1"><div class="ttname"><a href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa36017b14c7e25a069e42edffb2eb24a1">RegisterGroup_FpuSprs</a></div><div class="ttdoc">Special-purpose NEON registers. </div><div class="ttdef"><b>Definition:</b> thread_context.h:30</div></div>
<div class="ttc" id="unionFpuRegister_html_a7a6e6f6ffff49f7ef4c0f7dee04f8155"><div class="ttname"><a href="unionFpuRegister.html#a7a6e6f6ffff49f7ef4c0f7dee04f8155">FpuRegister::d</a></div><div class="ttdeci">double d</div><div class="ttdoc">64-bit double-precision view. </div><div class="ttdef"><b>Definition:</b> thread_context.h:21</div></div>
<div class="ttc" id="thread__context_8h_html_a6d919411b9fa2a21a9287b77c195636aa988483d98b8175fefa2551c20eb0e602"><div class="ttname"><a href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa988483d98b8175fefa2551c20eb0e602">RegisterGroup_FpuGprs</a></div><div class="ttdoc">General-purpose NEON registers. </div><div class="ttdef"><b>Definition:</b> thread_context.h:29</div></div>
<div class="ttc" id="structThreadContext_html_a997bc7507afe8bcdec7004ddd5c13490"><div class="ttname"><a href="structThreadContext.html#a997bc7507afe8bcdec7004ddd5c13490">ThreadContext::fpsr</a></div><div class="ttdeci">u32 fpsr</div><div class="ttdoc">Floating-point status register. </div><div class="ttdef"><b>Definition:</b> thread_context.h:48</div></div>
<div class="ttc" id="structThreadContext_html_a3be3464ab2a24d792d47912421725e3e"><div class="ttname"><a href="structThreadContext.html#a3be3464ab2a24d792d47912421725e3e">ThreadContext::fpcr</a></div><div class="ttdeci">u32 fpcr</div><div class="ttdoc">Floating-point control register. </div><div class="ttdef"><b>Definition:</b> thread_context.h:47</div></div>
<div class="ttc" id="thread__context_8h_html_a6d919411b9fa2a21a9287b77c195636aac7ecc63a81efdf1ba4ed58c65a2aa1e7"><div class="ttname"><a href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aac7ecc63a81efdf1ba4ed58c65a2aa1e7">RegisterGroup_CpuSprs</a></div><div class="ttdoc">Special-purpose CPU registers (fp, lr, sp, pc, PSTATE or cpsr, TPIDR_EL0). </div><div class="ttdef"><b>Definition:</b> thread_context.h:28</div></div>
<div class="ttc" id="unionFpuRegister_html_aabbc71629ce44403a50583e090e865d7"><div class="ttname"><a href="unionFpuRegister.html#aabbc71629ce44403a50583e090e865d7">FpuRegister::v</a></div><div class="ttdeci">u128 v</div><div class="ttdoc">128-bit vector view. </div><div class="ttdef"><b>Definition:</b> thread_context.h:20</div></div>
<div class="ttc" id="unionCpuRegister_html_af05b333c76d2a64042d55f92abc8c751"><div class="ttname"><a href="unionCpuRegister.html#af05b333c76d2a64042d55f92abc8c751">CpuRegister::w</a></div><div class="ttdeci">u32 w</div><div class="ttdoc">32-bit AArch64 register view. </div><div class="ttdef"><b>Definition:</b> thread_context.h:14</div></div>
<div class="ttc" id="unionCpuRegister_html"><div class="ttname"><a href="unionCpuRegister.html">CpuRegister</a></div><div class="ttdoc">Armv8 CPU register. </div><div class="ttdef"><b>Definition:</b> thread_context.h:12</div></div>
<div class="ttc" id="thread__context_8h_html_a6d919411b9fa2a21a9287b77c195636aa15404844a59df7039491bcf9819d5603"><div class="ttname"><a href="thread__context_8h.html#a6d919411b9fa2a21a9287b77c195636aa15404844a59df7039491bcf9819d5603">RegisterGroup_CpuGprs</a></div><div class="ttdoc">General-purpose CPU registers (x0..x28 or r0..r10,r12). </div><div class="ttdef"><b>Definition:</b> thread_context.h:27</div></div>
<div class="ttc" id="structThreadContext_html_a57268e9f35a3e8a23fc1d572314bfb0a"><div class="ttname"><a href="structThreadContext.html#a57268e9f35a3e8a23fc1d572314bfb0a">ThreadContext::psr</a></div><div class="ttdeci">u32 psr</div><div class="ttdoc">PSTATE or cpsr. </div><div class="ttdef"><b>Definition:</b> thread_context.h:44</div></div>
<div class="ttc" id="structThreadContext_html_ad2c6458d9ddfa3aa760cfb13a096f546"><div class="ttname"><a href="structThreadContext.html#ad2c6458d9ddfa3aa760cfb13a096f546">ThreadContext::fp</a></div><div class="ttdeci">u64 fp</div><div class="ttdoc">Frame pointer (x29) (AArch64). For AArch32, check r11. </div><div class="ttdef"><b>Definition:</b> thread_context.h:40</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
