CORE
../../verilog/SVA/eventually4.sv
--buechi --bound 2
^EXIT=0$
^SIGNAL=0$
--
^warning: ignoring
--
