Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul  1 23:21:22 2020
| Host         : LAPTOP-8DPQ2NC6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file minisys_control_sets_placed.rpt
| Design       : minisys
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            3 |
|      3 |            1 |
|      4 |            1 |
|      5 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           91 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            5 |
| Yes          | No                    | No                     |              32 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------+-----------------------------------+------------------+----------------+
|                    Clock Signal                    |         Enable Signal        |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------------------------------+------------------------------+-----------------------------------+------------------+----------------+
|  idecode_0/EXTOp_tmp05_out                         |                              | idecode_0/EXTOp_tmp0              |                1 |              1 |
|  idecode_0/FSM_sequential_currentstate_reg[2]_1[0] |                              | idecode_0/AR[0]                   |                1 |              1 |
|  control_0/ASel_tmp_reg[1]/G0                      |                              |                                   |                1 |              1 |
|  idecode_0/BSel_tmp01_out                          |                              | idecode_0/BSel_tmp0               |                1 |              2 |
|  idecode_0/NPCOp_tmp_reg[1]_i_7[0]                 |                              |                                   |                1 |              2 |
|  clk                                               |                              |                                   |                2 |              2 |
|  control_0/FSM_sequential_nextstate_reg[2]_i_2_n_2 |                              |                                   |                1 |              3 |
|  idecode_0/FSM_sequential_currentstate_reg[2]_0[0] |                              |                                   |                2 |              4 |
|  idecode_0/E[0]                                    |                              |                                   |                4 |              5 |
|  ifetc_0/ir_0/RD_temp_reg[27]_0[0]                 |                              | ifetc_0/ir_0/RD_temp_reg[14]_0[0] |                2 |              5 |
|  clk                                               | control_0/DO_temp[31]_i_4[0] | fpga_rst_IBUF                     |               15 |             32 |
|  cpuclk_0/inst/clk_out1                            | control_0/E[0]               |                                   |               16 |             32 |
|  n_1_55_BUFG                                       |                              |                                   |               25 |             33 |
|  n_0_110_BUFG                                      |                              |                                   |               20 |             34 |
|  cpuclk_0/inst/clk_out1                            |                              |                                   |               35 |             54 |
+----------------------------------------------------+------------------------------+-----------------------------------+------------------+----------------+


