#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Feb 21 01:51:29 2021
# Process ID: 22615
# Current directory: /home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/nnet/xsim_script.tcl}
# Log file: /home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/xsim.log
# Journal file: /home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/nnet/xsim_script.tcl
# xsim {nnet} -autoloadwcfg -tclbatch {nnet.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source nnet.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "137000"
// RTL Simulation : 1 / 1 [100.00%] @ "1100548000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1100599500 ps : File "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet.autotb.v" Line 219
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1188.336 ; gain = 0.000 ; free physical = 1914 ; free virtual = 2625
## quit
INFO: [Common 17-206] Exiting xsim at Sun Feb 21 01:52:00 2021...
