

================================================================
== Vitis HLS Report for 'load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2'
================================================================
* Date:           Mon Dec 20 18:45:58 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  0.268 us|  0.268 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_315_1_VITIS_LOOP_316_2  |       65|       65|         3|          1|          1|    64|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       71|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       49|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       49|      134|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln315_1_fu_381_p2             |         +|   0|  0|  14|           7|           1|
    |add_ln315_fu_408_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln316_fu_460_p2               |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln315_fu_375_p2              |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln316_fu_414_p2              |      icmp|   0|  0|  10|           5|           6|
    |select_ln315_1_fu_428_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln315_fu_420_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  71|          32|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |i_fu_126                              |   9|          2|    3|          6|
    |indvar_flatten_fu_130                 |   9|          2|    7|         14|
    |j_fu_122                              |   9|          2|    5|         10|
    |mem_blk_n_R                           |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   25|         50|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_126                          |   3|   0|    3|          0|
    |icmp_ln315_reg_502                |   1|   0|    1|          0|
    |indvar_flatten_fu_130             |   7|   0|    7|          0|
    |j_fu_122                          |   5|   0|    5|          0|
    |trunc_ln317_1_reg_506             |  28|   0|   28|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  49|   0|   49|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+---------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  load_weights_first_layer_Pipeline_VITIS_LOOP_315_1_VITIS_LOOP_316_2|  return value|
|m_axi_mem_AWVALID                |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWREADY                |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWADDR                 |  out|   64|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWID                   |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWLEN                  |  out|   32|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWSIZE                 |  out|    3|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWBURST                |  out|    2|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWLOCK                 |  out|    2|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWCACHE                |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWPROT                 |  out|    3|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWQOS                  |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWREGION               |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_AWUSER                 |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WVALID                 |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WREADY                 |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WDATA                  |  out|   32|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WSTRB                  |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WLAST                  |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WID                    |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_WUSER                  |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARVALID                |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARREADY                |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARADDR                 |  out|   64|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARID                   |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARLEN                  |  out|   32|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARSIZE                 |  out|    3|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARBURST                |  out|    2|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARLOCK                 |  out|    2|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARCACHE                |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARPROT                 |  out|    3|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARQOS                  |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARREGION               |  out|    4|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_ARUSER                 |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RVALID                 |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RREADY                 |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RDATA                  |   in|   32|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RLAST                  |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RID                    |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RUSER                  |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_RRESP                  |   in|    2|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_BVALID                 |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_BREADY                 |  out|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_BRESP                  |   in|    2|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_BID                    |   in|    1|       m_axi|                                                                  mem|       pointer|
|m_axi_mem_BUSER                  |   in|    1|       m_axi|                                                                  mem|       pointer|
|sext_ln315                       |   in|   62|     ap_none|                                                           sext_ln315|        scalar|
|scoring_fn_target_V_0_address0   |  out|    5|   ap_memory|                                                scoring_fn_target_V_0|         array|
|scoring_fn_target_V_0_ce0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_0|         array|
|scoring_fn_target_V_0_we0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_0|         array|
|scoring_fn_target_V_0_d0         |  out|   28|   ap_memory|                                                scoring_fn_target_V_0|         array|
|scoring_fn_target_V_1_address0   |  out|    5|   ap_memory|                                                scoring_fn_target_V_1|         array|
|scoring_fn_target_V_1_ce0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_1|         array|
|scoring_fn_target_V_1_we0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_1|         array|
|scoring_fn_target_V_1_d0         |  out|   28|   ap_memory|                                                scoring_fn_target_V_1|         array|
|scoring_fn_target_V_2_address0   |  out|    5|   ap_memory|                                                scoring_fn_target_V_2|         array|
|scoring_fn_target_V_2_ce0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_2|         array|
|scoring_fn_target_V_2_we0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_2|         array|
|scoring_fn_target_V_2_d0         |  out|   28|   ap_memory|                                                scoring_fn_target_V_2|         array|
|scoring_fn_target_V_3_address0   |  out|    5|   ap_memory|                                                scoring_fn_target_V_3|         array|
|scoring_fn_target_V_3_ce0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_3|         array|
|scoring_fn_target_V_3_we0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_3|         array|
|scoring_fn_target_V_3_d0         |  out|   28|   ap_memory|                                                scoring_fn_target_V_3|         array|
|scoring_fn_target_V_4_address0   |  out|    5|   ap_memory|                                                scoring_fn_target_V_4|         array|
|scoring_fn_target_V_4_ce0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_4|         array|
|scoring_fn_target_V_4_we0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_4|         array|
|scoring_fn_target_V_4_d0         |  out|   28|   ap_memory|                                                scoring_fn_target_V_4|         array|
|scoring_fn_target_V_5_address0   |  out|    5|   ap_memory|                                                scoring_fn_target_V_5|         array|
|scoring_fn_target_V_5_ce0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_5|         array|
|scoring_fn_target_V_5_we0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_5|         array|
|scoring_fn_target_V_5_d0         |  out|   28|   ap_memory|                                                scoring_fn_target_V_5|         array|
|scoring_fn_target_V_6_address0   |  out|    5|   ap_memory|                                                scoring_fn_target_V_6|         array|
|scoring_fn_target_V_6_ce0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_6|         array|
|scoring_fn_target_V_6_we0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_6|         array|
|scoring_fn_target_V_6_d0         |  out|   28|   ap_memory|                                                scoring_fn_target_V_6|         array|
|scoring_fn_target_V_7_address0   |  out|    5|   ap_memory|                                                scoring_fn_target_V_7|         array|
|scoring_fn_target_V_7_ce0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_7|         array|
|scoring_fn_target_V_7_we0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_7|         array|
|scoring_fn_target_V_7_d0         |  out|   28|   ap_memory|                                                scoring_fn_target_V_7|         array|
|scoring_fn_target_V_8_address0   |  out|    5|   ap_memory|                                                scoring_fn_target_V_8|         array|
|scoring_fn_target_V_8_ce0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_8|         array|
|scoring_fn_target_V_8_we0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_8|         array|
|scoring_fn_target_V_8_d0         |  out|   28|   ap_memory|                                                scoring_fn_target_V_8|         array|
|scoring_fn_target_V_9_address0   |  out|    5|   ap_memory|                                                scoring_fn_target_V_9|         array|
|scoring_fn_target_V_9_ce0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_9|         array|
|scoring_fn_target_V_9_we0        |  out|    1|   ap_memory|                                                scoring_fn_target_V_9|         array|
|scoring_fn_target_V_9_d0         |  out|   28|   ap_memory|                                                scoring_fn_target_V_9|         array|
|scoring_fn_target_V_10_address0  |  out|    5|   ap_memory|                                               scoring_fn_target_V_10|         array|
|scoring_fn_target_V_10_ce0       |  out|    1|   ap_memory|                                               scoring_fn_target_V_10|         array|
|scoring_fn_target_V_10_we0       |  out|    1|   ap_memory|                                               scoring_fn_target_V_10|         array|
|scoring_fn_target_V_10_d0        |  out|   28|   ap_memory|                                               scoring_fn_target_V_10|         array|
|scoring_fn_target_V_11_address0  |  out|    5|   ap_memory|                                               scoring_fn_target_V_11|         array|
|scoring_fn_target_V_11_ce0       |  out|    1|   ap_memory|                                               scoring_fn_target_V_11|         array|
|scoring_fn_target_V_11_we0       |  out|    1|   ap_memory|                                               scoring_fn_target_V_11|         array|
|scoring_fn_target_V_11_d0        |  out|   28|   ap_memory|                                               scoring_fn_target_V_11|         array|
|scoring_fn_target_V_12_address0  |  out|    5|   ap_memory|                                               scoring_fn_target_V_12|         array|
|scoring_fn_target_V_12_ce0       |  out|    1|   ap_memory|                                               scoring_fn_target_V_12|         array|
|scoring_fn_target_V_12_we0       |  out|    1|   ap_memory|                                               scoring_fn_target_V_12|         array|
|scoring_fn_target_V_12_d0        |  out|   28|   ap_memory|                                               scoring_fn_target_V_12|         array|
|scoring_fn_target_V_13_address0  |  out|    5|   ap_memory|                                               scoring_fn_target_V_13|         array|
|scoring_fn_target_V_13_ce0       |  out|    1|   ap_memory|                                               scoring_fn_target_V_13|         array|
|scoring_fn_target_V_13_we0       |  out|    1|   ap_memory|                                               scoring_fn_target_V_13|         array|
|scoring_fn_target_V_13_d0        |  out|   28|   ap_memory|                                               scoring_fn_target_V_13|         array|
|scoring_fn_target_V_14_address0  |  out|    5|   ap_memory|                                               scoring_fn_target_V_14|         array|
|scoring_fn_target_V_14_ce0       |  out|    1|   ap_memory|                                               scoring_fn_target_V_14|         array|
|scoring_fn_target_V_14_we0       |  out|    1|   ap_memory|                                               scoring_fn_target_V_14|         array|
|scoring_fn_target_V_14_d0        |  out|   28|   ap_memory|                                               scoring_fn_target_V_14|         array|
|scoring_fn_target_V_15_address0  |  out|    5|   ap_memory|                                               scoring_fn_target_V_15|         array|
|scoring_fn_target_V_15_ce0       |  out|    1|   ap_memory|                                               scoring_fn_target_V_15|         array|
|scoring_fn_target_V_15_we0       |  out|    1|   ap_memory|                                               scoring_fn_target_V_15|         array|
|scoring_fn_target_V_15_d0        |  out|   28|   ap_memory|                                               scoring_fn_target_V_15|         array|
+---------------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

