Analysis & Synthesis report for MatrixDotProduct
Thu Dec 17 19:24:42 2020
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |MatrixDotProduct|debouncer:debouncer1|curr_state
 12. State Machine - |MatrixDotProduct|debouncer:debouncer0|curr_state
 13. State Machine - |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|curr_state
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1
 21. Source assignments for matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1
 22. Source assignments for matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1
 23. Parameter Settings for User Entity Instance: pll_altera:pll0|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: matrix_dot_mul:MdM|MXM:Matrix0
 25. Parameter Settings for User Entity Instance: matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: matrix_dot_mul:MdM|MXM:Matrix1
 27. Parameter Settings for User Entity Instance: matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: matrix_dot_mul:MdM|MXM:Matrix2
 29. Parameter Settings for User Entity Instance: matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component
 30. Parameter Settings for Inferred Entity Instance: matrix_dot_mul:MdM|Controller:Ctrl|lpm_mult:Mult0
 31. altpll Parameter Settings by Entity Instance
 32. altsyncram Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "matrix_dot_mul:MdM|Controller:Ctrl"
 35. Port Connectivity Checks: "matrix_dot_mul:MdM"
 36. In-System Memory Content Editor Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 17 19:24:42 2020       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; MatrixDotProduct                            ;
; Top-level Entity Name              ; MatrixDotProduct                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,010                                       ;
;     Total combinational functions  ; 973                                         ;
;     Dedicated logic registers      ; 499                                         ;
; Total registers                    ; 499                                         ;
; Total pins                         ; 23                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 98,304                                      ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; MatrixDotProduct   ; MatrixDotProduct   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; MXM.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd                                                            ;             ;
; matrix_dot_mul.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd                                                 ;             ;
; Controller.vhd                                                     ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Controller.vhd                                                     ;             ;
; MatrixDotProduct.vhd                                               ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd                                               ;             ;
; pll_altera.vhd                                                     ; yes             ; User Wizard-Generated File                   ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/pll_altera.vhd                                                     ;             ;
; Vhdl1.vhd                                                          ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd                                                          ;             ;
; ram_mxm_altera_mod.vhd                                             ; yes             ; User Wizard-Generated File                   ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/ram_mxm_altera_mod.vhd                                             ;             ;
; Debouncer.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Debouncer.vhd                                                      ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                                                     ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                 ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                              ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                              ;             ;
; db/pll_altera_altpll.v                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/pll_altera_altpll.v                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                     ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                     ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;             ;
; db/altsyncram_u8t3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/altsyncram_u8t3.tdf                                             ;             ;
; db/altsyncram_tqq2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/altsyncram_tqq2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                              ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ; altera_sld  ;
; db/ip/sld610ffc29/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                                   ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                   ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                   ;             ;
; db/mult_7dt.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/mult_7dt.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 1,010                    ;
;                                             ;                          ;
; Total combinational functions               ; 973                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 301                      ;
;     -- 3 input functions                    ; 409                      ;
;     -- <=2 input functions                  ; 263                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 784                      ;
;     -- arithmetic mode                      ; 189                      ;
;                                             ;                          ;
; Total registers                             ; 499                      ;
;     -- Dedicated logic registers            ; 499                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 23                       ;
; Total memory bits                           ; 98304                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 8                        ;
;                                             ;                          ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 458                      ;
; Total fan-out                               ; 7345                     ;
; Average fan-out                             ; 4.50                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                          ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MatrixDotProduct                                                                                                                       ; 973 (42)            ; 499 (16)                  ; 98304       ; 8            ; 0       ; 4         ; 23   ; 0            ; |MatrixDotProduct                                                                                                                                                                                                                                                                                                                                            ; MatrixDotProduct                  ; work         ;
;    |DigitalTubeHexController:HexCtrl|                                                                                                   ; 21 (21)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|DigitalTubeHexController:HexCtrl                                                                                                                                                                                                                                                                                                           ; DigitalTubeHexController          ; work         ;
;    |debouncer:debouncer0|                                                                                                               ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|debouncer:debouncer0                                                                                                                                                                                                                                                                                                                       ; debouncer                         ; work         ;
;    |debouncer:debouncer1|                                                                                                               ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|debouncer:debouncer1                                                                                                                                                                                                                                                                                                                       ; debouncer                         ; work         ;
;    |matrix_dot_mul:MdM|                                                                                                                 ; 698 (16)            ; 345 (0)                   ; 98304       ; 8            ; 0       ; 4         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM                                                                                                                                                                                                                                                                                                                         ; matrix_dot_mul                    ; work         ;
;       |Controller:Ctrl|                                                                                                                 ; 303 (243)           ; 147 (147)                 ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl                                                                                                                                                                                                                                                                                                         ; Controller                        ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 60 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|lpm_mult:Mult0                                                                                                                                                                                                                                                                                          ; lpm_mult                          ; work         ;
;             |mult_7dt:auto_generated|                                                                                                   ; 60 (60)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                                  ; mult_7dt                          ; work         ;
;       |MXM:Matrix0|                                                                                                                     ; 127 (32)            ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0                                                                                                                                                                                                                                                                                                             ; MXM                               ; work         ;
;          |ram_mxm_altera_mod:RamMatrixAltera|                                                                                           ; 95 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera                                                                                                                                                                                                                                                                          ; ram_mxm_altera_mod                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 95 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;                |altsyncram_u8t3:auto_generated|                                                                                         ; 95 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated                                                                                                                                                                                                           ; altsyncram_u8t3                   ; work         ;
;                   |altsyncram_tqq2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1                                                                                                                                                                               ; altsyncram_tqq2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 95 (73)             ; 66 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                              ; sld_rom_sr                        ; work         ;
;       |MXM:Matrix1|                                                                                                                     ; 126 (32)            ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1                                                                                                                                                                                                                                                                                                             ; MXM                               ; work         ;
;          |ram_mxm_altera_mod:RamMatrixAltera|                                                                                           ; 94 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera                                                                                                                                                                                                                                                                          ; ram_mxm_altera_mod                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 94 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;                |altsyncram_u8t3:auto_generated|                                                                                         ; 94 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated                                                                                                                                                                                                           ; altsyncram_u8t3                   ; work         ;
;                   |altsyncram_tqq2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1                                                                                                                                                                               ; altsyncram_tqq2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 94 (72)             ; 66 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                              ; sld_rom_sr                        ; work         ;
;       |MXM:Matrix2|                                                                                                                     ; 126 (32)            ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2                                                                                                                                                                                                                                                                                                             ; MXM                               ; work         ;
;          |ram_mxm_altera_mod:RamMatrixAltera|                                                                                           ; 94 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera                                                                                                                                                                                                                                                                          ; ram_mxm_altera_mod                ; work         ;
;             |altsyncram:altsyncram_component|                                                                                           ; 94 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;                |altsyncram_u8t3:auto_generated|                                                                                         ; 94 (0)              ; 66 (0)                    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated                                                                                                                                                                                                           ; altsyncram_u8t3                   ; work         ;
;                   |altsyncram_tqq2:altsyncram1|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1                                                                                                                                                                               ; altsyncram_tqq2                   ; work         ;
;                   |sld_mod_ram_rom:mgl_prim2|                                                                                           ; 94 (72)             ; 66 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                               ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                              ; sld_rom_sr                        ; work         ;
;    |pll_altera:pll0|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|pll_altera:pll0                                                                                                                                                                                                                                                                                                                            ; pll_altera                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|pll_altera:pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; altpll                            ; work         ;
;          |pll_altera_altpll:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|pll_altera:pll0|altpll:altpll_component|pll_altera_altpll:auto_generated                                                                                                                                                                                                                                                                   ; pll_altera_altpll                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 206 (1)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 205 (0)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 205 (0)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 205 (1)             ; 130 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 204 (0)             ; 123 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 204 (163)           ; 123 (94)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MatrixDotProduct|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MatrixDotProduct|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MatrixDotProduct|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MatrixDotProduct|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MatrixDotProduct|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                        ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MatrixDotProduct|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                        ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera                                                                                                                                                                                                   ; ram_mxm_altera_mod.vhd ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera                                                                                                                                                                                                   ; ram_mxm_altera_mod.vhd ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera                                                                                                                                                                                                   ; ram_mxm_altera_mod.vhd ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |MatrixDotProduct|pll_altera:pll0                                                                                                                                                                                                                                                     ; pll_altera.vhd         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |MatrixDotProduct|debouncer:debouncer1|curr_state                        ;
+------------------------+------------------------+-------------------+--------------------+
; Name                   ; curr_state.wait_bi_off ; curr_state.now_on ; curr_state.wait_bi ;
+------------------------+------------------------+-------------------+--------------------+
; curr_state.wait_bi     ; 0                      ; 0                 ; 0                  ;
; curr_state.now_on      ; 0                      ; 1                 ; 1                  ;
; curr_state.wait_bi_off ; 1                      ; 0                 ; 1                  ;
+------------------------+------------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |MatrixDotProduct|debouncer:debouncer0|curr_state                        ;
+------------------------+------------------------+-------------------+--------------------+
; Name                   ; curr_state.wait_bi_off ; curr_state.now_on ; curr_state.wait_bi ;
+------------------------+------------------------+-------------------+--------------------+
; curr_state.wait_bi     ; 0                      ; 0                 ; 0                  ;
; curr_state.now_on      ; 0                      ; 1                 ; 1                  ;
; curr_state.wait_bi_off ; 1                      ; 0                 ; 1                  ;
+------------------------+------------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|curr_state                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-----------------+------------------+------------------+----------------+-----------------------+----------------------+-----------------------+-----------------------+-----------------------+--------------------+-----------------------------+-----------------------------+-----------------------+-----------------------+----------------------+
; Name                        ; curr_state.done ; curr_state.go_on ; curr_state.store ; curr_state.mac ; curr_state.get_second ; curr_state.get_first ; curr_state.while_col2 ; curr_state.while_row1 ; curr_state.confirm_rd ; curr_state.wait_rd ; curr_state.confirm_write_b1 ; curr_state.confirm_write_b0 ; curr_state.wait_wr_b1 ; curr_state.wait_wr_b0 ; curr_state.wait_comm ;
+-----------------------------+-----------------+------------------+------------------+----------------+-----------------------+----------------------+-----------------------+-----------------------+-----------------------+--------------------+-----------------------------+-----------------------------+-----------------------+-----------------------+----------------------+
; curr_state.wait_comm        ; 0               ; 0                ; 0                ; 0              ; 0                     ; 0                    ; 0                     ; 0                     ; 0                     ; 0                  ; 0                           ; 0                           ; 0                     ; 0                     ; 0                    ;
; curr_state.wait_wr_b0       ; 0               ; 0                ; 0                ; 0              ; 0                     ; 0                    ; 0                     ; 0                     ; 0                     ; 0                  ; 0                           ; 0                           ; 0                     ; 1                     ; 1                    ;
; curr_state.wait_wr_b1       ; 0               ; 0                ; 0                ; 0              ; 0                     ; 0                    ; 0                     ; 0                     ; 0                     ; 0                  ; 0                           ; 0                           ; 1                     ; 0                     ; 1                    ;
; curr_state.confirm_write_b0 ; 0               ; 0                ; 0                ; 0              ; 0                     ; 0                    ; 0                     ; 0                     ; 0                     ; 0                  ; 0                           ; 1                           ; 0                     ; 0                     ; 1                    ;
; curr_state.confirm_write_b1 ; 0               ; 0                ; 0                ; 0              ; 0                     ; 0                    ; 0                     ; 0                     ; 0                     ; 0                  ; 1                           ; 0                           ; 0                     ; 0                     ; 1                    ;
; curr_state.wait_rd          ; 0               ; 0                ; 0                ; 0              ; 0                     ; 0                    ; 0                     ; 0                     ; 0                     ; 1                  ; 0                           ; 0                           ; 0                     ; 0                     ; 1                    ;
; curr_state.confirm_rd       ; 0               ; 0                ; 0                ; 0              ; 0                     ; 0                    ; 0                     ; 0                     ; 1                     ; 0                  ; 0                           ; 0                           ; 0                     ; 0                     ; 1                    ;
; curr_state.while_row1       ; 0               ; 0                ; 0                ; 0              ; 0                     ; 0                    ; 0                     ; 1                     ; 0                     ; 0                  ; 0                           ; 0                           ; 0                     ; 0                     ; 1                    ;
; curr_state.while_col2       ; 0               ; 0                ; 0                ; 0              ; 0                     ; 0                    ; 1                     ; 0                     ; 0                     ; 0                  ; 0                           ; 0                           ; 0                     ; 0                     ; 1                    ;
; curr_state.get_first        ; 0               ; 0                ; 0                ; 0              ; 0                     ; 1                    ; 0                     ; 0                     ; 0                     ; 0                  ; 0                           ; 0                           ; 0                     ; 0                     ; 1                    ;
; curr_state.get_second       ; 0               ; 0                ; 0                ; 0              ; 1                     ; 0                    ; 0                     ; 0                     ; 0                     ; 0                  ; 0                           ; 0                           ; 0                     ; 0                     ; 1                    ;
; curr_state.mac              ; 0               ; 0                ; 0                ; 1              ; 0                     ; 0                    ; 0                     ; 0                     ; 0                     ; 0                  ; 0                           ; 0                           ; 0                     ; 0                     ; 1                    ;
; curr_state.store            ; 0               ; 0                ; 1                ; 0              ; 0                     ; 0                    ; 0                     ; 0                     ; 0                     ; 0                  ; 0                           ; 0                           ; 0                     ; 0                     ; 1                    ;
; curr_state.go_on            ; 0               ; 1                ; 0                ; 0              ; 0                     ; 0                    ; 0                     ; 0                     ; 0                     ; 0                  ; 0                           ; 0                           ; 0                     ; 0                     ; 1                    ;
; curr_state.done             ; 1               ; 0                ; 0                ; 0              ; 0                     ; 0                    ; 0                     ; 0                     ; 0                     ; 0                  ; 0                           ; 0                           ; 0                     ; 0                     ; 1                    ;
+-----------------------------+-----------------+------------------+------------------+----------------+-----------------------+----------------------+-----------------------+-----------------------+-----------------------+--------------------+-----------------------------+-----------------------------+-----------------------+-----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                   ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                    ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------+------------------------+
; icol[0]                                             ; debouncer:debouncer1|curr_state.now_on ; yes                    ;
; irow[0]                                             ; debouncer:debouncer0|curr_state.now_on ; yes                    ;
; irow[1]                                             ; debouncer:debouncer0|curr_state.now_on ; yes                    ;
; icol[1]                                             ; debouncer:debouncer1|curr_state.now_on ; yes                    ;
; irow[2]                                             ; debouncer:debouncer0|curr_state.now_on ; yes                    ;
; icol[2]                                             ; debouncer:debouncer1|curr_state.now_on ; yes                    ;
; icol[3]                                             ; debouncer:debouncer1|curr_state.now_on ; yes                    ;
; irow[3]                                             ; debouncer:debouncer0|curr_state.now_on ; yes                    ;
; irow[4]                                             ; debouncer:debouncer0|curr_state.now_on ; yes                    ;
; icol[4]                                             ; debouncer:debouncer1|curr_state.now_on ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                                        ;                        ;
+-----------------------------------------------------+----------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                      ;
+----------------------------------------------------------------+----------------------------------------+
; Register name                                                  ; Reason for Removal                     ;
+----------------------------------------------------------------+----------------------------------------+
; matrix_dot_mul:MdM|Controller:Ctrl|curr_state.wait_wr_b1       ; Stuck at GND due to stuck port data_in ;
; matrix_dot_mul:MdM|Controller:Ctrl|curr_state.confirm_write_b1 ; Stuck at GND due to stuck port data_in ;
; matrix_dot_mul:MdM|Controller:Ctrl|curr_state.wait_wr_b0       ; Stuck at GND due to stuck port data_in ;
; matrix_dot_mul:MdM|Controller:Ctrl|curr_state.confirm_write_b0 ; Stuck at GND due to stuck port data_in ;
; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[48..63]            ; Lost fanout                            ;
; Total Number of Removed Registers = 20                         ;                                        ;
+----------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                             ;
+-------------------------------------------------+--------------------+--------------------------------------------------+
; Register name                                   ; Reason for Removal ; Registers Removed due to This Register           ;
+-------------------------------------------------+--------------------+--------------------------------------------------+
; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[63] ; Lost Fanouts       ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[62], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[61], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[60], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[59], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[58], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[57], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[56], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[55], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[54], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[53], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[52], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[51], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[50], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[49], ;
;                                                 ;                    ; matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[48]  ;
+-------------------------------------------------+--------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 499   ;
; Number of registers using Synchronous Clear  ; 86    ;
; Number of registers using Synchronous Load   ; 39    ;
; Number of registers using Asynchronous Clear ; 151   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 408   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |MatrixDotProduct|curr_cnt[4]                                                                                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|curr_r0[3]                                                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|curr_c1[0]                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[11]                                                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|curr_r1[3]                                                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|curr_c0[1]                                                                                                                                                                                 ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|curr_r2[15]                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|curr_r3[4]                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|curr_sum[19]                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MatrixDotProduct|DigitalTubeHexController:HexCtrl|Mux3                                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|next_state                                                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MatrixDotProduct|matrix_dot_mul:MdM|Controller:Ctrl|reg_inc[0]                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_altera:pll0|altpll:altpll_component ;
+-------------------------------+------------------------------+-----------------------+
; Parameter Name                ; Value                        ; Type                  ;
+-------------------------------+------------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped               ;
; PLL_TYPE                      ; AUTO                         ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_altera ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped               ;
; SCAN_CHAIN                    ; LONG                         ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped               ;
; LOCK_HIGH                     ; 1                            ; Untyped               ;
; LOCK_LOW                      ; 1                            ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped               ;
; SKIP_VCO                      ; OFF                          ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped               ;
; BANDWIDTH                     ; 0                            ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped               ;
; DOWN_SPREAD                   ; 0                            ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK0_DIVIDE_BY                ; 10000                        ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped               ;
; DPA_DIVIDER                   ; 0                            ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped               ;
; VCO_MIN                       ; 0                            ; Untyped               ;
; VCO_MAX                       ; 0                            ; Untyped               ;
; VCO_CENTER                    ; 0                            ; Untyped               ;
; PFD_MIN                       ; 0                            ; Untyped               ;
; PFD_MAX                       ; 0                            ; Untyped               ;
; M_INITIAL                     ; 0                            ; Untyped               ;
; M                             ; 0                            ; Untyped               ;
; N                             ; 1                            ; Untyped               ;
; M2                            ; 1                            ; Untyped               ;
; N2                            ; 1                            ; Untyped               ;
; SS                            ; 1                            ; Untyped               ;
; C0_HIGH                       ; 0                            ; Untyped               ;
; C1_HIGH                       ; 0                            ; Untyped               ;
; C2_HIGH                       ; 0                            ; Untyped               ;
; C3_HIGH                       ; 0                            ; Untyped               ;
; C4_HIGH                       ; 0                            ; Untyped               ;
; C5_HIGH                       ; 0                            ; Untyped               ;
; C6_HIGH                       ; 0                            ; Untyped               ;
; C7_HIGH                       ; 0                            ; Untyped               ;
; C8_HIGH                       ; 0                            ; Untyped               ;
; C9_HIGH                       ; 0                            ; Untyped               ;
; C0_LOW                        ; 0                            ; Untyped               ;
; C1_LOW                        ; 0                            ; Untyped               ;
; C2_LOW                        ; 0                            ; Untyped               ;
; C3_LOW                        ; 0                            ; Untyped               ;
; C4_LOW                        ; 0                            ; Untyped               ;
; C5_LOW                        ; 0                            ; Untyped               ;
; C6_LOW                        ; 0                            ; Untyped               ;
; C7_LOW                        ; 0                            ; Untyped               ;
; C8_LOW                        ; 0                            ; Untyped               ;
; C9_LOW                        ; 0                            ; Untyped               ;
; C0_INITIAL                    ; 0                            ; Untyped               ;
; C1_INITIAL                    ; 0                            ; Untyped               ;
; C2_INITIAL                    ; 0                            ; Untyped               ;
; C3_INITIAL                    ; 0                            ; Untyped               ;
; C4_INITIAL                    ; 0                            ; Untyped               ;
; C5_INITIAL                    ; 0                            ; Untyped               ;
; C6_INITIAL                    ; 0                            ; Untyped               ;
; C7_INITIAL                    ; 0                            ; Untyped               ;
; C8_INITIAL                    ; 0                            ; Untyped               ;
; C9_INITIAL                    ; 0                            ; Untyped               ;
; C0_MODE                       ; BYPASS                       ; Untyped               ;
; C1_MODE                       ; BYPASS                       ; Untyped               ;
; C2_MODE                       ; BYPASS                       ; Untyped               ;
; C3_MODE                       ; BYPASS                       ; Untyped               ;
; C4_MODE                       ; BYPASS                       ; Untyped               ;
; C5_MODE                       ; BYPASS                       ; Untyped               ;
; C6_MODE                       ; BYPASS                       ; Untyped               ;
; C7_MODE                       ; BYPASS                       ; Untyped               ;
; C8_MODE                       ; BYPASS                       ; Untyped               ;
; C9_MODE                       ; BYPASS                       ; Untyped               ;
; C0_PH                         ; 0                            ; Untyped               ;
; C1_PH                         ; 0                            ; Untyped               ;
; C2_PH                         ; 0                            ; Untyped               ;
; C3_PH                         ; 0                            ; Untyped               ;
; C4_PH                         ; 0                            ; Untyped               ;
; C5_PH                         ; 0                            ; Untyped               ;
; C6_PH                         ; 0                            ; Untyped               ;
; C7_PH                         ; 0                            ; Untyped               ;
; C8_PH                         ; 0                            ; Untyped               ;
; C9_PH                         ; 0                            ; Untyped               ;
; L0_HIGH                       ; 1                            ; Untyped               ;
; L1_HIGH                       ; 1                            ; Untyped               ;
; G0_HIGH                       ; 1                            ; Untyped               ;
; G1_HIGH                       ; 1                            ; Untyped               ;
; G2_HIGH                       ; 1                            ; Untyped               ;
; G3_HIGH                       ; 1                            ; Untyped               ;
; E0_HIGH                       ; 1                            ; Untyped               ;
; E1_HIGH                       ; 1                            ; Untyped               ;
; E2_HIGH                       ; 1                            ; Untyped               ;
; E3_HIGH                       ; 1                            ; Untyped               ;
; L0_LOW                        ; 1                            ; Untyped               ;
; L1_LOW                        ; 1                            ; Untyped               ;
; G0_LOW                        ; 1                            ; Untyped               ;
; G1_LOW                        ; 1                            ; Untyped               ;
; G2_LOW                        ; 1                            ; Untyped               ;
; G3_LOW                        ; 1                            ; Untyped               ;
; E0_LOW                        ; 1                            ; Untyped               ;
; E1_LOW                        ; 1                            ; Untyped               ;
; E2_LOW                        ; 1                            ; Untyped               ;
; E3_LOW                        ; 1                            ; Untyped               ;
; L0_INITIAL                    ; 1                            ; Untyped               ;
; L1_INITIAL                    ; 1                            ; Untyped               ;
; G0_INITIAL                    ; 1                            ; Untyped               ;
; G1_INITIAL                    ; 1                            ; Untyped               ;
; G2_INITIAL                    ; 1                            ; Untyped               ;
; G3_INITIAL                    ; 1                            ; Untyped               ;
; E0_INITIAL                    ; 1                            ; Untyped               ;
; E1_INITIAL                    ; 1                            ; Untyped               ;
; E2_INITIAL                    ; 1                            ; Untyped               ;
; E3_INITIAL                    ; 1                            ; Untyped               ;
; L0_MODE                       ; BYPASS                       ; Untyped               ;
; L1_MODE                       ; BYPASS                       ; Untyped               ;
; G0_MODE                       ; BYPASS                       ; Untyped               ;
; G1_MODE                       ; BYPASS                       ; Untyped               ;
; G2_MODE                       ; BYPASS                       ; Untyped               ;
; G3_MODE                       ; BYPASS                       ; Untyped               ;
; E0_MODE                       ; BYPASS                       ; Untyped               ;
; E1_MODE                       ; BYPASS                       ; Untyped               ;
; E2_MODE                       ; BYPASS                       ; Untyped               ;
; E3_MODE                       ; BYPASS                       ; Untyped               ;
; L0_PH                         ; 0                            ; Untyped               ;
; L1_PH                         ; 0                            ; Untyped               ;
; G0_PH                         ; 0                            ; Untyped               ;
; G1_PH                         ; 0                            ; Untyped               ;
; G2_PH                         ; 0                            ; Untyped               ;
; G3_PH                         ; 0                            ; Untyped               ;
; E0_PH                         ; 0                            ; Untyped               ;
; E1_PH                         ; 0                            ; Untyped               ;
; E2_PH                         ; 0                            ; Untyped               ;
; E3_PH                         ; 0                            ; Untyped               ;
; M_PH                          ; 0                            ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped               ;
; CLK0_COUNTER                  ; G0                           ; Untyped               ;
; CLK1_COUNTER                  ; G0                           ; Untyped               ;
; CLK2_COUNTER                  ; G0                           ; Untyped               ;
; CLK3_COUNTER                  ; G0                           ; Untyped               ;
; CLK4_COUNTER                  ; G0                           ; Untyped               ;
; CLK5_COUNTER                  ; G0                           ; Untyped               ;
; CLK6_COUNTER                  ; E0                           ; Untyped               ;
; CLK7_COUNTER                  ; E1                           ; Untyped               ;
; CLK8_COUNTER                  ; E2                           ; Untyped               ;
; CLK9_COUNTER                  ; E3                           ; Untyped               ;
; L0_TIME_DELAY                 ; 0                            ; Untyped               ;
; L1_TIME_DELAY                 ; 0                            ; Untyped               ;
; G0_TIME_DELAY                 ; 0                            ; Untyped               ;
; G1_TIME_DELAY                 ; 0                            ; Untyped               ;
; G2_TIME_DELAY                 ; 0                            ; Untyped               ;
; G3_TIME_DELAY                 ; 0                            ; Untyped               ;
; E0_TIME_DELAY                 ; 0                            ; Untyped               ;
; E1_TIME_DELAY                 ; 0                            ; Untyped               ;
; E2_TIME_DELAY                 ; 0                            ; Untyped               ;
; E3_TIME_DELAY                 ; 0                            ; Untyped               ;
; M_TIME_DELAY                  ; 0                            ; Untyped               ;
; N_TIME_DELAY                  ; 0                            ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped               ;
; ENABLE0_COUNTER               ; L0                           ; Untyped               ;
; ENABLE1_COUNTER               ; L0                           ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped               ;
; LOOP_FILTER_C                 ; 5                            ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped               ;
; VCO_POST_SCALE                ; 0                            ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped               ;
; M_TEST_SOURCE                 ; 5                            ; Untyped               ;
; C0_TEST_SOURCE                ; 5                            ; Untyped               ;
; C1_TEST_SOURCE                ; 5                            ; Untyped               ;
; C2_TEST_SOURCE                ; 5                            ; Untyped               ;
; C3_TEST_SOURCE                ; 5                            ; Untyped               ;
; C4_TEST_SOURCE                ; 5                            ; Untyped               ;
; C5_TEST_SOURCE                ; 5                            ; Untyped               ;
; C6_TEST_SOURCE                ; 5                            ; Untyped               ;
; C7_TEST_SOURCE                ; 5                            ; Untyped               ;
; C8_TEST_SOURCE                ; 5                            ; Untyped               ;
; C9_TEST_SOURCE                ; 5                            ; Untyped               ;
; CBXI_PARAMETER                ; pll_altera_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped               ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE        ;
+-------------------------------+------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_dot_mul:MdM|MXM:Matrix0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; r              ; 5     ; Signed Integer                                     ;
; c              ; 5     ; Signed Integer                                     ;
; w              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_u8t3      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_dot_mul:MdM|MXM:Matrix1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; r              ; 5     ; Signed Integer                                     ;
; c              ; 5     ; Signed Integer                                     ;
; w              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_u8t3      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_dot_mul:MdM|MXM:Matrix2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; r              ; 5     ; Signed Integer                                     ;
; c              ; 5     ; Signed Integer                                     ;
; w              ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_u8t3      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: matrix_dot_mul:MdM|Controller:Ctrl|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------+
; Parameter Name                                 ; Value        ; Type                               ;
+------------------------------------------------+--------------+------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                     ;
; LPM_WIDTHA                                     ; 32           ; Untyped                            ;
; LPM_WIDTHB                                     ; 32           ; Untyped                            ;
; LPM_WIDTHP                                     ; 64           ; Untyped                            ;
; LPM_WIDTHR                                     ; 64           ; Untyped                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                            ;
; LATENCY                                        ; 0            ; Untyped                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                            ;
; USE_EAB                                        ; OFF          ; Untyped                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                            ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                            ;
+------------------------------------------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; pll_altera:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                 ;
; Entity Instance                           ; matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                            ;
+---------------------------------------+---------------------------------------------------+
; Name                                  ; Value                                             ;
+---------------------------------------+---------------------------------------------------+
; Number of entity instances            ; 1                                                 ;
; Entity Instance                       ; matrix_dot_mul:MdM|Controller:Ctrl|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                ;
;     -- LPM_WIDTHB                     ; 32                                                ;
;     -- LPM_WIDTHP                     ; 64                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                ;
;     -- USE_EAB                        ; OFF                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                ;
+---------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_dot_mul:MdM|Controller:Ctrl"                                                                        ;
+-------+-------+------------------+----------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity         ; Details                                                                                            ;
+-------+-------+------------------+----------------------------------------------------------------------------------------------------+
; data0 ; Input ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Input" ;
; data1 ; Input ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Input" ;
+-------+-------+------------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "matrix_dot_mul:MdM"                                                                        ;
+--------------+-------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------+
; wreq         ; Input ; Info     ; Stuck at GND                                                                        ;
; bs           ; Input ; Info     ; Stuck at GND                                                                        ;
; data[31..24] ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data[7..0]   ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+-------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                     ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 0              ; mxm         ; 32    ; 1024  ; Read/Write ; matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated ;
; 1              ; mxm         ; 32    ; 1024  ; Read/Write ; matrix_dot_mul:MdM|MXM:Matrix1|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated ;
; 2              ; mxm         ; 32    ; 1024  ; Read/Write ; matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 104                         ;
; cycloneiii_ff         ; 369                         ;
;     CLR               ; 24                          ;
;     ENA               ; 208                         ;
;     ENA CLR           ; 21                          ;
;     ENA CLR SLD       ; 30                          ;
;     ENA SCLR          ; 47                          ;
;     SCLR              ; 26                          ;
;     plain             ; 13                          ;
; cycloneiii_lcell_comb ; 778                         ;
;     arith             ; 180                         ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 107                         ;
;     normal            ; 598                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 135                         ;
;         3 data inputs ; 223                         ;
;         4 data inputs ; 216                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.76                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Dec 17 19:24:01 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MatrixDotProduct -c MatrixDotProduct
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file mxm.vhd
    Info (12022): Found design unit 1: MXM-structural File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 37
    Info (12023): Found entity 1: MXM File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file matrix_dot_mul.vhd
    Info (12022): Found design unit 1: matrix_dot_mul-struct File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 39
    Info (12023): Found entity 1: matrix_dot_mul File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: Controller-Behavioral File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Controller.vhd Line: 61
    Info (12023): Found entity 1: Controller File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Controller.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file matrixdotproduct.vhd
    Info (12022): Found design unit 1: MatrixDotProduct-struct File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 29
    Info (12023): Found entity 1: MatrixDotProduct File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_mxm_altera.vhd
    Info (12022): Found design unit 1: ram_mxm_altera-SYN File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/ram_mxm_altera.vhd Line: 57
    Info (12023): Found entity 1: ram_mxm_altera File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/ram_mxm_altera.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file pll_altera.vhd
    Info (12022): Found design unit 1: pll_altera-SYN File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/pll_altera.vhd Line: 52
    Info (12023): Found entity 1: pll_altera File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/pll_altera.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file vhdl1.vhd
    Info (12022): Found design unit 1: digitalTubeHexController-behav File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 17
    Info (12023): Found entity 1: DigitalTubeHexController File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_mxm_altera_mod.vhd
    Info (12022): Found design unit 1: ram_mxm_altera_mod-SYN File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/ram_mxm_altera_mod.vhd Line: 57
    Info (12023): Found entity 1: ram_mxm_altera_mod File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/ram_mxm_altera_mod.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file debouncer.vhd
    Info (12022): Found design unit 1: debouncer-behav File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Debouncer.vhd Line: 14
    Info (12023): Found entity 1: debouncer File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Debouncer.vhd Line: 4
Info (12127): Elaborating entity "MatrixDotProduct" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at MatrixDotProduct.vhd(125): signal "irow" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 125
Warning (10492): VHDL Process Statement warning at MatrixDotProduct.vhd(129): signal "icol" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 129
Warning (10631): VHDL Process Statement warning at MatrixDotProduct.vhd(116): inferring latch(es) for signal or variable "irow", which holds its previous value in one or more paths through the process File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 116
Warning (10631): VHDL Process Statement warning at MatrixDotProduct.vhd(116): inferring latch(es) for signal or variable "icol", which holds its previous value in one or more paths through the process File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 116
Info (10041): Inferred latch for "icol[0]" at MatrixDotProduct.vhd(116) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 116
Info (10041): Inferred latch for "icol[1]" at MatrixDotProduct.vhd(116) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 116
Info (10041): Inferred latch for "icol[2]" at MatrixDotProduct.vhd(116) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 116
Info (10041): Inferred latch for "icol[3]" at MatrixDotProduct.vhd(116) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 116
Info (10041): Inferred latch for "icol[4]" at MatrixDotProduct.vhd(116) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 116
Info (10041): Inferred latch for "irow[0]" at MatrixDotProduct.vhd(116) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 116
Info (10041): Inferred latch for "irow[1]" at MatrixDotProduct.vhd(116) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 116
Info (10041): Inferred latch for "irow[2]" at MatrixDotProduct.vhd(116) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 116
Info (10041): Inferred latch for "irow[3]" at MatrixDotProduct.vhd(116) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 116
Info (10041): Inferred latch for "irow[4]" at MatrixDotProduct.vhd(116) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 116
Info (12128): Elaborating entity "pll_altera" for hierarchy "pll_altera:pll0" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 95
Info (12128): Elaborating entity "altpll" for hierarchy "pll_altera:pll0|altpll:altpll_component" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/pll_altera.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "pll_altera:pll0|altpll:altpll_component" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/pll_altera.vhd Line: 134
Info (12133): Instantiated megafunction "pll_altera:pll0|altpll:altpll_component" with the following parameter: File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/pll_altera.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_altera"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altera_altpll.v
    Info (12023): Found entity 1: pll_altera_altpll File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/pll_altera_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altera_altpll" for hierarchy "pll_altera:pll0|altpll:altpll_component|pll_altera_altpll:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "matrix_dot_mul" for hierarchy "matrix_dot_mul:MdM" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 96
Info (12128): Elaborating entity "MXM" for hierarchy "matrix_dot_mul:MdM|MXM:Matrix0" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 136
Info (12128): Elaborating entity "ram_mxm_altera_mod" for hierarchy "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 59
Info (12128): Elaborating entity "altsyncram" for hierarchy "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/ram_mxm_altera_mod.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/ram_mxm_altera_mod.vhd Line: 64
Info (12133): Instantiated megafunction "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/ram_mxm_altera_mod.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=mxm"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u8t3.tdf
    Info (12023): Found entity 1: altsyncram_u8t3 File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/altsyncram_u8t3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u8t3" for hierarchy "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tqq2.tdf
    Info (12023): Found entity 1: altsyncram_tqq2 File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/altsyncram_tqq2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tqq2" for hierarchy "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/altsyncram_u8t3.tdf Line: 39
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/altsyncram_u8t3.tdf Line: 40
Info (12130): Elaborated megafunction instantiation "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/altsyncram_u8t3.tdf Line: 40
Info (12133): Instantiated megafunction "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/altsyncram_u8t3.tdf Line: 40
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1836608768"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "matrix_dot_mul:MdM|MXM:Matrix0|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Controller" for hierarchy "matrix_dot_mul:MdM|Controller:Ctrl" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 169
Info (12128): Elaborating entity "DigitalTubeHexController" for hierarchy "DigitalTubeHexController:HexCtrl" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 97
Info (10041): Inferred latch for "dig[0]" at Vhdl1.vhd(43) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 43
Info (10041): Inferred latch for "dig[1]" at Vhdl1.vhd(43) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 43
Info (10041): Inferred latch for "dig[2]" at Vhdl1.vhd(43) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 43
Info (10041): Inferred latch for "dig[3]" at Vhdl1.vhd(43) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 43
Info (10041): Inferred latch for "seg[0]" at Vhdl1.vhd(24) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 24
Info (10041): Inferred latch for "seg[1]" at Vhdl1.vhd(24) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 24
Info (10041): Inferred latch for "seg[2]" at Vhdl1.vhd(24) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 24
Info (10041): Inferred latch for "seg[3]" at Vhdl1.vhd(24) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 24
Info (10041): Inferred latch for "seg[4]" at Vhdl1.vhd(24) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 24
Info (10041): Inferred latch for "seg[5]" at Vhdl1.vhd(24) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 24
Info (10041): Inferred latch for "seg[6]" at Vhdl1.vhd(24) File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Vhdl1.vhd Line: 24
Info (12128): Elaborating entity "debouncer" for hierarchy "debouncer:debouncer0" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 98
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.12.17.19:24:23 Progress: Loading sld610ffc29/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld610ffc29/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/ip/sld610ffc29/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "matrix_dot_mul:MdM|Controller:Ctrl|Mult0" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Controller.vhd Line: 170
Info (12130): Elaborated megafunction instantiation "matrix_dot_mul:MdM|Controller:Ctrl|lpm_mult:Mult0" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Controller.vhd Line: 170
Info (12133): Instantiated megafunction "matrix_dot_mul:MdM|Controller:Ctrl|lpm_mult:Mult0" with the following parameter: File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/Controller.vhd Line: 170
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/db/mult_7dt.tdf Line: 31
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 180 buffer(s)
    Info (13019): Ignored 180 SOFT buffer(s)
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[0]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[0]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[1]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[1]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[2]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[2]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[3]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[3]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[4]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[4]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[5]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[5]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[6]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[6]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[7]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[8]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[9]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[10]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[11]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[12]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[13]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[14]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[15]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[16]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[17]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[7]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[8]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[9]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[10]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[11]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[12]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[13]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[14]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[15]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[16]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[17]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[18]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[19]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[20]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[21]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[22]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[23]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[24]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[25]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[26]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[27]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[28]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[29]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[30]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data1[31]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 117
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[18]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[19]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[20]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[21]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[22]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[23]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[24]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[25]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[26]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[27]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[28]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[29]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[30]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "matrix_dot_mul:MdM|data0[31]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 110
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[19]" to the node "DigitalTubeHexController:HexCtrl|Mux0" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[15]" to the node "DigitalTubeHexController:HexCtrl|Mux0" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[11]" to the node "DigitalTubeHexController:HexCtrl|Mux0" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[23]" to the node "DigitalTubeHexController:HexCtrl|Mux0" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[17]" to the node "DigitalTubeHexController:HexCtrl|Mux2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[13]" to the node "DigitalTubeHexController:HexCtrl|Mux2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[9]" to the node "DigitalTubeHexController:HexCtrl|Mux2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[21]" to the node "DigitalTubeHexController:HexCtrl|Mux2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[12]" to the node "DigitalTubeHexController:HexCtrl|Mux3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[16]" to the node "DigitalTubeHexController:HexCtrl|Mux3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[8]" to the node "DigitalTubeHexController:HexCtrl|Mux3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[20]" to the node "DigitalTubeHexController:HexCtrl|Mux3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[18]" to the node "DigitalTubeHexController:HexCtrl|Mux1" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[14]" to the node "DigitalTubeHexController:HexCtrl|Mux1" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[10]" to the node "DigitalTubeHexController:HexCtrl|Mux1" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|data[22]" to the node "DigitalTubeHexController:HexCtrl|Mux1" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/matrix_dot_mul.vhd Line: 35
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[0]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[0]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[1]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[1]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[2]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[2]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[3]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[3]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[4]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[4]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[5]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[5]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[6]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[6]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[7]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[8]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[9]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[10]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[11]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[12]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[13]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[14]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[15]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[16]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[17]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[7]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[8]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[9]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[10]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[11]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[12]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[13]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[14]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[15]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[16]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[17]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[18]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[19]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[20]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[21]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[22]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[23]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[24]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[25]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[26]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[27]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[28]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[29]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[30]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix1|data[31]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r3" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[18]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[19]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[20]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[21]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[22]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[23]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[24]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[25]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[26]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[27]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[28]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[29]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[30]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix0|data[31]" to the node "matrix_dot_mul:MdM|Controller:Ctrl|curr_r2" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[19]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[19]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[15]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[15]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[11]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[11]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[23]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[23]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[17]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[17]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[13]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[13]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[9]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[9]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[21]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[21]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[12]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[12]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[16]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[16]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[8]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[8]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[20]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[20]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[18]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[18]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[14]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[14]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[10]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[10]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[22]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[22]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[0]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[0]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[1]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[1]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[2]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[2]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[3]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[3]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[4]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[4]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[5]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[5]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[6]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[6]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[24]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[24]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[7]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[7]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[25]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[25]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[26]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[26]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[27]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[27]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[28]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[28]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[29]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[29]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[30]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[30]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
    Warning (13047): Converted the fan-out from the tri-state buffer "matrix_dot_mul:MdM|MXM:Matrix2|data[31]" to the node "matrix_dot_mul:MdM|MXM:Matrix2|ram_mxm_altera_mod:RamMatrixAltera|altsyncram:altsyncram_component|altsyncram_u8t3:auto_generated|altsyncram_tqq2:altsyncram1|q_a[31]" into an OR gate File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MXM.vhd Line: 33
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "wgrant_n" is stuck at VCC File: C:/Users/gabri/OneDrive/Desktop/Vivado Projects/Assignment/Altera_MatrixDotProduct/MatrixDotProduct.vhd Line: 16
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1147 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 1014 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 187 warnings
    Info: Peak virtual memory: 4842 megabytes
    Info: Processing ended: Thu Dec 17 19:24:42 2020
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:01:00


