#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep  2 10:18:31 2019
# Process ID: 9628
# Current directory: C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5364 C:\Users\Micha³\Desktop\Studia - II stopnia\SDUP\Projekt\SDUP2019\SDUP_huffman_encoder_IP_viv18.2\SDUP_huffman_encoder_IP_viv18.2.xpr
# Log file: C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/vivado.log
# Journal file: C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2'
INFO: [Project 1-313] Project file moved from 'C:/SDUP_huffman_encoder_IP_viv18.2' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/ip_repo/huffman_myip_1.0'; using path 'C:/ip_repo/huffman_myip_1.0' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/ip_repo/huffman_encoder_myip_1.0'; using path 'C:/ip_repo/huffman_encoder_myip_1.0' instead.
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/ip_repo/huffman_myip_1.0'; using path 'C:/ip_repo/huffman_myip_1.0' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/huffman_myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/huffman_encoder_myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/ip_repo/huffman_myip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/huffman_myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_huffman_myip_0_0

open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 832.066 ; gain = 123.063
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:user:huffman_myip:1.0 - huffman_myip_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 935.660 ; gain = 94.441
set_property  ip_repo_paths  c:/ip_repo/huffman_myip_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/huffman_myip_1.0'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2'.)
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 981.797 ; gain = 0.000
config_ip_cache -import_from_project -use_cache_location C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.cache/ip
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP design_1_xlconcat_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP design_1_processing_system7_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP design_1_axi_smc_1
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP design_1_huffman_myip_0_0
INFO: [Coretcl 2-1503] Importing synthesis data to the IP Cache for IP design_1_rst_ps7_0_100M_0
update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets huffman_myip_0_M00_AXIS] [get_bd_cells huffman_myip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:huffman_myip:1.0 huffman_myip_0
endgroup
connect_bd_intf_net [get_bd_intf_pins huffman_myip_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
set_property location {2 481 -142} [get_bd_cells huffman_myip_0]
set_property location {2 543 -18} [get_bd_cells huffman_myip_0]
connect_bd_intf_net [get_bd_intf_pins huffman_myip_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins huffman_myip_0/s00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins huffman_myip_0/m00_axis_aclk]
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/MichaÂ³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/huffman_myip_1.0/component.xm. It will be created.
ipx::edit_ip_in_project -upgrade true -name huffman_myip_v1_0_project -directory {C:/Users/Micha/Desktop/Studia\ -\ II\ stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.tmp/huffman_myip_v1_0_project} {c:/Users/MichaÂ³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/huffman_myip_1.0/component.xm}
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/MichaÂ³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/huffman_myip_1.0/component.xm. It will be created.
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/micha/desktop/studia - ii stopnia/sdup/projekt/sdup2019/sdup_huffman_encoder_ip_viv18.2/sdup_huffman_encoder_ip_viv18.2.tmp/huffman_myip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.883 ; gain = 21.531
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019'.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/MichaÂ³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/huffman_myip_1.0/component.xm. It will be created.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 20-342] File / dir doesn't exist, skipping: c:/Users/MichaÂ³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/huffman_myip_1.0/component.xm
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1015.973 ; gain = 23.621
close_project
delete_bd_objs [get_bd_intf_nets huffman_myip_0_M00_AXIS] [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] [get_bd_cells huffman_myip_0]
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/ip_repo/huffman_myip_1.0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2'.)
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:huffman_myip:1.0 huffman_myip_0
endgroup
connect_bd_intf_net [get_bd_intf_pins huffman_myip_0/M00_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins huffman_myip_0/S00_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins huffman_myip_0/s00_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins huffman_myip_0/m00_axis_aclk]
endgroup
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.707 ; gain = 51.152
save_bd_design
Wrote  : <C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block huffman_myip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_dma_0_1, cache-ID = 95b06748969aff4b.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_huffman_myip_0_2, cache-ID = 81cb828fa56b5d57.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 6324809b45ccd9e3.
[Mon Sep  2 10:27:25 2019] Launched synth_1...
Run output will be captured here: C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/synth_1/runme.log
[Mon Sep  2 10:27:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1289.086 ; gain = 195.246
reset_run synth_1
launch_runs synth_1 -jobs 2
[Mon Sep  2 10:28:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/synth_1/runme.log
regenerate_bd_layout
validate_bd_design -force
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1289.086 ; gain = 0.000
save_bd_design
Wrote  : <C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Block Design Tcl file c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1_bd.tcl
Generated Hardware Definition File c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block huffman_myip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 6324809b45ccd9e3.
[Mon Sep  2 10:29:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/Micha³/Desktop/Studia - II stopnia/SDUP/Projekt/SDUP2019/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1391.648 ; gain = 102.563
report_ip_status -name ip_status 
close_project
open_project C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/ip_repo/huffman_myip_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/ip_repo/huffman_myip_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/huffman_myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/huffman_encoder_myip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/ip_repo/huffman_myip_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ip_repo/huffman_myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_huffman_myip_0_0

open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1395.703 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:user:huffman_myip:1.0 - huffman_myip_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/SDUP_huffman_encoder_IP_viv18.2/SDUP_huffman_encoder_IP_viv18.2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1401.145 ; gain = 5.441
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep  2 10:31:58 2019...
