// Seed: 246466041
module module_0;
  function id_2(input id_3);
    id_3 <= 1'b0;
  endfunction
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    input wor id_2,
    output wor id_3,
    output tri0 id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input supply0 id_8,
    output supply0 id_9,
    input supply1 id_10
);
  assign id_3 = 1'b0;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  inout wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  id_30 :
  assert property (@(negedge id_14 ? 1'h0 : 1) 1) id_2 <= 1;
  module_0();
  wire id_31, id_32;
  wire id_33, id_34;
  wire id_35, id_36;
endmodule
