Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Sat Mar 30 17:52:25 2024
| Host             : DESKTOP-JPBOQSB running 64-bit major release  (build 9200)
| Command          : report_power -file pattern_hdmi_power_routed.rpt -pb pattern_hdmi_power_summary_routed.pb -rpx pattern_hdmi_power_routed.rpx
| Design           : pattern_hdmi
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.436        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.339        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 80.0         |
| Junction Temperature (C) | 30.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.004 |       10 |       --- |             --- |
| Slice Logic              |    <0.001 |     4735 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     1435 |     17600 |            8.15 |
|   Register               |    <0.001 |     2309 |     35200 |            6.56 |
|   CARRY4                 |    <0.001 |       84 |      4400 |            1.91 |
|   LUT as Shift Register  |    <0.001 |      118 |      6000 |            1.97 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   F7/F8 Muxes            |    <0.001 |       20 |     17600 |            0.11 |
|   Others                 |     0.000 |      335 |       --- |             --- |
| Signals                  |    <0.001 |     3315 |       --- |             --- |
| Block RAM                |    <0.001 |        6 |        60 |           10.00 |
| MMCM                     |     0.200 |        2 |         2 |          100.00 |
| I/O                      |     0.133 |       10 |       100 |           10.00 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.436 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.011 |       0.006 |      0.004 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.117 |       0.111 |      0.006 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| CLKFBIN                                                                                    | rgb2dvi/ClockGenInternal.ClockGenX/CLKFBIN                        |            39.7 |
| CLKFBOUT                                                                                   | pattern/syncgen/pckgen/CLKFBOUT                                   |            30.0 |
| FeedbackClkOut                                                                             | rgb2dvi/ClockGenInternal.ClockGenX/FeedbackClkOut                 |            39.7 |
| PixelClkIO                                                                                 | rgb2dvi/ClockGenInternal.ClockGenX/PixelClk                       |            39.7 |
| PixelClkInX5                                                                               | rgb2dvi/ClockGenInternal.ClockGenX/PixelClkInX5                   |             7.9 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
| iPCK                                                                                       | pattern/syncgen/pckgen/iPCK                                       |            39.7 |
| sys_clk_pin                                                                                | CLK                                                               |            30.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| pattern_hdmi                       |     0.339 |
|   dbg_hub                          |     0.002 |
|     inst                           |     0.002 |
|       BSCANID.u_xsdbm_id           |     0.002 |
|   pattern                          |     0.115 |
|     syncgen                        |     0.115 |
|       pckgen                       |     0.114 |
|   rgb2dvi                          |     0.219 |
|     ClockGenInternal.ClockGenX     |     0.086 |
|     ClockSerializer                |     0.033 |
|     DataEncoders[0].DataSerializer |     0.034 |
|     DataEncoders[1].DataSerializer |     0.034 |
|     DataEncoders[2].DataSerializer |     0.034 |
|   u_ila_0                          |     0.003 |
|     inst                           |     0.003 |
|       ila_core_inst                |     0.003 |
+------------------------------------+-----------+


