ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_TIM_PWM_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_TIM_PWM_MspInit:
  28              	.LVL0:
  29              	.LFB127:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 2


  30:Core/Src/tim.c **** TIM_HandleTypeDef htim16;
  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  50:Core/Src/tim.c ****   htim1.Init.Period = 1023;
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  54:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_ASSYMETRIC_PWM1;
  66:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  67:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  68:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  69:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
  70:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  71:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  73:Core/Src/tim.c ****   {
  74:Core/Src/tim.c ****     Error_Handler();
  75:Core/Src/tim.c ****   }
  76:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****     Error_Handler();
  81:Core/Src/tim.c ****   }
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 3


  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  93:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****     Error_Handler();
  96:Core/Src/tim.c ****   }
  97:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  98:Core/Src/tim.c **** 
  99:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 100:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c **** }
 103:Core/Src/tim.c **** /* TIM2 init function */
 104:Core/Src/tim.c **** void MX_TIM2_Init(void)
 105:Core/Src/tim.c **** {
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 112:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 117:Core/Src/tim.c ****   htim2.Instance = TIM2;
 118:Core/Src/tim.c ****   htim2.Init.Prescaler = 7;
 119:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 120:Core/Src/tim.c ****   htim2.Init.Period = 999;
 121:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 122:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 123:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 124:Core/Src/tim.c ****   {
 125:Core/Src/tim.c ****     Error_Handler();
 126:Core/Src/tim.c ****   }
 127:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 128:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 129:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 130:Core/Src/tim.c ****   {
 131:Core/Src/tim.c ****     Error_Handler();
 132:Core/Src/tim.c ****   }
 133:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 134:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 135:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 136:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 137:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 138:Core/Src/tim.c ****   {
 139:Core/Src/tim.c ****     Error_Handler();
 140:Core/Src/tim.c ****   }
 141:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 142:Core/Src/tim.c **** 
 143:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 4


 144:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c **** }
 147:Core/Src/tim.c **** /* TIM3 init function */
 148:Core/Src/tim.c **** void MX_TIM3_Init(void)
 149:Core/Src/tim.c **** {
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 154:Core/Src/tim.c **** 
 155:Core/Src/tim.c ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 156:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 157:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 158:Core/Src/tim.c **** 
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 162:Core/Src/tim.c ****   htim3.Instance = TIM3;
 163:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 164:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 165:Core/Src/tim.c ****   htim3.Init.Period = 1023;
 166:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 167:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 168:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 169:Core/Src/tim.c ****   {
 170:Core/Src/tim.c ****     Error_Handler();
 171:Core/Src/tim.c ****   }
 172:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 173:Core/Src/tim.c ****   {
 174:Core/Src/tim.c ****     Error_Handler();
 175:Core/Src/tim.c ****   }
 176:Core/Src/tim.c ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 177:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 178:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 179:Core/Src/tim.c ****   {
 180:Core/Src/tim.c ****     Error_Handler();
 181:Core/Src/tim.c ****   }
 182:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 183:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 184:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 185:Core/Src/tim.c ****   {
 186:Core/Src/tim.c ****     Error_Handler();
 187:Core/Src/tim.c ****   }
 188:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 189:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 190:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 191:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 192:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 193:Core/Src/tim.c ****   {
 194:Core/Src/tim.c ****     Error_Handler();
 195:Core/Src/tim.c ****   }
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 199:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 200:Core/Src/tim.c **** 
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 5


 201:Core/Src/tim.c **** }
 202:Core/Src/tim.c **** /* TIM16 init function */
 203:Core/Src/tim.c **** void MX_TIM16_Init(void)
 204:Core/Src/tim.c **** {
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_Init 0 */
 207:Core/Src/tim.c **** 
 208:Core/Src/tim.c ****   /* USER CODE END TIM16_Init 0 */
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 211:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_Init 1 */
 214:Core/Src/tim.c **** 
 215:Core/Src/tim.c ****   /* USER CODE END TIM16_Init 1 */
 216:Core/Src/tim.c ****   htim16.Instance = TIM16;
 217:Core/Src/tim.c ****   htim16.Init.Prescaler = 0;
 218:Core/Src/tim.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 219:Core/Src/tim.c ****   htim16.Init.Period = 1023;
 220:Core/Src/tim.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 221:Core/Src/tim.c ****   htim16.Init.RepetitionCounter = 0;
 222:Core/Src/tim.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 223:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 224:Core/Src/tim.c ****   {
 225:Core/Src/tim.c ****     Error_Handler();
 226:Core/Src/tim.c ****   }
 227:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 228:Core/Src/tim.c ****   {
 229:Core/Src/tim.c ****     Error_Handler();
 230:Core/Src/tim.c ****   }
 231:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 232:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 233:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 234:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 235:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 236:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 237:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 238:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 239:Core/Src/tim.c ****   {
 240:Core/Src/tim.c ****     Error_Handler();
 241:Core/Src/tim.c ****   }
 242:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 243:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 244:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 245:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 246:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 247:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 248:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 249:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 250:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 251:Core/Src/tim.c ****   {
 252:Core/Src/tim.c ****     Error_Handler();
 253:Core/Src/tim.c ****   }
 254:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_Init 2 */
 255:Core/Src/tim.c **** 
 256:Core/Src/tim.c ****   /* USER CODE END TIM16_Init 2 */
 257:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim16);
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 6


 258:Core/Src/tim.c **** 
 259:Core/Src/tim.c **** }
 260:Core/Src/tim.c **** 
 261:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 262:Core/Src/tim.c **** {
  30              		.loc 1 262 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 262 1 is_stmt 0 view .LVU1
  35 0000 00B5     		push	{lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 4
  38              		.cfi_offset 14, -4
  39 0002 83B0     		sub	sp, sp, #12
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 16
 263:Core/Src/tim.c **** 
 264:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
  42              		.loc 1 264 3 is_stmt 1 view .LVU2
  43              		.loc 1 264 19 is_stmt 0 view .LVU3
  44 0004 0368     		ldr	r3, [r0]
  45              		.loc 1 264 5 view .LVU4
  46 0006 144A     		ldr	r2, .L7
  47 0008 9342     		cmp	r3, r2
  48 000a 05D0     		beq	.L5
 265:Core/Src/tim.c ****   {
 266:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 267:Core/Src/tim.c **** 
 268:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 269:Core/Src/tim.c ****     /* TIM1 clock enable */
 270:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 271:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 272:Core/Src/tim.c **** 
 273:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 274:Core/Src/tim.c ****   }
 275:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM2)
  49              		.loc 1 275 8 is_stmt 1 view .LVU5
  50              		.loc 1 275 10 is_stmt 0 view .LVU6
  51 000c B3F1804F 		cmp	r3, #1073741824
  52 0010 0DD0     		beq	.L6
  53              	.LVL1:
  54              	.L1:
 276:Core/Src/tim.c ****   {
 277:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 280:Core/Src/tim.c ****     /* TIM2 clock enable */
 281:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 282:Core/Src/tim.c **** 
 283:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 284:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 285:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 286:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 287:Core/Src/tim.c **** 
 288:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 289:Core/Src/tim.c ****   }
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 7


 290:Core/Src/tim.c **** }
  55              		.loc 1 290 1 view .LVU7
  56 0012 03B0     		add	sp, sp, #12
  57              	.LCFI2:
  58              		.cfi_remember_state
  59              		.cfi_def_cfa_offset 4
  60              		@ sp needed
  61 0014 5DF804FB 		ldr	pc, [sp], #4
  62              	.LVL2:
  63              	.L5:
  64              	.LCFI3:
  65              		.cfi_restore_state
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  66              		.loc 1 270 5 is_stmt 1 view .LVU8
  67              	.LBB2:
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  68              		.loc 1 270 5 view .LVU9
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  69              		.loc 1 270 5 view .LVU10
  70 0018 104B     		ldr	r3, .L7+4
  71 001a 9A69     		ldr	r2, [r3, #24]
  72 001c 42F40062 		orr	r2, r2, #2048
  73 0020 9A61     		str	r2, [r3, #24]
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  74              		.loc 1 270 5 view .LVU11
  75 0022 9B69     		ldr	r3, [r3, #24]
  76 0024 03F40063 		and	r3, r3, #2048
  77 0028 0093     		str	r3, [sp]
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  78              		.loc 1 270 5 view .LVU12
  79 002a 009B     		ldr	r3, [sp]
  80              	.LBE2:
 270:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
  81              		.loc 1 270 5 view .LVU13
  82 002c F1E7     		b	.L1
  83              	.L6:
 281:Core/Src/tim.c **** 
  84              		.loc 1 281 5 view .LVU14
  85              	.LBB3:
 281:Core/Src/tim.c **** 
  86              		.loc 1 281 5 view .LVU15
 281:Core/Src/tim.c **** 
  87              		.loc 1 281 5 view .LVU16
  88 002e 03F50433 		add	r3, r3, #135168
  89 0032 DA69     		ldr	r2, [r3, #28]
  90 0034 42F00102 		orr	r2, r2, #1
  91 0038 DA61     		str	r2, [r3, #28]
 281:Core/Src/tim.c **** 
  92              		.loc 1 281 5 view .LVU17
  93 003a DB69     		ldr	r3, [r3, #28]
  94 003c 03F00103 		and	r3, r3, #1
  95 0040 0193     		str	r3, [sp, #4]
 281:Core/Src/tim.c **** 
  96              		.loc 1 281 5 view .LVU18
  97 0042 019B     		ldr	r3, [sp, #4]
  98              	.LBE3:
 281:Core/Src/tim.c **** 
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 8


  99              		.loc 1 281 5 view .LVU19
 284:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 100              		.loc 1 284 5 view .LVU20
 101 0044 0022     		movs	r2, #0
 102 0046 1146     		mov	r1, r2
 103 0048 1C20     		movs	r0, #28
 104              	.LVL3:
 284:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 105              		.loc 1 284 5 is_stmt 0 view .LVU21
 106 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 107              	.LVL4:
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 108              		.loc 1 285 5 is_stmt 1 view .LVU22
 109 004e 1C20     		movs	r0, #28
 110 0050 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 111              	.LVL5:
 112              		.loc 1 290 1 is_stmt 0 view .LVU23
 113 0054 DDE7     		b	.L1
 114              	.L8:
 115 0056 00BF     		.align	2
 116              	.L7:
 117 0058 002C0140 		.word	1073818624
 118 005c 00100240 		.word	1073876992
 119              		.cfi_endproc
 120              	.LFE127:
 122              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 123              		.align	1
 124              		.global	HAL_TIM_Base_MspInit
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 129              	HAL_TIM_Base_MspInit:
 130              	.LVL6:
 131              	.LFB128:
 291:Core/Src/tim.c **** 
 292:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 293:Core/Src/tim.c **** {
 132              		.loc 1 293 1 is_stmt 1 view -0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 8
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
 137              		.loc 1 293 1 is_stmt 0 view .LVU25
 138 0000 82B0     		sub	sp, sp, #8
 139              	.LCFI4:
 140              		.cfi_def_cfa_offset 8
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 141              		.loc 1 295 3 is_stmt 1 view .LVU26
 142              		.loc 1 295 20 is_stmt 0 view .LVU27
 143 0002 0368     		ldr	r3, [r0]
 144              		.loc 1 295 5 view .LVU28
 145 0004 0E4A     		ldr	r2, .L15
 146 0006 9342     		cmp	r3, r2
 147 0008 04D0     		beq	.L13
 296:Core/Src/tim.c ****   {
 297:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 9


 298:Core/Src/tim.c **** 
 299:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 300:Core/Src/tim.c ****     /* TIM3 clock enable */
 301:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 302:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 303:Core/Src/tim.c **** 
 304:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 305:Core/Src/tim.c ****   }
 306:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM16)
 148              		.loc 1 306 8 is_stmt 1 view .LVU29
 149              		.loc 1 306 10 is_stmt 0 view .LVU30
 150 000a 0E4A     		ldr	r2, .L15+4
 151 000c 9342     		cmp	r3, r2
 152 000e 0CD0     		beq	.L14
 153              	.L9:
 307:Core/Src/tim.c ****   {
 308:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 309:Core/Src/tim.c **** 
 310:Core/Src/tim.c ****   /* USER CODE END TIM16_MspInit 0 */
 311:Core/Src/tim.c ****     /* TIM16 clock enable */
 312:Core/Src/tim.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****   /* USER CODE END TIM16_MspInit 1 */
 316:Core/Src/tim.c ****   }
 317:Core/Src/tim.c **** }
 154              		.loc 1 317 1 view .LVU31
 155 0010 02B0     		add	sp, sp, #8
 156              	.LCFI5:
 157              		.cfi_remember_state
 158              		.cfi_def_cfa_offset 0
 159              		@ sp needed
 160 0012 7047     		bx	lr
 161              	.L13:
 162              	.LCFI6:
 163              		.cfi_restore_state
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 164              		.loc 1 301 5 is_stmt 1 view .LVU32
 165              	.LBB4:
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 166              		.loc 1 301 5 view .LVU33
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 167              		.loc 1 301 5 view .LVU34
 168 0014 0C4B     		ldr	r3, .L15+8
 169 0016 DA69     		ldr	r2, [r3, #28]
 170 0018 42F00202 		orr	r2, r2, #2
 171 001c DA61     		str	r2, [r3, #28]
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 172              		.loc 1 301 5 view .LVU35
 173 001e DB69     		ldr	r3, [r3, #28]
 174 0020 03F00203 		and	r3, r3, #2
 175 0024 0093     		str	r3, [sp]
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 176              		.loc 1 301 5 view .LVU36
 177 0026 009B     		ldr	r3, [sp]
 178              	.LBE4:
 301:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 10


 179              		.loc 1 301 5 view .LVU37
 180 0028 F2E7     		b	.L9
 181              	.L14:
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 182              		.loc 1 312 5 view .LVU38
 183              	.LBB5:
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 184              		.loc 1 312 5 view .LVU39
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 185              		.loc 1 312 5 view .LVU40
 186 002a 074B     		ldr	r3, .L15+8
 187 002c 9A69     		ldr	r2, [r3, #24]
 188 002e 42F40032 		orr	r2, r2, #131072
 189 0032 9A61     		str	r2, [r3, #24]
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 190              		.loc 1 312 5 view .LVU41
 191 0034 9B69     		ldr	r3, [r3, #24]
 192 0036 03F40033 		and	r3, r3, #131072
 193 003a 0193     		str	r3, [sp, #4]
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 194              		.loc 1 312 5 view .LVU42
 195 003c 019B     		ldr	r3, [sp, #4]
 196              	.LBE5:
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 197              		.loc 1 312 5 view .LVU43
 198              		.loc 1 317 1 is_stmt 0 view .LVU44
 199 003e E7E7     		b	.L9
 200              	.L16:
 201              		.align	2
 202              	.L15:
 203 0040 00040040 		.word	1073742848
 204 0044 00440140 		.word	1073824768
 205 0048 00100240 		.word	1073876992
 206              		.cfi_endproc
 207              	.LFE128:
 209              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_TIM_MspPostInit
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	HAL_TIM_MspPostInit:
 217              	.LVL7:
 218              	.LFB129:
 318:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 319:Core/Src/tim.c **** {
 219              		.loc 1 319 1 is_stmt 1 view -0
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 48
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		.loc 1 319 1 is_stmt 0 view .LVU46
 224 0000 70B5     		push	{r4, r5, r6, lr}
 225              	.LCFI7:
 226              		.cfi_def_cfa_offset 16
 227              		.cfi_offset 4, -16
 228              		.cfi_offset 5, -12
 229              		.cfi_offset 6, -8
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 11


 230              		.cfi_offset 14, -4
 231 0002 8CB0     		sub	sp, sp, #48
 232              	.LCFI8:
 233              		.cfi_def_cfa_offset 64
 320:Core/Src/tim.c **** 
 321:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 234              		.loc 1 321 3 is_stmt 1 view .LVU47
 235              		.loc 1 321 20 is_stmt 0 view .LVU48
 236 0004 0023     		movs	r3, #0
 237 0006 0793     		str	r3, [sp, #28]
 238 0008 0893     		str	r3, [sp, #32]
 239 000a 0993     		str	r3, [sp, #36]
 240 000c 0A93     		str	r3, [sp, #40]
 241 000e 0B93     		str	r3, [sp, #44]
 322:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 242              		.loc 1 322 3 is_stmt 1 view .LVU49
 243              		.loc 1 322 15 is_stmt 0 view .LVU50
 244 0010 0368     		ldr	r3, [r0]
 245              		.loc 1 322 5 view .LVU51
 246 0012 4C4A     		ldr	r2, .L27
 247 0014 9342     		cmp	r3, r2
 248 0016 0AD0     		beq	.L23
 323:Core/Src/tim.c ****   {
 324:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 325:Core/Src/tim.c **** 
 326:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 327:Core/Src/tim.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 328:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 329:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 330:Core/Src/tim.c ****     PF0 / OSC_IN     ------> TIM1_CH3N
 331:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 332:Core/Src/tim.c ****     PA11     ------> TIM1_CH1N
 333:Core/Src/tim.c ****     */
 334:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_C_L_Pin;
 335:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 336:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 337:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 338:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 339:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_C_L_GPIO_Port, &GPIO_InitStruct);
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_A_H_Pin|PWM_A_L_Pin;
 342:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 343:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 344:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 345:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 346:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 347:Core/Src/tim.c **** 
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 349:Core/Src/tim.c **** 
 350:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 351:Core/Src/tim.c ****   }
 352:Core/Src/tim.c ****   else if(timHandle->Instance==TIM2)
 249              		.loc 1 352 8 is_stmt 1 view .LVU52
 250              		.loc 1 352 10 is_stmt 0 view .LVU53
 251 0018 B3F1804F 		cmp	r3, #1073741824
 252 001c 34D0     		beq	.L24
 353:Core/Src/tim.c ****   {
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 12


 354:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 355:Core/Src/tim.c **** 
 356:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 359:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 360:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 361:Core/Src/tim.c ****     */
 362:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 363:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 364:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 365:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 366:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 367:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 368:Core/Src/tim.c **** 
 369:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 370:Core/Src/tim.c **** 
 371:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 372:Core/Src/tim.c ****   }
 373:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 253              		.loc 1 373 8 is_stmt 1 view .LVU54
 254              		.loc 1 373 10 is_stmt 0 view .LVU55
 255 001e 4A4A     		ldr	r2, .L27+4
 256 0020 9342     		cmp	r3, r2
 257 0022 49D0     		beq	.L25
 374:Core/Src/tim.c ****   {
 375:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 376:Core/Src/tim.c **** 
 377:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 378:Core/Src/tim.c **** 
 379:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 380:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 381:Core/Src/tim.c ****     PB7     ------> TIM3_CH4
 382:Core/Src/tim.c ****     */
 383:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_C_H_Pin;
 384:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 385:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 386:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 387:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM3;
 388:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_C_H_GPIO_Port, &GPIO_InitStruct);
 389:Core/Src/tim.c **** 
 390:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 391:Core/Src/tim.c **** 
 392:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 393:Core/Src/tim.c ****   }
 394:Core/Src/tim.c ****   else if(timHandle->Instance==TIM16)
 258              		.loc 1 394 8 is_stmt 1 view .LVU56
 259              		.loc 1 394 10 is_stmt 0 view .LVU57
 260 0024 494A     		ldr	r2, .L27+8
 261 0026 9342     		cmp	r3, r2
 262 0028 5BD0     		beq	.L26
 263              	.LVL8:
 264              	.L17:
 395:Core/Src/tim.c ****   {
 396:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspPostInit 0 */
 397:Core/Src/tim.c **** 
 398:Core/Src/tim.c ****   /* USER CODE END TIM16_MspPostInit 0 */
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 13


 399:Core/Src/tim.c **** 
 400:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 401:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 402:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 403:Core/Src/tim.c ****     PA12     ------> TIM16_CH1
 404:Core/Src/tim.c ****     PB6     ------> TIM16_CH1N
 405:Core/Src/tim.c ****     */
 406:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_B_H_Pin;
 407:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 408:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 409:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 410:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 411:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_B_H_GPIO_Port, &GPIO_InitStruct);
 412:Core/Src/tim.c **** 
 413:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM_B_L_Pin;
 414:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 415:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 416:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 417:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 418:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_B_L_GPIO_Port, &GPIO_InitStruct);
 419:Core/Src/tim.c **** 
 420:Core/Src/tim.c ****     HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB6_FMP);
 421:Core/Src/tim.c **** 
 422:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspPostInit 1 */
 423:Core/Src/tim.c **** 
 424:Core/Src/tim.c ****   /* USER CODE END TIM16_MspPostInit 1 */
 425:Core/Src/tim.c ****   }
 426:Core/Src/tim.c **** 
 427:Core/Src/tim.c **** }
 265              		.loc 1 427 1 view .LVU58
 266 002a 0CB0     		add	sp, sp, #48
 267              	.LCFI9:
 268              		.cfi_remember_state
 269              		.cfi_def_cfa_offset 16
 270              		@ sp needed
 271 002c 70BD     		pop	{r4, r5, r6, pc}
 272              	.LVL9:
 273              	.L23:
 274              	.LCFI10:
 275              		.cfi_restore_state
 327:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 276              		.loc 1 327 5 is_stmt 1 view .LVU59
 277              	.LBB6:
 327:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 278              		.loc 1 327 5 view .LVU60
 327:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 279              		.loc 1 327 5 view .LVU61
 280 002e 484B     		ldr	r3, .L27+12
 281 0030 5A69     		ldr	r2, [r3, #20]
 282 0032 42F48002 		orr	r2, r2, #4194304
 283 0036 5A61     		str	r2, [r3, #20]
 327:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 284              		.loc 1 327 5 view .LVU62
 285 0038 5A69     		ldr	r2, [r3, #20]
 286 003a 02F48002 		and	r2, r2, #4194304
 287 003e 0192     		str	r2, [sp, #4]
 327:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 14


 288              		.loc 1 327 5 view .LVU63
 289 0040 019A     		ldr	r2, [sp, #4]
 290              	.LBE6:
 327:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 291              		.loc 1 327 5 view .LVU64
 328:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 292              		.loc 1 328 5 view .LVU65
 293              	.LBB7:
 328:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 294              		.loc 1 328 5 view .LVU66
 328:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 295              		.loc 1 328 5 view .LVU67
 296 0042 5A69     		ldr	r2, [r3, #20]
 297 0044 42F40032 		orr	r2, r2, #131072
 298 0048 5A61     		str	r2, [r3, #20]
 328:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 299              		.loc 1 328 5 view .LVU68
 300 004a 5B69     		ldr	r3, [r3, #20]
 301 004c 03F40033 		and	r3, r3, #131072
 302 0050 0293     		str	r3, [sp, #8]
 328:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 303              		.loc 1 328 5 view .LVU69
 304 0052 029B     		ldr	r3, [sp, #8]
 305              	.LBE7:
 328:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 306              		.loc 1 328 5 view .LVU70
 334:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 307              		.loc 1 334 5 view .LVU71
 334:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 308              		.loc 1 334 25 is_stmt 0 view .LVU72
 309 0054 0123     		movs	r3, #1
 310 0056 0793     		str	r3, [sp, #28]
 335:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 311              		.loc 1 335 5 is_stmt 1 view .LVU73
 335:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 335 26 is_stmt 0 view .LVU74
 313 0058 0226     		movs	r6, #2
 314 005a 0896     		str	r6, [sp, #32]
 336:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 315              		.loc 1 336 5 is_stmt 1 view .LVU75
 337:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 316              		.loc 1 337 5 view .LVU76
 337:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 317              		.loc 1 337 27 is_stmt 0 view .LVU77
 318 005c 0325     		movs	r5, #3
 319 005e 0A95     		str	r5, [sp, #40]
 338:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_C_L_GPIO_Port, &GPIO_InitStruct);
 320              		.loc 1 338 5 is_stmt 1 view .LVU78
 338:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_C_L_GPIO_Port, &GPIO_InitStruct);
 321              		.loc 1 338 31 is_stmt 0 view .LVU79
 322 0060 0624     		movs	r4, #6
 323 0062 0B94     		str	r4, [sp, #44]
 339:Core/Src/tim.c **** 
 324              		.loc 1 339 5 is_stmt 1 view .LVU80
 325 0064 07A9     		add	r1, sp, #28
 326 0066 3B48     		ldr	r0, .L27+16
 327              	.LVL10:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 15


 339:Core/Src/tim.c **** 
 328              		.loc 1 339 5 is_stmt 0 view .LVU81
 329 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 330              	.LVL11:
 341:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331              		.loc 1 341 5 is_stmt 1 view .LVU82
 341:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 332              		.loc 1 341 25 is_stmt 0 view .LVU83
 333 006c 4FF41063 		mov	r3, #2304
 334 0070 0793     		str	r3, [sp, #28]
 342:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 335              		.loc 1 342 5 is_stmt 1 view .LVU84
 342:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 336              		.loc 1 342 26 is_stmt 0 view .LVU85
 337 0072 0896     		str	r6, [sp, #32]
 343:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 338              		.loc 1 343 5 is_stmt 1 view .LVU86
 343:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 339              		.loc 1 343 26 is_stmt 0 view .LVU87
 340 0074 0023     		movs	r3, #0
 341 0076 0993     		str	r3, [sp, #36]
 344:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 342              		.loc 1 344 5 is_stmt 1 view .LVU88
 344:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 343              		.loc 1 344 27 is_stmt 0 view .LVU89
 344 0078 0A95     		str	r5, [sp, #40]
 345:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 345              		.loc 1 345 5 is_stmt 1 view .LVU90
 345:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 346              		.loc 1 345 31 is_stmt 0 view .LVU91
 347 007a 0B94     		str	r4, [sp, #44]
 346:Core/Src/tim.c **** 
 348              		.loc 1 346 5 is_stmt 1 view .LVU92
 349 007c 07A9     		add	r1, sp, #28
 350 007e 4FF09040 		mov	r0, #1207959552
 351 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 352              	.LVL12:
 353 0086 D0E7     		b	.L17
 354              	.LVL13:
 355              	.L24:
 358:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 356              		.loc 1 358 5 view .LVU93
 357              	.LBB8:
 358:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 358              		.loc 1 358 5 view .LVU94
 358:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 359              		.loc 1 358 5 view .LVU95
 360 0088 03F50433 		add	r3, r3, #135168
 361 008c 5A69     		ldr	r2, [r3, #20]
 362 008e 42F40032 		orr	r2, r2, #131072
 363 0092 5A61     		str	r2, [r3, #20]
 358:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 364              		.loc 1 358 5 view .LVU96
 365 0094 5B69     		ldr	r3, [r3, #20]
 366 0096 03F40033 		and	r3, r3, #131072
 367 009a 0393     		str	r3, [sp, #12]
 358:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 16


 368              		.loc 1 358 5 view .LVU97
 369 009c 039B     		ldr	r3, [sp, #12]
 370              	.LBE8:
 358:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 371              		.loc 1 358 5 view .LVU98
 362:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 372              		.loc 1 362 5 view .LVU99
 362:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 373              		.loc 1 362 25 is_stmt 0 view .LVU100
 374 009e 4FF40043 		mov	r3, #32768
 375 00a2 0793     		str	r3, [sp, #28]
 363:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 376              		.loc 1 363 5 is_stmt 1 view .LVU101
 363:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 377              		.loc 1 363 26 is_stmt 0 view .LVU102
 378 00a4 0223     		movs	r3, #2
 379 00a6 0893     		str	r3, [sp, #32]
 364:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 380              		.loc 1 364 5 is_stmt 1 view .LVU103
 365:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 381              		.loc 1 365 5 view .LVU104
 366:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 382              		.loc 1 366 5 view .LVU105
 366:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 383              		.loc 1 366 31 is_stmt 0 view .LVU106
 384 00a8 0123     		movs	r3, #1
 385 00aa 0B93     		str	r3, [sp, #44]
 367:Core/Src/tim.c **** 
 386              		.loc 1 367 5 is_stmt 1 view .LVU107
 387 00ac 07A9     		add	r1, sp, #28
 388 00ae 4FF09040 		mov	r0, #1207959552
 389              	.LVL14:
 367:Core/Src/tim.c **** 
 390              		.loc 1 367 5 is_stmt 0 view .LVU108
 391 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 392              	.LVL15:
 393 00b6 B8E7     		b	.L17
 394              	.LVL16:
 395              	.L25:
 379:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 396              		.loc 1 379 5 is_stmt 1 view .LVU109
 397              	.LBB9:
 379:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 398              		.loc 1 379 5 view .LVU110
 379:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 399              		.loc 1 379 5 view .LVU111
 400 00b8 254B     		ldr	r3, .L27+12
 401 00ba 5A69     		ldr	r2, [r3, #20]
 402 00bc 42F48022 		orr	r2, r2, #262144
 403 00c0 5A61     		str	r2, [r3, #20]
 379:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 404              		.loc 1 379 5 view .LVU112
 405 00c2 5B69     		ldr	r3, [r3, #20]
 406 00c4 03F48023 		and	r3, r3, #262144
 407 00c8 0493     		str	r3, [sp, #16]
 379:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 408              		.loc 1 379 5 view .LVU113
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 17


 409 00ca 049B     		ldr	r3, [sp, #16]
 410              	.LBE9:
 379:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 411              		.loc 1 379 5 view .LVU114
 383:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 412              		.loc 1 383 5 view .LVU115
 383:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 413              		.loc 1 383 25 is_stmt 0 view .LVU116
 414 00cc 8023     		movs	r3, #128
 415 00ce 0793     		str	r3, [sp, #28]
 384:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 416              		.loc 1 384 5 is_stmt 1 view .LVU117
 384:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 417              		.loc 1 384 26 is_stmt 0 view .LVU118
 418 00d0 0223     		movs	r3, #2
 419 00d2 0893     		str	r3, [sp, #32]
 385:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 420              		.loc 1 385 5 is_stmt 1 view .LVU119
 386:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_TIM3;
 421              		.loc 1 386 5 view .LVU120
 387:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_C_H_GPIO_Port, &GPIO_InitStruct);
 422              		.loc 1 387 5 view .LVU121
 387:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_C_H_GPIO_Port, &GPIO_InitStruct);
 423              		.loc 1 387 31 is_stmt 0 view .LVU122
 424 00d4 0A23     		movs	r3, #10
 425 00d6 0B93     		str	r3, [sp, #44]
 388:Core/Src/tim.c **** 
 426              		.loc 1 388 5 is_stmt 1 view .LVU123
 427 00d8 07A9     		add	r1, sp, #28
 428 00da 1F48     		ldr	r0, .L27+20
 429              	.LVL17:
 388:Core/Src/tim.c **** 
 430              		.loc 1 388 5 is_stmt 0 view .LVU124
 431 00dc FFF7FEFF 		bl	HAL_GPIO_Init
 432              	.LVL18:
 433 00e0 A3E7     		b	.L17
 434              	.LVL19:
 435              	.L26:
 400:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 436              		.loc 1 400 5 is_stmt 1 view .LVU125
 437              	.LBB10:
 400:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 438              		.loc 1 400 5 view .LVU126
 400:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 439              		.loc 1 400 5 view .LVU127
 440 00e2 1B4B     		ldr	r3, .L27+12
 441 00e4 5A69     		ldr	r2, [r3, #20]
 442 00e6 42F40032 		orr	r2, r2, #131072
 443 00ea 5A61     		str	r2, [r3, #20]
 400:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 444              		.loc 1 400 5 view .LVU128
 445 00ec 5A69     		ldr	r2, [r3, #20]
 446 00ee 02F40032 		and	r2, r2, #131072
 447 00f2 0592     		str	r2, [sp, #20]
 400:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 448              		.loc 1 400 5 view .LVU129
 449 00f4 059A     		ldr	r2, [sp, #20]
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 18


 450              	.LBE10:
 400:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 451              		.loc 1 400 5 view .LVU130
 401:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 452              		.loc 1 401 5 view .LVU131
 453              	.LBB11:
 401:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 454              		.loc 1 401 5 view .LVU132
 401:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 455              		.loc 1 401 5 view .LVU133
 456 00f6 5A69     		ldr	r2, [r3, #20]
 457 00f8 42F48022 		orr	r2, r2, #262144
 458 00fc 5A61     		str	r2, [r3, #20]
 401:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 459              		.loc 1 401 5 view .LVU134
 460 00fe 5B69     		ldr	r3, [r3, #20]
 461 0100 03F48023 		and	r3, r3, #262144
 462 0104 0693     		str	r3, [sp, #24]
 401:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 463              		.loc 1 401 5 view .LVU135
 464 0106 069B     		ldr	r3, [sp, #24]
 465              	.LBE11:
 401:Core/Src/tim.c ****     /**TIM16 GPIO Configuration
 466              		.loc 1 401 5 view .LVU136
 406:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 467              		.loc 1 406 5 view .LVU137
 406:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 468              		.loc 1 406 25 is_stmt 0 view .LVU138
 469 0108 4FF48053 		mov	r3, #4096
 470 010c 0793     		str	r3, [sp, #28]
 407:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 471              		.loc 1 407 5 is_stmt 1 view .LVU139
 407:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 472              		.loc 1 407 26 is_stmt 0 view .LVU140
 473 010e 0226     		movs	r6, #2
 474 0110 0896     		str	r6, [sp, #32]
 408:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 475              		.loc 1 408 5 is_stmt 1 view .LVU141
 409:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 476              		.loc 1 409 5 view .LVU142
 409:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 477              		.loc 1 409 27 is_stmt 0 view .LVU143
 478 0112 0325     		movs	r5, #3
 479 0114 0A95     		str	r5, [sp, #40]
 410:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_B_H_GPIO_Port, &GPIO_InitStruct);
 480              		.loc 1 410 5 is_stmt 1 view .LVU144
 410:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_B_H_GPIO_Port, &GPIO_InitStruct);
 481              		.loc 1 410 31 is_stmt 0 view .LVU145
 482 0116 0124     		movs	r4, #1
 483 0118 0B94     		str	r4, [sp, #44]
 411:Core/Src/tim.c **** 
 484              		.loc 1 411 5 is_stmt 1 view .LVU146
 485 011a 07A9     		add	r1, sp, #28
 486 011c 4FF09040 		mov	r0, #1207959552
 487              	.LVL20:
 411:Core/Src/tim.c **** 
 488              		.loc 1 411 5 is_stmt 0 view .LVU147
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 19


 489 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 490              	.LVL21:
 413:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 491              		.loc 1 413 5 is_stmt 1 view .LVU148
 413:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 492              		.loc 1 413 25 is_stmt 0 view .LVU149
 493 0124 4023     		movs	r3, #64
 494 0126 0793     		str	r3, [sp, #28]
 414:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 495              		.loc 1 414 5 is_stmt 1 view .LVU150
 414:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 496              		.loc 1 414 26 is_stmt 0 view .LVU151
 497 0128 0896     		str	r6, [sp, #32]
 415:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 498              		.loc 1 415 5 is_stmt 1 view .LVU152
 415:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 499              		.loc 1 415 26 is_stmt 0 view .LVU153
 500 012a 0023     		movs	r3, #0
 501 012c 0993     		str	r3, [sp, #36]
 416:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 502              		.loc 1 416 5 is_stmt 1 view .LVU154
 416:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 503              		.loc 1 416 27 is_stmt 0 view .LVU155
 504 012e 0A95     		str	r5, [sp, #40]
 417:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_B_L_GPIO_Port, &GPIO_InitStruct);
 505              		.loc 1 417 5 is_stmt 1 view .LVU156
 417:Core/Src/tim.c ****     HAL_GPIO_Init(PWM_B_L_GPIO_Port, &GPIO_InitStruct);
 506              		.loc 1 417 31 is_stmt 0 view .LVU157
 507 0130 0B94     		str	r4, [sp, #44]
 418:Core/Src/tim.c **** 
 508              		.loc 1 418 5 is_stmt 1 view .LVU158
 509 0132 07A9     		add	r1, sp, #28
 510 0134 0848     		ldr	r0, .L27+20
 511 0136 FFF7FEFF 		bl	HAL_GPIO_Init
 512              	.LVL22:
 420:Core/Src/tim.c **** 
 513              		.loc 1 420 5 view .LVU159
 514 013a 4FF48030 		mov	r0, #65536
 515 013e FFF7FEFF 		bl	HAL_I2CEx_EnableFastModePlus
 516              	.LVL23:
 517              		.loc 1 427 1 is_stmt 0 view .LVU160
 518 0142 72E7     		b	.L17
 519              	.L28:
 520              		.align	2
 521              	.L27:
 522 0144 002C0140 		.word	1073818624
 523 0148 00040040 		.word	1073742848
 524 014c 00440140 		.word	1073824768
 525 0150 00100240 		.word	1073876992
 526 0154 00140048 		.word	1207964672
 527 0158 00040048 		.word	1207960576
 528              		.cfi_endproc
 529              	.LFE129:
 531              		.section	.text.MX_TIM1_Init,"ax",%progbits
 532              		.align	1
 533              		.global	MX_TIM1_Init
 534              		.syntax unified
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 20


 535              		.thumb
 536              		.thumb_func
 538              	MX_TIM1_Init:
 539              	.LFB123:
  34:Core/Src/tim.c **** 
 540              		.loc 1 34 1 is_stmt 1 view -0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 88
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 544 0000 10B5     		push	{r4, lr}
 545              	.LCFI11:
 546              		.cfi_def_cfa_offset 8
 547              		.cfi_offset 4, -8
 548              		.cfi_offset 14, -4
 549 0002 96B0     		sub	sp, sp, #88
 550              	.LCFI12:
 551              		.cfi_def_cfa_offset 96
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 552              		.loc 1 40 3 view .LVU162
  40:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 553              		.loc 1 40 27 is_stmt 0 view .LVU163
 554 0004 0024     		movs	r4, #0
 555 0006 1394     		str	r4, [sp, #76]
 556 0008 1494     		str	r4, [sp, #80]
 557 000a 1594     		str	r4, [sp, #84]
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 558              		.loc 1 41 3 is_stmt 1 view .LVU164
  41:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 559              		.loc 1 41 22 is_stmt 0 view .LVU165
 560 000c 0C94     		str	r4, [sp, #48]
 561 000e 0D94     		str	r4, [sp, #52]
 562 0010 0E94     		str	r4, [sp, #56]
 563 0012 0F94     		str	r4, [sp, #60]
 564 0014 1094     		str	r4, [sp, #64]
 565 0016 1194     		str	r4, [sp, #68]
 566 0018 1294     		str	r4, [sp, #72]
  42:Core/Src/tim.c **** 
 567              		.loc 1 42 3 is_stmt 1 view .LVU166
  42:Core/Src/tim.c **** 
 568              		.loc 1 42 34 is_stmt 0 view .LVU167
 569 001a 2C22     		movs	r2, #44
 570 001c 2146     		mov	r1, r4
 571 001e 01A8     		add	r0, sp, #4
 572 0020 FFF7FEFF 		bl	memset
 573              	.LVL24:
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 574              		.loc 1 47 3 is_stmt 1 view .LVU168
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 575              		.loc 1 47 18 is_stmt 0 view .LVU169
 576 0024 2D48     		ldr	r0, .L41
 577 0026 2E4B     		ldr	r3, .L41+4
 578 0028 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 579              		.loc 1 48 3 is_stmt 1 view .LVU170
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 580              		.loc 1 48 24 is_stmt 0 view .LVU171
 581 002a 4460     		str	r4, [r0, #4]
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 21


  49:Core/Src/tim.c ****   htim1.Init.Period = 1023;
 582              		.loc 1 49 3 is_stmt 1 view .LVU172
  49:Core/Src/tim.c ****   htim1.Init.Period = 1023;
 583              		.loc 1 49 26 is_stmt 0 view .LVU173
 584 002c 8460     		str	r4, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 585              		.loc 1 50 3 is_stmt 1 view .LVU174
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 586              		.loc 1 50 21 is_stmt 0 view .LVU175
 587 002e 40F2FF33 		movw	r3, #1023
 588 0032 C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 589              		.loc 1 51 3 is_stmt 1 view .LVU176
  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 590              		.loc 1 51 28 is_stmt 0 view .LVU177
 591 0034 0461     		str	r4, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 592              		.loc 1 52 3 is_stmt 1 view .LVU178
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 593              		.loc 1 52 32 is_stmt 0 view .LVU179
 594 0036 4461     		str	r4, [r0, #20]
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 595              		.loc 1 53 3 is_stmt 1 view .LVU180
  53:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 596              		.loc 1 53 32 is_stmt 0 view .LVU181
 597 0038 8461     		str	r4, [r0, #24]
  54:Core/Src/tim.c ****   {
 598              		.loc 1 54 3 is_stmt 1 view .LVU182
  54:Core/Src/tim.c ****   {
 599              		.loc 1 54 7 is_stmt 0 view .LVU183
 600 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 601              	.LVL25:
  54:Core/Src/tim.c ****   {
 602              		.loc 1 54 6 view .LVU184
 603 003e 0028     		cmp	r0, #0
 604 0040 3DD1     		bne	.L36
 605              	.L30:
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 606              		.loc 1 58 3 is_stmt 1 view .LVU185
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 607              		.loc 1 58 37 is_stmt 0 view .LVU186
 608 0042 2023     		movs	r3, #32
 609 0044 1393     		str	r3, [sp, #76]
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 610              		.loc 1 59 3 is_stmt 1 view .LVU187
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 611              		.loc 1 59 38 is_stmt 0 view .LVU188
 612 0046 0023     		movs	r3, #0
 613 0048 1493     		str	r3, [sp, #80]
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 614              		.loc 1 60 3 is_stmt 1 view .LVU189
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 615              		.loc 1 60 33 is_stmt 0 view .LVU190
 616 004a 8023     		movs	r3, #128
 617 004c 1593     		str	r3, [sp, #84]
  61:Core/Src/tim.c ****   {
 618              		.loc 1 61 3 is_stmt 1 view .LVU191
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 22


  61:Core/Src/tim.c ****   {
 619              		.loc 1 61 7 is_stmt 0 view .LVU192
 620 004e 13A9     		add	r1, sp, #76
 621 0050 2248     		ldr	r0, .L41
 622 0052 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 623              	.LVL26:
  61:Core/Src/tim.c ****   {
 624              		.loc 1 61 6 view .LVU193
 625 0056 0028     		cmp	r0, #0
 626 0058 34D1     		bne	.L37
 627              	.L31:
  65:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 628              		.loc 1 65 3 is_stmt 1 view .LVU194
  65:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 629              		.loc 1 65 20 is_stmt 0 view .LVU195
 630 005a 224B     		ldr	r3, .L41+8
 631 005c 0C93     		str	r3, [sp, #48]
  66:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 632              		.loc 1 66 3 is_stmt 1 view .LVU196
  66:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 633              		.loc 1 66 19 is_stmt 0 view .LVU197
 634 005e 0022     		movs	r2, #0
 635 0060 0D92     		str	r2, [sp, #52]
  67:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 636              		.loc 1 67 3 is_stmt 1 view .LVU198
  67:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 637              		.loc 1 67 24 is_stmt 0 view .LVU199
 638 0062 0E92     		str	r2, [sp, #56]
  68:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 639              		.loc 1 68 3 is_stmt 1 view .LVU200
  68:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 640              		.loc 1 68 25 is_stmt 0 view .LVU201
 641 0064 0F92     		str	r2, [sp, #60]
  69:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 642              		.loc 1 69 3 is_stmt 1 view .LVU202
  69:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 643              		.loc 1 69 24 is_stmt 0 view .LVU203
 644 0066 0423     		movs	r3, #4
 645 0068 1093     		str	r3, [sp, #64]
  70:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 646              		.loc 1 70 3 is_stmt 1 view .LVU204
  70:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 647              		.loc 1 70 25 is_stmt 0 view .LVU205
 648 006a 1192     		str	r2, [sp, #68]
  71:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 649              		.loc 1 71 3 is_stmt 1 view .LVU206
  71:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 650              		.loc 1 71 26 is_stmt 0 view .LVU207
 651 006c 1292     		str	r2, [sp, #72]
  72:Core/Src/tim.c ****   {
 652              		.loc 1 72 3 is_stmt 1 view .LVU208
  72:Core/Src/tim.c ****   {
 653              		.loc 1 72 7 is_stmt 0 view .LVU209
 654 006e 0CA9     		add	r1, sp, #48
 655 0070 1A48     		ldr	r0, .L41
 656 0072 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 657              	.LVL27:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 23


  72:Core/Src/tim.c ****   {
 658              		.loc 1 72 6 view .LVU210
 659 0076 40BB     		cbnz	r0, .L38
 660              	.L32:
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 661              		.loc 1 76 3 is_stmt 1 view .LVU211
  76:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 662              		.loc 1 76 20 is_stmt 0 view .LVU212
 663 0078 6023     		movs	r3, #96
 664 007a 0C93     		str	r3, [sp, #48]
  77:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 665              		.loc 1 77 3 is_stmt 1 view .LVU213
  77:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 666              		.loc 1 77 25 is_stmt 0 view .LVU214
 667 007c 0822     		movs	r2, #8
 668 007e 0F92     		str	r2, [sp, #60]
  78:Core/Src/tim.c ****   {
 669              		.loc 1 78 3 is_stmt 1 view .LVU215
  78:Core/Src/tim.c ****   {
 670              		.loc 1 78 7 is_stmt 0 view .LVU216
 671 0080 0CA9     		add	r1, sp, #48
 672 0082 1648     		ldr	r0, .L41
 673 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 674              	.LVL28:
  78:Core/Src/tim.c ****   {
 675              		.loc 1 78 6 view .LVU217
 676 0088 10BB     		cbnz	r0, .L39
 677              	.L33:
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 678              		.loc 1 82 3 is_stmt 1 view .LVU218
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 679              		.loc 1 82 40 is_stmt 0 view .LVU219
 680 008a 0023     		movs	r3, #0
 681 008c 0193     		str	r3, [sp, #4]
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 682              		.loc 1 83 3 is_stmt 1 view .LVU220
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 683              		.loc 1 83 41 is_stmt 0 view .LVU221
 684 008e 0293     		str	r3, [sp, #8]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 685              		.loc 1 84 3 is_stmt 1 view .LVU222
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 686              		.loc 1 84 34 is_stmt 0 view .LVU223
 687 0090 0393     		str	r3, [sp, #12]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 688              		.loc 1 85 3 is_stmt 1 view .LVU224
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 689              		.loc 1 85 33 is_stmt 0 view .LVU225
 690 0092 0493     		str	r3, [sp, #16]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 691              		.loc 1 86 3 is_stmt 1 view .LVU226
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 692              		.loc 1 86 35 is_stmt 0 view .LVU227
 693 0094 0593     		str	r3, [sp, #20]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 694              		.loc 1 87 3 is_stmt 1 view .LVU228
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 24


 695              		.loc 1 87 38 is_stmt 0 view .LVU229
 696 0096 4FF40052 		mov	r2, #8192
 697 009a 0692     		str	r2, [sp, #24]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 698              		.loc 1 88 3 is_stmt 1 view .LVU230
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 699              		.loc 1 88 36 is_stmt 0 view .LVU231
 700 009c 0793     		str	r3, [sp, #28]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 701              		.loc 1 89 3 is_stmt 1 view .LVU232
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 702              		.loc 1 89 36 is_stmt 0 view .LVU233
 703 009e 0893     		str	r3, [sp, #32]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 704              		.loc 1 90 3 is_stmt 1 view .LVU234
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 705              		.loc 1 90 39 is_stmt 0 view .LVU235
 706 00a0 4FF00072 		mov	r2, #33554432
 707 00a4 0992     		str	r2, [sp, #36]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 708              		.loc 1 91 3 is_stmt 1 view .LVU236
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 709              		.loc 1 91 37 is_stmt 0 view .LVU237
 710 00a6 0A93     		str	r3, [sp, #40]
  92:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 711              		.loc 1 92 3 is_stmt 1 view .LVU238
  92:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 712              		.loc 1 92 40 is_stmt 0 view .LVU239
 713 00a8 0B93     		str	r3, [sp, #44]
  93:Core/Src/tim.c ****   {
 714              		.loc 1 93 3 is_stmt 1 view .LVU240
  93:Core/Src/tim.c ****   {
 715              		.loc 1 93 7 is_stmt 0 view .LVU241
 716 00aa 01A9     		add	r1, sp, #4
 717 00ac 0B48     		ldr	r0, .L41
 718 00ae FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 719              	.LVL29:
  93:Core/Src/tim.c ****   {
 720              		.loc 1 93 6 view .LVU242
 721 00b2 80B9     		cbnz	r0, .L40
 722              	.L34:
 100:Core/Src/tim.c **** 
 723              		.loc 1 100 3 is_stmt 1 view .LVU243
 724 00b4 0948     		ldr	r0, .L41
 725 00b6 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 726              	.LVL30:
 102:Core/Src/tim.c **** /* TIM2 init function */
 727              		.loc 1 102 1 is_stmt 0 view .LVU244
 728 00ba 16B0     		add	sp, sp, #88
 729              	.LCFI13:
 730              		.cfi_remember_state
 731              		.cfi_def_cfa_offset 8
 732              		@ sp needed
 733 00bc 10BD     		pop	{r4, pc}
 734              	.L36:
 735              	.LCFI14:
 736              		.cfi_restore_state
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 25


  56:Core/Src/tim.c ****   }
 737              		.loc 1 56 5 is_stmt 1 view .LVU245
 738 00be FFF7FEFF 		bl	Error_Handler
 739              	.LVL31:
 740 00c2 BEE7     		b	.L30
 741              	.L37:
  63:Core/Src/tim.c ****   }
 742              		.loc 1 63 5 view .LVU246
 743 00c4 FFF7FEFF 		bl	Error_Handler
 744              	.LVL32:
 745 00c8 C7E7     		b	.L31
 746              	.L38:
  74:Core/Src/tim.c ****   }
 747              		.loc 1 74 5 view .LVU247
 748 00ca FFF7FEFF 		bl	Error_Handler
 749              	.LVL33:
 750 00ce D3E7     		b	.L32
 751              	.L39:
  80:Core/Src/tim.c ****   }
 752              		.loc 1 80 5 view .LVU248
 753 00d0 FFF7FEFF 		bl	Error_Handler
 754              	.LVL34:
 755 00d4 D9E7     		b	.L33
 756              	.L40:
  95:Core/Src/tim.c ****   }
 757              		.loc 1 95 5 view .LVU249
 758 00d6 FFF7FEFF 		bl	Error_Handler
 759              	.LVL35:
 760 00da EBE7     		b	.L34
 761              	.L42:
 762              		.align	2
 763              	.L41:
 764 00dc 00000000 		.word	htim1
 765 00e0 002C0140 		.word	1073818624
 766 00e4 60000100 		.word	65632
 767              		.cfi_endproc
 768              	.LFE123:
 770              		.section	.text.MX_TIM2_Init,"ax",%progbits
 771              		.align	1
 772              		.global	MX_TIM2_Init
 773              		.syntax unified
 774              		.thumb
 775              		.thumb_func
 777              	MX_TIM2_Init:
 778              	.LFB124:
 105:Core/Src/tim.c **** 
 779              		.loc 1 105 1 view -0
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 40
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783 0000 00B5     		push	{lr}
 784              	.LCFI15:
 785              		.cfi_def_cfa_offset 4
 786              		.cfi_offset 14, -4
 787 0002 8BB0     		sub	sp, sp, #44
 788              	.LCFI16:
 789              		.cfi_def_cfa_offset 48
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 26


 111:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 790              		.loc 1 111 3 view .LVU251
 111:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 791              		.loc 1 111 27 is_stmt 0 view .LVU252
 792 0004 0023     		movs	r3, #0
 793 0006 0793     		str	r3, [sp, #28]
 794 0008 0893     		str	r3, [sp, #32]
 795 000a 0993     		str	r3, [sp, #36]
 112:Core/Src/tim.c **** 
 796              		.loc 1 112 3 is_stmt 1 view .LVU253
 112:Core/Src/tim.c **** 
 797              		.loc 1 112 22 is_stmt 0 view .LVU254
 798 000c 0093     		str	r3, [sp]
 799 000e 0193     		str	r3, [sp, #4]
 800 0010 0293     		str	r3, [sp, #8]
 801 0012 0393     		str	r3, [sp, #12]
 802 0014 0493     		str	r3, [sp, #16]
 803 0016 0593     		str	r3, [sp, #20]
 804 0018 0693     		str	r3, [sp, #24]
 117:Core/Src/tim.c ****   htim2.Init.Prescaler = 7;
 805              		.loc 1 117 3 is_stmt 1 view .LVU255
 117:Core/Src/tim.c ****   htim2.Init.Prescaler = 7;
 806              		.loc 1 117 18 is_stmt 0 view .LVU256
 807 001a 1848     		ldr	r0, .L51
 808 001c 4FF08042 		mov	r2, #1073741824
 809 0020 0260     		str	r2, [r0]
 118:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 810              		.loc 1 118 3 is_stmt 1 view .LVU257
 118:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 811              		.loc 1 118 24 is_stmt 0 view .LVU258
 812 0022 0722     		movs	r2, #7
 813 0024 4260     		str	r2, [r0, #4]
 119:Core/Src/tim.c ****   htim2.Init.Period = 999;
 814              		.loc 1 119 3 is_stmt 1 view .LVU259
 119:Core/Src/tim.c ****   htim2.Init.Period = 999;
 815              		.loc 1 119 26 is_stmt 0 view .LVU260
 816 0026 8360     		str	r3, [r0, #8]
 120:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 817              		.loc 1 120 3 is_stmt 1 view .LVU261
 120:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 818              		.loc 1 120 21 is_stmt 0 view .LVU262
 819 0028 40F2E732 		movw	r2, #999
 820 002c C260     		str	r2, [r0, #12]
 121:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 821              		.loc 1 121 3 is_stmt 1 view .LVU263
 121:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 822              		.loc 1 121 28 is_stmt 0 view .LVU264
 823 002e 0361     		str	r3, [r0, #16]
 122:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 824              		.loc 1 122 3 is_stmt 1 view .LVU265
 122:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 825              		.loc 1 122 32 is_stmt 0 view .LVU266
 826 0030 8361     		str	r3, [r0, #24]
 123:Core/Src/tim.c ****   {
 827              		.loc 1 123 3 is_stmt 1 view .LVU267
 123:Core/Src/tim.c ****   {
 828              		.loc 1 123 7 is_stmt 0 view .LVU268
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 27


 829 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 830              	.LVL36:
 123:Core/Src/tim.c ****   {
 831              		.loc 1 123 6 view .LVU269
 832 0036 C0B9     		cbnz	r0, .L48
 833              	.L44:
 127:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 834              		.loc 1 127 3 is_stmt 1 view .LVU270
 127:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 835              		.loc 1 127 37 is_stmt 0 view .LVU271
 836 0038 0023     		movs	r3, #0
 837 003a 0793     		str	r3, [sp, #28]
 128:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 838              		.loc 1 128 3 is_stmt 1 view .LVU272
 128:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 839              		.loc 1 128 33 is_stmt 0 view .LVU273
 840 003c 0993     		str	r3, [sp, #36]
 129:Core/Src/tim.c ****   {
 841              		.loc 1 129 3 is_stmt 1 view .LVU274
 129:Core/Src/tim.c ****   {
 842              		.loc 1 129 7 is_stmt 0 view .LVU275
 843 003e 07A9     		add	r1, sp, #28
 844 0040 0E48     		ldr	r0, .L51
 845 0042 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 846              	.LVL37:
 129:Core/Src/tim.c ****   {
 847              		.loc 1 129 6 view .LVU276
 848 0046 98B9     		cbnz	r0, .L49
 849              	.L45:
 133:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 850              		.loc 1 133 3 is_stmt 1 view .LVU277
 133:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 851              		.loc 1 133 20 is_stmt 0 view .LVU278
 852 0048 6023     		movs	r3, #96
 853 004a 0093     		str	r3, [sp]
 134:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 854              		.loc 1 134 3 is_stmt 1 view .LVU279
 134:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 855              		.loc 1 134 19 is_stmt 0 view .LVU280
 856 004c 0022     		movs	r2, #0
 857 004e 0192     		str	r2, [sp, #4]
 135:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 858              		.loc 1 135 3 is_stmt 1 view .LVU281
 135:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 859              		.loc 1 135 24 is_stmt 0 view .LVU282
 860 0050 0292     		str	r2, [sp, #8]
 136:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 861              		.loc 1 136 3 is_stmt 1 view .LVU283
 136:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 862              		.loc 1 136 24 is_stmt 0 view .LVU284
 863 0052 0492     		str	r2, [sp, #16]
 137:Core/Src/tim.c ****   {
 864              		.loc 1 137 3 is_stmt 1 view .LVU285
 137:Core/Src/tim.c ****   {
 865              		.loc 1 137 7 is_stmt 0 view .LVU286
 866 0054 6946     		mov	r1, sp
 867 0056 0948     		ldr	r0, .L51
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 28


 868 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 869              	.LVL38:
 137:Core/Src/tim.c ****   {
 870              		.loc 1 137 6 view .LVU287
 871 005c 58B9     		cbnz	r0, .L50
 872              	.L46:
 144:Core/Src/tim.c **** 
 873              		.loc 1 144 3 is_stmt 1 view .LVU288
 874 005e 0748     		ldr	r0, .L51
 875 0060 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 876              	.LVL39:
 146:Core/Src/tim.c **** /* TIM3 init function */
 877              		.loc 1 146 1 is_stmt 0 view .LVU289
 878 0064 0BB0     		add	sp, sp, #44
 879              	.LCFI17:
 880              		.cfi_remember_state
 881              		.cfi_def_cfa_offset 4
 882              		@ sp needed
 883 0066 5DF804FB 		ldr	pc, [sp], #4
 884              	.L48:
 885              	.LCFI18:
 886              		.cfi_restore_state
 125:Core/Src/tim.c ****   }
 887              		.loc 1 125 5 is_stmt 1 view .LVU290
 888 006a FFF7FEFF 		bl	Error_Handler
 889              	.LVL40:
 890 006e E3E7     		b	.L44
 891              	.L49:
 131:Core/Src/tim.c ****   }
 892              		.loc 1 131 5 view .LVU291
 893 0070 FFF7FEFF 		bl	Error_Handler
 894              	.LVL41:
 895 0074 E8E7     		b	.L45
 896              	.L50:
 139:Core/Src/tim.c ****   }
 897              		.loc 1 139 5 view .LVU292
 898 0076 FFF7FEFF 		bl	Error_Handler
 899              	.LVL42:
 900 007a F0E7     		b	.L46
 901              	.L52:
 902              		.align	2
 903              	.L51:
 904 007c 00000000 		.word	htim2
 905              		.cfi_endproc
 906              	.LFE124:
 908              		.section	.text.MX_TIM3_Init,"ax",%progbits
 909              		.align	1
 910              		.global	MX_TIM3_Init
 911              		.syntax unified
 912              		.thumb
 913              		.thumb_func
 915              	MX_TIM3_Init:
 916              	.LFB125:
 149:Core/Src/tim.c **** 
 917              		.loc 1 149 1 view -0
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 64
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 29


 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921 0000 00B5     		push	{lr}
 922              	.LCFI19:
 923              		.cfi_def_cfa_offset 4
 924              		.cfi_offset 14, -4
 925 0002 91B0     		sub	sp, sp, #68
 926              	.LCFI20:
 927              		.cfi_def_cfa_offset 72
 155:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 928              		.loc 1 155 3 view .LVU294
 155:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 929              		.loc 1 155 26 is_stmt 0 view .LVU295
 930 0004 0023     		movs	r3, #0
 931 0006 0B93     		str	r3, [sp, #44]
 932 0008 0C93     		str	r3, [sp, #48]
 933 000a 0D93     		str	r3, [sp, #52]
 934 000c 0E93     		str	r3, [sp, #56]
 935 000e 0F93     		str	r3, [sp, #60]
 156:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 936              		.loc 1 156 3 is_stmt 1 view .LVU296
 156:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 937              		.loc 1 156 27 is_stmt 0 view .LVU297
 938 0010 0893     		str	r3, [sp, #32]
 939 0012 0993     		str	r3, [sp, #36]
 940 0014 0A93     		str	r3, [sp, #40]
 157:Core/Src/tim.c **** 
 941              		.loc 1 157 3 is_stmt 1 view .LVU298
 157:Core/Src/tim.c **** 
 942              		.loc 1 157 22 is_stmt 0 view .LVU299
 943 0016 0193     		str	r3, [sp, #4]
 944 0018 0293     		str	r3, [sp, #8]
 945 001a 0393     		str	r3, [sp, #12]
 946 001c 0493     		str	r3, [sp, #16]
 947 001e 0593     		str	r3, [sp, #20]
 948 0020 0693     		str	r3, [sp, #24]
 949 0022 0793     		str	r3, [sp, #28]
 162:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 950              		.loc 1 162 3 is_stmt 1 view .LVU300
 162:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 951              		.loc 1 162 18 is_stmt 0 view .LVU301
 952 0024 2248     		ldr	r0, .L65
 953 0026 234A     		ldr	r2, .L65+4
 954 0028 0260     		str	r2, [r0]
 163:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 955              		.loc 1 163 3 is_stmt 1 view .LVU302
 163:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 956              		.loc 1 163 24 is_stmt 0 view .LVU303
 957 002a 4360     		str	r3, [r0, #4]
 164:Core/Src/tim.c ****   htim3.Init.Period = 1023;
 958              		.loc 1 164 3 is_stmt 1 view .LVU304
 164:Core/Src/tim.c ****   htim3.Init.Period = 1023;
 959              		.loc 1 164 26 is_stmt 0 view .LVU305
 960 002c 8360     		str	r3, [r0, #8]
 165:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 961              		.loc 1 165 3 is_stmt 1 view .LVU306
 165:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 962              		.loc 1 165 21 is_stmt 0 view .LVU307
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 30


 963 002e 40F2FF32 		movw	r2, #1023
 964 0032 C260     		str	r2, [r0, #12]
 166:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 965              		.loc 1 166 3 is_stmt 1 view .LVU308
 166:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 966              		.loc 1 166 28 is_stmt 0 view .LVU309
 967 0034 0361     		str	r3, [r0, #16]
 167:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 968              		.loc 1 167 3 is_stmt 1 view .LVU310
 167:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 969              		.loc 1 167 32 is_stmt 0 view .LVU311
 970 0036 8361     		str	r3, [r0, #24]
 168:Core/Src/tim.c ****   {
 971              		.loc 1 168 3 is_stmt 1 view .LVU312
 168:Core/Src/tim.c ****   {
 972              		.loc 1 168 7 is_stmt 0 view .LVU313
 973 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 974              	.LVL43:
 168:Core/Src/tim.c ****   {
 975              		.loc 1 168 6 view .LVU314
 976 003c 40BB     		cbnz	r0, .L60
 977              	.L54:
 172:Core/Src/tim.c ****   {
 978              		.loc 1 172 3 is_stmt 1 view .LVU315
 172:Core/Src/tim.c ****   {
 979              		.loc 1 172 7 is_stmt 0 view .LVU316
 980 003e 1C48     		ldr	r0, .L65
 981 0040 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 982              	.LVL44:
 172:Core/Src/tim.c ****   {
 983              		.loc 1 172 6 view .LVU317
 984 0044 38BB     		cbnz	r0, .L61
 985              	.L55:
 176:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 986              		.loc 1 176 3 is_stmt 1 view .LVU318
 176:Core/Src/tim.c ****   sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 987              		.loc 1 176 26 is_stmt 0 view .LVU319
 988 0046 0623     		movs	r3, #6
 989 0048 0B93     		str	r3, [sp, #44]
 177:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 990              		.loc 1 177 3 is_stmt 1 view .LVU320
 177:Core/Src/tim.c ****   if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 991              		.loc 1 177 29 is_stmt 0 view .LVU321
 992 004a 0023     		movs	r3, #0
 993 004c 0C93     		str	r3, [sp, #48]
 178:Core/Src/tim.c ****   {
 994              		.loc 1 178 3 is_stmt 1 view .LVU322
 178:Core/Src/tim.c ****   {
 995              		.loc 1 178 7 is_stmt 0 view .LVU323
 996 004e 0BA9     		add	r1, sp, #44
 997 0050 1748     		ldr	r0, .L65
 998 0052 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 999              	.LVL45:
 178:Core/Src/tim.c ****   {
 1000              		.loc 1 178 6 view .LVU324
 1001 0056 08BB     		cbnz	r0, .L62
 1002              	.L56:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 31


 182:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1003              		.loc 1 182 3 is_stmt 1 view .LVU325
 182:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1004              		.loc 1 182 37 is_stmt 0 view .LVU326
 1005 0058 0023     		movs	r3, #0
 1006 005a 0893     		str	r3, [sp, #32]
 183:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1007              		.loc 1 183 3 is_stmt 1 view .LVU327
 183:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1008              		.loc 1 183 33 is_stmt 0 view .LVU328
 1009 005c 0A93     		str	r3, [sp, #40]
 184:Core/Src/tim.c ****   {
 1010              		.loc 1 184 3 is_stmt 1 view .LVU329
 184:Core/Src/tim.c ****   {
 1011              		.loc 1 184 7 is_stmt 0 view .LVU330
 1012 005e 08A9     		add	r1, sp, #32
 1013 0060 1348     		ldr	r0, .L65
 1014 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1015              	.LVL46:
 184:Core/Src/tim.c ****   {
 1016              		.loc 1 184 6 view .LVU331
 1017 0066 E0B9     		cbnz	r0, .L63
 1018              	.L57:
 188:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1019              		.loc 1 188 3 is_stmt 1 view .LVU332
 188:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1020              		.loc 1 188 20 is_stmt 0 view .LVU333
 1021 0068 6023     		movs	r3, #96
 1022 006a 0193     		str	r3, [sp, #4]
 189:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1023              		.loc 1 189 3 is_stmt 1 view .LVU334
 189:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1024              		.loc 1 189 19 is_stmt 0 view .LVU335
 1025 006c 0023     		movs	r3, #0
 1026 006e 0293     		str	r3, [sp, #8]
 190:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 1027              		.loc 1 190 3 is_stmt 1 view .LVU336
 190:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 1028              		.loc 1 190 24 is_stmt 0 view .LVU337
 1029 0070 0393     		str	r3, [sp, #12]
 191:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1030              		.loc 1 191 3 is_stmt 1 view .LVU338
 191:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1031              		.loc 1 191 24 is_stmt 0 view .LVU339
 1032 0072 0423     		movs	r3, #4
 1033 0074 0593     		str	r3, [sp, #20]
 192:Core/Src/tim.c ****   {
 1034              		.loc 1 192 3 is_stmt 1 view .LVU340
 192:Core/Src/tim.c ****   {
 1035              		.loc 1 192 7 is_stmt 0 view .LVU341
 1036 0076 0C22     		movs	r2, #12
 1037 0078 0DEB0301 		add	r1, sp, r3
 1038 007c 0C48     		ldr	r0, .L65
 1039 007e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1040              	.LVL47:
 192:Core/Src/tim.c ****   {
 1041              		.loc 1 192 6 view .LVU342
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 32


 1042 0082 88B9     		cbnz	r0, .L64
 1043              	.L58:
 199:Core/Src/tim.c **** 
 1044              		.loc 1 199 3 is_stmt 1 view .LVU343
 1045 0084 0A48     		ldr	r0, .L65
 1046 0086 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1047              	.LVL48:
 201:Core/Src/tim.c **** /* TIM16 init function */
 1048              		.loc 1 201 1 is_stmt 0 view .LVU344
 1049 008a 11B0     		add	sp, sp, #68
 1050              	.LCFI21:
 1051              		.cfi_remember_state
 1052              		.cfi_def_cfa_offset 4
 1053              		@ sp needed
 1054 008c 5DF804FB 		ldr	pc, [sp], #4
 1055              	.L60:
 1056              	.LCFI22:
 1057              		.cfi_restore_state
 170:Core/Src/tim.c ****   }
 1058              		.loc 1 170 5 is_stmt 1 view .LVU345
 1059 0090 FFF7FEFF 		bl	Error_Handler
 1060              	.LVL49:
 1061 0094 D3E7     		b	.L54
 1062              	.L61:
 174:Core/Src/tim.c ****   }
 1063              		.loc 1 174 5 view .LVU346
 1064 0096 FFF7FEFF 		bl	Error_Handler
 1065              	.LVL50:
 1066 009a D4E7     		b	.L55
 1067              	.L62:
 180:Core/Src/tim.c ****   }
 1068              		.loc 1 180 5 view .LVU347
 1069 009c FFF7FEFF 		bl	Error_Handler
 1070              	.LVL51:
 1071 00a0 DAE7     		b	.L56
 1072              	.L63:
 186:Core/Src/tim.c ****   }
 1073              		.loc 1 186 5 view .LVU348
 1074 00a2 FFF7FEFF 		bl	Error_Handler
 1075              	.LVL52:
 1076 00a6 DFE7     		b	.L57
 1077              	.L64:
 194:Core/Src/tim.c ****   }
 1078              		.loc 1 194 5 view .LVU349
 1079 00a8 FFF7FEFF 		bl	Error_Handler
 1080              	.LVL53:
 1081 00ac EAE7     		b	.L58
 1082              	.L66:
 1083 00ae 00BF     		.align	2
 1084              	.L65:
 1085 00b0 00000000 		.word	htim3
 1086 00b4 00040040 		.word	1073742848
 1087              		.cfi_endproc
 1088              	.LFE125:
 1090              		.section	.text.MX_TIM16_Init,"ax",%progbits
 1091              		.align	1
 1092              		.global	MX_TIM16_Init
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 33


 1093              		.syntax unified
 1094              		.thumb
 1095              		.thumb_func
 1097              	MX_TIM16_Init:
 1098              	.LFB126:
 204:Core/Src/tim.c **** 
 1099              		.loc 1 204 1 view -0
 1100              		.cfi_startproc
 1101              		@ args = 0, pretend = 0, frame = 72
 1102              		@ frame_needed = 0, uses_anonymous_args = 0
 1103 0000 10B5     		push	{r4, lr}
 1104              	.LCFI23:
 1105              		.cfi_def_cfa_offset 8
 1106              		.cfi_offset 4, -8
 1107              		.cfi_offset 14, -4
 1108 0002 92B0     		sub	sp, sp, #72
 1109              	.LCFI24:
 1110              		.cfi_def_cfa_offset 80
 210:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1111              		.loc 1 210 3 view .LVU351
 210:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1112              		.loc 1 210 22 is_stmt 0 view .LVU352
 1113 0004 0024     		movs	r4, #0
 1114 0006 0B94     		str	r4, [sp, #44]
 1115 0008 0C94     		str	r4, [sp, #48]
 1116 000a 0D94     		str	r4, [sp, #52]
 1117 000c 0E94     		str	r4, [sp, #56]
 1118 000e 0F94     		str	r4, [sp, #60]
 1119 0010 1094     		str	r4, [sp, #64]
 1120 0012 1194     		str	r4, [sp, #68]
 211:Core/Src/tim.c **** 
 1121              		.loc 1 211 3 is_stmt 1 view .LVU353
 211:Core/Src/tim.c **** 
 1122              		.loc 1 211 34 is_stmt 0 view .LVU354
 1123 0014 2C22     		movs	r2, #44
 1124 0016 2146     		mov	r1, r4
 1125 0018 6846     		mov	r0, sp
 1126 001a FFF7FEFF 		bl	memset
 1127              	.LVL54:
 216:Core/Src/tim.c ****   htim16.Init.Prescaler = 0;
 1128              		.loc 1 216 3 is_stmt 1 view .LVU355
 216:Core/Src/tim.c ****   htim16.Init.Prescaler = 0;
 1129              		.loc 1 216 19 is_stmt 0 view .LVU356
 1130 001e 2148     		ldr	r0, .L77
 1131 0020 214B     		ldr	r3, .L77+4
 1132 0022 0360     		str	r3, [r0]
 217:Core/Src/tim.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1133              		.loc 1 217 3 is_stmt 1 view .LVU357
 217:Core/Src/tim.c ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1134              		.loc 1 217 25 is_stmt 0 view .LVU358
 1135 0024 4460     		str	r4, [r0, #4]
 218:Core/Src/tim.c ****   htim16.Init.Period = 1023;
 1136              		.loc 1 218 3 is_stmt 1 view .LVU359
 218:Core/Src/tim.c ****   htim16.Init.Period = 1023;
 1137              		.loc 1 218 27 is_stmt 0 view .LVU360
 1138 0026 8460     		str	r4, [r0, #8]
 219:Core/Src/tim.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 34


 1139              		.loc 1 219 3 is_stmt 1 view .LVU361
 219:Core/Src/tim.c ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1140              		.loc 1 219 22 is_stmt 0 view .LVU362
 1141 0028 40F2FF33 		movw	r3, #1023
 1142 002c C360     		str	r3, [r0, #12]
 220:Core/Src/tim.c ****   htim16.Init.RepetitionCounter = 0;
 1143              		.loc 1 220 3 is_stmt 1 view .LVU363
 220:Core/Src/tim.c ****   htim16.Init.RepetitionCounter = 0;
 1144              		.loc 1 220 29 is_stmt 0 view .LVU364
 1145 002e 0461     		str	r4, [r0, #16]
 221:Core/Src/tim.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1146              		.loc 1 221 3 is_stmt 1 view .LVU365
 221:Core/Src/tim.c ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1147              		.loc 1 221 33 is_stmt 0 view .LVU366
 1148 0030 4461     		str	r4, [r0, #20]
 222:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1149              		.loc 1 222 3 is_stmt 1 view .LVU367
 222:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 1150              		.loc 1 222 33 is_stmt 0 view .LVU368
 1151 0032 8461     		str	r4, [r0, #24]
 223:Core/Src/tim.c ****   {
 1152              		.loc 1 223 3 is_stmt 1 view .LVU369
 223:Core/Src/tim.c ****   {
 1153              		.loc 1 223 7 is_stmt 0 view .LVU370
 1154 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1155              	.LVL55:
 223:Core/Src/tim.c ****   {
 1156              		.loc 1 223 6 view .LVU371
 1157 0038 38BB     		cbnz	r0, .L73
 1158              	.L68:
 227:Core/Src/tim.c ****   {
 1159              		.loc 1 227 3 is_stmt 1 view .LVU372
 227:Core/Src/tim.c ****   {
 1160              		.loc 1 227 7 is_stmt 0 view .LVU373
 1161 003a 1A48     		ldr	r0, .L77
 1162 003c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1163              	.LVL56:
 227:Core/Src/tim.c ****   {
 1164              		.loc 1 227 6 view .LVU374
 1165 0040 30BB     		cbnz	r0, .L74
 1166              	.L69:
 231:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1167              		.loc 1 231 3 is_stmt 1 view .LVU375
 231:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1168              		.loc 1 231 20 is_stmt 0 view .LVU376
 1169 0042 6023     		movs	r3, #96
 1170 0044 0B93     		str	r3, [sp, #44]
 232:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1171              		.loc 1 232 3 is_stmt 1 view .LVU377
 232:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1172              		.loc 1 232 19 is_stmt 0 view .LVU378
 1173 0046 0022     		movs	r2, #0
 1174 0048 0C92     		str	r2, [sp, #48]
 233:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1175              		.loc 1 233 3 is_stmt 1 view .LVU379
 233:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1176              		.loc 1 233 24 is_stmt 0 view .LVU380
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 35


 1177 004a 0D92     		str	r2, [sp, #52]
 234:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 1178              		.loc 1 234 3 is_stmt 1 view .LVU381
 234:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 1179              		.loc 1 234 25 is_stmt 0 view .LVU382
 1180 004c 0E92     		str	r2, [sp, #56]
 235:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1181              		.loc 1 235 3 is_stmt 1 view .LVU383
 235:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1182              		.loc 1 235 24 is_stmt 0 view .LVU384
 1183 004e 0423     		movs	r3, #4
 1184 0050 0F93     		str	r3, [sp, #60]
 236:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1185              		.loc 1 236 3 is_stmt 1 view .LVU385
 236:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1186              		.loc 1 236 25 is_stmt 0 view .LVU386
 1187 0052 1092     		str	r2, [sp, #64]
 237:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1188              		.loc 1 237 3 is_stmt 1 view .LVU387
 237:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1189              		.loc 1 237 26 is_stmt 0 view .LVU388
 1190 0054 1192     		str	r2, [sp, #68]
 238:Core/Src/tim.c ****   {
 1191              		.loc 1 238 3 is_stmt 1 view .LVU389
 238:Core/Src/tim.c ****   {
 1192              		.loc 1 238 7 is_stmt 0 view .LVU390
 1193 0056 0BA9     		add	r1, sp, #44
 1194 0058 1248     		ldr	r0, .L77
 1195 005a FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1196              	.LVL57:
 238:Core/Src/tim.c ****   {
 1197              		.loc 1 238 6 view .LVU391
 1198 005e D0B9     		cbnz	r0, .L75
 1199              	.L70:
 242:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1200              		.loc 1 242 3 is_stmt 1 view .LVU392
 242:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1201              		.loc 1 242 40 is_stmt 0 view .LVU393
 1202 0060 0023     		movs	r3, #0
 1203 0062 0093     		str	r3, [sp]
 243:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1204              		.loc 1 243 3 is_stmt 1 view .LVU394
 243:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1205              		.loc 1 243 41 is_stmt 0 view .LVU395
 1206 0064 0193     		str	r3, [sp, #4]
 244:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1207              		.loc 1 244 3 is_stmt 1 view .LVU396
 244:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1208              		.loc 1 244 34 is_stmt 0 view .LVU397
 1209 0066 0293     		str	r3, [sp, #8]
 245:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1210              		.loc 1 245 3 is_stmt 1 view .LVU398
 245:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1211              		.loc 1 245 33 is_stmt 0 view .LVU399
 1212 0068 0393     		str	r3, [sp, #12]
 246:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1213              		.loc 1 246 3 is_stmt 1 view .LVU400
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 36


 246:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1214              		.loc 1 246 35 is_stmt 0 view .LVU401
 1215 006a 0493     		str	r3, [sp, #16]
 247:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1216              		.loc 1 247 3 is_stmt 1 view .LVU402
 247:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1217              		.loc 1 247 38 is_stmt 0 view .LVU403
 1218 006c 4FF40052 		mov	r2, #8192
 1219 0070 0592     		str	r2, [sp, #20]
 248:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1220              		.loc 1 248 3 is_stmt 1 view .LVU404
 248:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1221              		.loc 1 248 36 is_stmt 0 view .LVU405
 1222 0072 0693     		str	r3, [sp, #24]
 249:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 1223              		.loc 1 249 3 is_stmt 1 view .LVU406
 249:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 1224              		.loc 1 249 40 is_stmt 0 view .LVU407
 1225 0074 0A93     		str	r3, [sp, #40]
 250:Core/Src/tim.c ****   {
 1226              		.loc 1 250 3 is_stmt 1 view .LVU408
 250:Core/Src/tim.c ****   {
 1227              		.loc 1 250 7 is_stmt 0 view .LVU409
 1228 0076 6946     		mov	r1, sp
 1229 0078 0A48     		ldr	r0, .L77
 1230 007a FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1231              	.LVL58:
 250:Core/Src/tim.c ****   {
 1232              		.loc 1 250 6 view .LVU410
 1233 007e 68B9     		cbnz	r0, .L76
 1234              	.L71:
 257:Core/Src/tim.c **** 
 1235              		.loc 1 257 3 is_stmt 1 view .LVU411
 1236 0080 0848     		ldr	r0, .L77
 1237 0082 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1238              	.LVL59:
 259:Core/Src/tim.c **** 
 1239              		.loc 1 259 1 is_stmt 0 view .LVU412
 1240 0086 12B0     		add	sp, sp, #72
 1241              	.LCFI25:
 1242              		.cfi_remember_state
 1243              		.cfi_def_cfa_offset 8
 1244              		@ sp needed
 1245 0088 10BD     		pop	{r4, pc}
 1246              	.L73:
 1247              	.LCFI26:
 1248              		.cfi_restore_state
 225:Core/Src/tim.c ****   }
 1249              		.loc 1 225 5 is_stmt 1 view .LVU413
 1250 008a FFF7FEFF 		bl	Error_Handler
 1251              	.LVL60:
 1252 008e D4E7     		b	.L68
 1253              	.L74:
 229:Core/Src/tim.c ****   }
 1254              		.loc 1 229 5 view .LVU414
 1255 0090 FFF7FEFF 		bl	Error_Handler
 1256              	.LVL61:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 37


 1257 0094 D5E7     		b	.L69
 1258              	.L75:
 240:Core/Src/tim.c ****   }
 1259              		.loc 1 240 5 view .LVU415
 1260 0096 FFF7FEFF 		bl	Error_Handler
 1261              	.LVL62:
 1262 009a E1E7     		b	.L70
 1263              	.L76:
 252:Core/Src/tim.c ****   }
 1264              		.loc 1 252 5 view .LVU416
 1265 009c FFF7FEFF 		bl	Error_Handler
 1266              	.LVL63:
 1267 00a0 EEE7     		b	.L71
 1268              	.L78:
 1269 00a2 00BF     		.align	2
 1270              	.L77:
 1271 00a4 00000000 		.word	htim16
 1272 00a8 00440140 		.word	1073824768
 1273              		.cfi_endproc
 1274              	.LFE126:
 1276              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1277              		.align	1
 1278              		.global	HAL_TIM_PWM_MspDeInit
 1279              		.syntax unified
 1280              		.thumb
 1281              		.thumb_func
 1283              	HAL_TIM_PWM_MspDeInit:
 1284              	.LVL64:
 1285              	.LFB130:
 428:Core/Src/tim.c **** 
 429:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 430:Core/Src/tim.c **** {
 1286              		.loc 1 430 1 view -0
 1287              		.cfi_startproc
 1288              		@ args = 0, pretend = 0, frame = 0
 1289              		@ frame_needed = 0, uses_anonymous_args = 0
 1290              		.loc 1 430 1 is_stmt 0 view .LVU418
 1291 0000 08B5     		push	{r3, lr}
 1292              	.LCFI27:
 1293              		.cfi_def_cfa_offset 8
 1294              		.cfi_offset 3, -8
 1295              		.cfi_offset 14, -4
 431:Core/Src/tim.c **** 
 432:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 1296              		.loc 1 432 3 is_stmt 1 view .LVU419
 1297              		.loc 1 432 19 is_stmt 0 view .LVU420
 1298 0002 0368     		ldr	r3, [r0]
 1299              		.loc 1 432 5 view .LVU421
 1300 0004 0B4A     		ldr	r2, .L85
 1301 0006 9342     		cmp	r3, r2
 1302 0008 03D0     		beq	.L83
 433:Core/Src/tim.c ****   {
 434:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 435:Core/Src/tim.c **** 
 436:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 437:Core/Src/tim.c ****     /* Peripheral clock disable */
 438:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 38


 439:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 440:Core/Src/tim.c **** 
 441:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 442:Core/Src/tim.c ****   }
 443:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM2)
 1303              		.loc 1 443 8 is_stmt 1 view .LVU422
 1304              		.loc 1 443 10 is_stmt 0 view .LVU423
 1305 000a B3F1804F 		cmp	r3, #1073741824
 1306 000e 07D0     		beq	.L84
 1307              	.LVL65:
 1308              	.L79:
 444:Core/Src/tim.c ****   {
 445:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 446:Core/Src/tim.c **** 
 447:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 448:Core/Src/tim.c ****     /* Peripheral clock disable */
 449:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 450:Core/Src/tim.c **** 
 451:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 452:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 453:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 454:Core/Src/tim.c **** 
 455:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 456:Core/Src/tim.c ****   }
 457:Core/Src/tim.c **** }
 1309              		.loc 1 457 1 view .LVU424
 1310 0010 08BD     		pop	{r3, pc}
 1311              	.LVL66:
 1312              	.L83:
 438:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1313              		.loc 1 438 5 is_stmt 1 view .LVU425
 1314 0012 02F56442 		add	r2, r2, #58368
 1315 0016 9369     		ldr	r3, [r2, #24]
 1316 0018 23F40063 		bic	r3, r3, #2048
 1317 001c 9361     		str	r3, [r2, #24]
 1318 001e F7E7     		b	.L79
 1319              	.L84:
 449:Core/Src/tim.c **** 
 1320              		.loc 1 449 5 view .LVU426
 1321 0020 054A     		ldr	r2, .L85+4
 1322 0022 D369     		ldr	r3, [r2, #28]
 1323 0024 23F00103 		bic	r3, r3, #1
 1324 0028 D361     		str	r3, [r2, #28]
 452:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1325              		.loc 1 452 5 view .LVU427
 1326 002a 1C20     		movs	r0, #28
 1327              	.LVL67:
 452:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1328              		.loc 1 452 5 is_stmt 0 view .LVU428
 1329 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1330              	.LVL68:
 1331              		.loc 1 457 1 view .LVU429
 1332 0030 EEE7     		b	.L79
 1333              	.L86:
 1334 0032 00BF     		.align	2
 1335              	.L85:
 1336 0034 002C0140 		.word	1073818624
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 39


 1337 0038 00100240 		.word	1073876992
 1338              		.cfi_endproc
 1339              	.LFE130:
 1341              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1342              		.align	1
 1343              		.global	HAL_TIM_Base_MspDeInit
 1344              		.syntax unified
 1345              		.thumb
 1346              		.thumb_func
 1348              	HAL_TIM_Base_MspDeInit:
 1349              	.LVL69:
 1350              	.LFB131:
 458:Core/Src/tim.c **** 
 459:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 460:Core/Src/tim.c **** {
 1351              		.loc 1 460 1 is_stmt 1 view -0
 1352              		.cfi_startproc
 1353              		@ args = 0, pretend = 0, frame = 0
 1354              		@ frame_needed = 0, uses_anonymous_args = 0
 1355              		@ link register save eliminated.
 461:Core/Src/tim.c **** 
 462:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM3)
 1356              		.loc 1 462 3 view .LVU431
 1357              		.loc 1 462 20 is_stmt 0 view .LVU432
 1358 0000 0368     		ldr	r3, [r0]
 1359              		.loc 1 462 5 view .LVU433
 1360 0002 0A4A     		ldr	r2, .L92
 1361 0004 9342     		cmp	r3, r2
 1362 0006 03D0     		beq	.L90
 463:Core/Src/tim.c ****   {
 464:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 465:Core/Src/tim.c **** 
 466:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 467:Core/Src/tim.c ****     /* Peripheral clock disable */
 468:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 469:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 470:Core/Src/tim.c **** 
 471:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 472:Core/Src/tim.c ****   }
 473:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM16)
 1363              		.loc 1 473 8 is_stmt 1 view .LVU434
 1364              		.loc 1 473 10 is_stmt 0 view .LVU435
 1365 0008 094A     		ldr	r2, .L92+4
 1366 000a 9342     		cmp	r3, r2
 1367 000c 07D0     		beq	.L91
 1368              	.L87:
 474:Core/Src/tim.c ****   {
 475:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 476:Core/Src/tim.c **** 
 477:Core/Src/tim.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 478:Core/Src/tim.c ****     /* Peripheral clock disable */
 479:Core/Src/tim.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 480:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 481:Core/Src/tim.c **** 
 482:Core/Src/tim.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 483:Core/Src/tim.c ****   }
 484:Core/Src/tim.c **** }
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 40


 1369              		.loc 1 484 1 view .LVU436
 1370 000e 7047     		bx	lr
 1371              	.L90:
 468:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1372              		.loc 1 468 5 is_stmt 1 view .LVU437
 1373 0010 02F50332 		add	r2, r2, #134144
 1374 0014 D369     		ldr	r3, [r2, #28]
 1375 0016 23F00203 		bic	r3, r3, #2
 1376 001a D361     		str	r3, [r2, #28]
 1377 001c 7047     		bx	lr
 1378              	.L91:
 479:Core/Src/tim.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 1379              		.loc 1 479 5 view .LVU438
 1380 001e 02F54C42 		add	r2, r2, #52224
 1381 0022 9369     		ldr	r3, [r2, #24]
 1382 0024 23F40033 		bic	r3, r3, #131072
 1383 0028 9361     		str	r3, [r2, #24]
 1384              		.loc 1 484 1 is_stmt 0 view .LVU439
 1385 002a F0E7     		b	.L87
 1386              	.L93:
 1387              		.align	2
 1388              	.L92:
 1389 002c 00040040 		.word	1073742848
 1390 0030 00440140 		.word	1073824768
 1391              		.cfi_endproc
 1392              	.LFE131:
 1394              		.global	htim16
 1395              		.section	.bss.htim16,"aw",%nobits
 1396              		.align	2
 1399              	htim16:
 1400 0000 00000000 		.space	76
 1400      00000000 
 1400      00000000 
 1400      00000000 
 1400      00000000 
 1401              		.global	htim3
 1402              		.section	.bss.htim3,"aw",%nobits
 1403              		.align	2
 1406              	htim3:
 1407 0000 00000000 		.space	76
 1407      00000000 
 1407      00000000 
 1407      00000000 
 1407      00000000 
 1408              		.global	htim2
 1409              		.section	.bss.htim2,"aw",%nobits
 1410              		.align	2
 1413              	htim2:
 1414 0000 00000000 		.space	76
 1414      00000000 
 1414      00000000 
 1414      00000000 
 1414      00000000 
 1415              		.global	htim1
 1416              		.section	.bss.htim1,"aw",%nobits
 1417              		.align	2
 1420              	htim1:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 41


 1421 0000 00000000 		.space	76
 1421      00000000 
 1421      00000000 
 1421      00000000 
 1421      00000000 
 1422              		.text
 1423              	.Letext0:
 1424              		.file 2 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 1425              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 1426              		.file 4 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 1427              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1428              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1429              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1430              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 1431              		.file 9 "Core/Inc/tim.h"
 1432              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 1433              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c_ex.h"
 1434              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 1435              		.file 13 "Core/Inc/main.h"
 1436              		.file 14 "<built-in>"
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s 			page 42


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:21     .text.HAL_TIM_PWM_MspInit:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:27     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:117    .text.HAL_TIM_PWM_MspInit:00000058 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:123    .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:129    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:203    .text.HAL_TIM_Base_MspInit:00000040 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:210    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:216    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:522    .text.HAL_TIM_MspPostInit:00000144 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:532    .text.MX_TIM1_Init:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:538    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:764    .text.MX_TIM1_Init:000000dc $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1420   .bss.htim1:00000000 htim1
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:771    .text.MX_TIM2_Init:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:777    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:904    .text.MX_TIM2_Init:0000007c $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1413   .bss.htim2:00000000 htim2
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:909    .text.MX_TIM3_Init:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:915    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1085   .text.MX_TIM3_Init:000000b0 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1406   .bss.htim3:00000000 htim3
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1091   .text.MX_TIM16_Init:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1097   .text.MX_TIM16_Init:00000000 MX_TIM16_Init
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1271   .text.MX_TIM16_Init:000000a4 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1399   .bss.htim16:00000000 htim16
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1277   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1283   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1336   .text.HAL_TIM_PWM_MspDeInit:00000034 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1342   .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1348   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1389   .text.HAL_TIM_Base_MspDeInit:0000002c $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1396   .bss.htim16:00000000 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1403   .bss.htim3:00000000 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1410   .bss.htim2:00000000 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//ccn6oVeI.s:1417   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_I2CEx_EnableFastModePlus
memset
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
HAL_TIM_Base_Init
HAL_TIM_SlaveConfigSynchro
HAL_NVIC_DisableIRQ
