// Seed: 2191883523
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  input id_1;
  reg   id_3;
  logic id_4;
  initial id_3 <= 1;
  logic id_5, id_6;
  assign id_6 = 1;
  logic id_7, id_8;
  logic id_9;
  type_15(
      1, id_2, id_5, id_6
  );
  assign id_7 = 1 & id_3 | id_8;
endmodule
