//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Mon Oct 28 18:12:49 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_set_inputs                 O     1
// get_result                     O    32
// RDY_get_result                 O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// set_inputs_s1_or_s2_in         I     1 reg
// set_inputs_a_in                I    16 reg
// set_inputs_b_in                I    16 reg
// set_inputs_c_in                I    32 reg
// EN_set_inputs                  I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkMacPipelined(CLK,
		      RST_N,

		      set_inputs_s1_or_s2_in,
		      set_inputs_a_in,
		      set_inputs_b_in,
		      set_inputs_c_in,
		      EN_set_inputs,
		      RDY_set_inputs,

		      get_result,
		      RDY_get_result);
  input  CLK;
  input  RST_N;

  // action method set_inputs
  input  set_inputs_s1_or_s2_in;
  input  [15 : 0] set_inputs_a_in;
  input  [15 : 0] set_inputs_b_in;
  input  [31 : 0] set_inputs_c_in;
  input  EN_set_inputs;
  output RDY_set_inputs;

  // value method get_result
  output [31 : 0] get_result;
  output RDY_get_result;

  // signals for module outputs
  wire [31 : 0] get_result;
  wire RDY_get_result, RDY_set_inputs;

  // ports of submodule a
  wire [15 : 0] a_D_IN, a_D_OUT;
  wire a_CLR, a_DEQ, a_EMPTY_N, a_ENQ, a_FULL_N;

  // ports of submodule b
  wire [15 : 0] b_D_IN, b_D_OUT;
  wire b_CLR, b_DEQ, b_EMPTY_N, b_ENQ, b_FULL_N;

  // ports of submodule c_1
  wire [31 : 0] c_1_D_IN, c_1_D_OUT;
  wire c_1_CLR, c_1_DEQ, c_1_EMPTY_N, c_1_ENQ, c_1_FULL_N;

  // ports of submodule c_2
  wire [31 : 0] c_2_D_IN, c_2_D_OUT;
  wire c_2_CLR, c_2_DEQ, c_2_EMPTY_N, c_2_ENQ, c_2_FULL_N;

  // ports of submodule mac_intermediate_AB
  wire [31 : 0] mac_intermediate_AB_D_IN, mac_intermediate_AB_D_OUT;
  wire mac_intermediate_AB_CLR,
       mac_intermediate_AB_DEQ,
       mac_intermediate_AB_EMPTY_N,
       mac_intermediate_AB_ENQ,
       mac_intermediate_AB_FULL_N;

  // ports of submodule s1_or_s2_1
  wire s1_or_s2_1_CLR,
       s1_or_s2_1_DEQ,
       s1_or_s2_1_D_IN,
       s1_or_s2_1_D_OUT,
       s1_or_s2_1_EMPTY_N,
       s1_or_s2_1_ENQ,
       s1_or_s2_1_FULL_N;

  // ports of submodule s1_or_s2_2
  wire s1_or_s2_2_CLR,
       s1_or_s2_2_DEQ,
       s1_or_s2_2_D_IN,
       s1_or_s2_2_D_OUT,
       s1_or_s2_2_EMPTY_N,
       s1_or_s2_2_ENQ,
       s1_or_s2_2_FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_perform_mac_stage1,
       CAN_FIRE_RL_perform_mac_stage2,
       CAN_FIRE_set_inputs,
       WILL_FIRE_RL_perform_mac_stage1,
       WILL_FIRE_RL_perform_mac_stage2,
       WILL_FIRE_set_inputs;

  // remaining internal signals
  wire [31 : 0] IF_mac_intermediate_ABD_OUT_BIT_0_AND_c_2D_O_ETC__q2,
		IF_mac_intermediate_ABD_OUT_BIT_0_XOR_c_2D_O_ETC__q71,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1920,
		mac_intermediate_AB_first__615_BIT_31_616_XOR__ETC___d1914,
		v__h65211,
		x__h65186;
  wire [30 : 0] IF_IF_mac_intermediate_AB_first__615_BITS_30_T_ETC___d2628,
		IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2627;
  wire [29 : 0] mac_intermediate_AB_first__615_BIT_29_824_XOR__ETC___d1913;
  wire [27 : 0] mac_intermediate_AB_first__615_BIT_27_812_XOR__ETC___d1912;
  wire [25 : 0] mac_intermediate_AB_first__615_BIT_25_800_XOR__ETC___d1911;
  wire [24 : 0] IF_INV_INV_intermediate_mantissa2024115_BIT_0__ETC__q47,
		IF_INV_intermediate_mantissa2024115_BIT_0_THEN_ETC__q46,
		INV_intermediate_mantissa202411__q45,
		_theResult___snd_fst__h115233,
		intermediate_mantissa2__h102411,
		mantissa2__h100343;
  wire [23 : 0] _theResult___snd_fst_BITS_23_TO_0___h119258,
		mac_intermediate_AB_first__615_BIT_23_788_XOR__ETC___d1910,
		theResult___snd_fst_BITS_23_TO_0_19258_SL_sub__ETC__q72;
  wire [22 : 0] _theResult___snd_fst_BITS_23_TO_1___h119515,
		_theResult___snd_fst_BITS_24_TO_2___h119495,
		output_mantissa__h92006;
  wire [21 : 0] mac_intermediate_AB_first__615_BIT_21_776_XOR__ETC___d1909;
  wire [19 : 0] mac_intermediate_AB_first__615_BIT_19_764_XOR__ETC___d1908;
  wire [17 : 0] mac_intermediate_AB_first__615_BIT_17_752_XOR__ETC___d1907;
  wire [15 : 0] IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6__ETC__q54,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_ETC__q16,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_ETC__q62,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_ETC__q17,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_ETC__q61,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_ETC__q18,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_ETC__q64,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_ETC__q19,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_ETC__q63,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_14_4_ETC__q20,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_14_4_ETC__q67,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_15_T_ETC__q66,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3__ETC__q53,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3__ETC__q7,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0__ETC__q52,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0__ETC__q8,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7__ETC__q51,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7__ETC__q9,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4__ETC__q10,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4__ETC__q56,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1__ETC__q11,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1__ETC__q55,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8__ETC__q12,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8__ETC__q58,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5__ETC__q13,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5__ETC__q57,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2__ETC__q14,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2__ETC__q60,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9__ETC__q15,
		IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9__ETC__q59,
		IF_IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_ETC__q33,
		IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_TH_ETC___d31,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_TH_ETC___d28,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_14_4_TH_ETC___d25,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_15_THEN_ETC__q65,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43,
		IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40,
		SEXT_b_first__5_BITS_7_TO_0_6___d17,
		mac_intermediate_AB_first__615_BIT_15_740_XOR__ETC___d1906,
		op1__h1105,
		v__h1102,
		v__h65242;
  wire [14 : 0] x__h92072;
  wire [13 : 0] IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_ETC___d949,
		mac_intermediate_AB_first__615_BIT_13_728_XOR__ETC___d1905;
  wire [11 : 0] IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_ETC___d948,
		mac_intermediate_AB_first__615_BIT_11_716_XOR__ETC___d1904;
  wire [9 : 0] IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9__ETC___d947,
	       mac_intermediate_AB_first__615_BIT_9_704_XOR_c_ETC___d1903;
  wire [7 : 0] IF_IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7__ETC__q40,
	       IF_IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7__ETC__q70,
	       IF_IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first_ETC__q38,
	       IF_IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first_ETC__q69,
	       IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THE_ETC__q29,
	       IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THE_ETC__q39,
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5__ETC___d946,
	       IF_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THEN_1_ELS_ETC__q4,
	       IF_IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THE_ETC___d1534,
	       IF_IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THE_ETC__q27,
	       IF_IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THE_ETC__q36,
	       IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC__q21,
	       IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC__q32,
	       IF_IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_ETC__q22,
	       IF_IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_ETC__q31,
	       IF_IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_ETC__q23,
	       IF_IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_ETC__q30,
	       IF_IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_ETC__q24,
	       IF_IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_ETC__q35,
	       IF_IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_ETC__q25,
	       IF_IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_ETC__q34,
	       IF_IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_ETC__q26,
	       IF_IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_ETC__q37,
	       IF_IF_mac_intermediate_AB_first__615_BITS_30_T_ETC__q41,
	       IF_INV_IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_f_ETC__q68,
	       IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THEN_1_ETC__q28,
	       IF_INV_IF_mac_intermediate_AB_first__615_BITS__ETC__q44,
	       IF_INV_IF_mac_intermediate_AB_first__615_BITS__ETC__q49,
	       IF_INV_IF_mac_intermediate_AB_first__615_BITS__ETC__q50,
	       IF_aD_OUT_BIT_7_AND_bD_OUT_BIT_7_THEN_1_ELSE_0__q1,
	       IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THEN_1_ELSE_0__q3,
	       IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421,
	       IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049,
	       IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046,
	       IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110,
	       IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172,
	       IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234,
	       IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296,
	       IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358,
	       IF_x00697_OR_IF_mac_intermediate_AB_first__615_ETC__q43,
	       IF_x17191_OR_IF_mac_intermediate_AB_first__615_ETC__q48,
	       INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42,
	       _theResult___snd_fst__h83421,
	       aD_OUT_BITS_7_TO_0__q5,
	       bD_OUT_BITS_7_TO_0__q6,
	       exponent_diff__h102410,
	       mac_intermediate_AB_first__615_BIT_7_692_XOR_c_ETC___d1902,
	       mantissa1__h65237,
	       output_exponent__h92005,
	       spliced_bits__h119149,
	       spliced_bits__h119385,
	       temp_val__h81183;
  wire [6 : 0] IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1505;
  wire [5 : 0] IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1__ETC___d945,
	       IF_IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_ETC___d1533,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2004,
	       INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC___d2364,
	       a_first__9_BIT_12_94_XOR_b_first__5_BIT_12_59__ETC___d1582,
	       mac_intermediate_AB_first__615_BIT_5_680_XOR_c_ETC___d1901;
  wire [4 : 0] IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2286,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2288,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2290,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2292,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2294,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2296,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2298,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2300,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2302,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2304,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2306,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2368,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2370,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2372,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2374,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2376,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2378,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2380,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2382,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2384,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2386,
	       IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2388,
	       IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308,
	       IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1504,
	       sub_mantissa_shift__h116835;
  wire [3 : 0] IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7__ETC___d944,
	       IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1597,
	       IF_IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_ETC___d1532,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2003,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2225,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2363,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2553,
	       a_first__9_BIT_10_82_XOR_b_first__5_BIT_10_61__ETC___d1581,
	       mac_intermediate_AB_first__615_BIT_3_668_XOR_c_ETC___d1900;
  wire [2 : 0] IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1503;
  wire [1 : 0] IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2002,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2362,
	       a_first__9_BIT_8_70_XOR_b_first__5_BIT_8_63_01_ETC___d1580,
	       mac_intermediate_AB_first__615_BIT_1_656_XOR_c_ETC___d1899;
  wire IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2176,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2178,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2180,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2182,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2184,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2186,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2188,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2190,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2192,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2194,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2196,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2198,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2200,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2202,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2204,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2206,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2208,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2210,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2212,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2214,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2216,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2218,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2220,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2559,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2561,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2563,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2565,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2567,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2569,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2571,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2573,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2575,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2577,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2579,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2581,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2583,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2585,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2587,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2589,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2591,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2593,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2595,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2597,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2599,
       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2601,
       NOT_IF_mac_intermediate_AB_first__615_BITS_30__ETC___d2174,
       c_in__h101039,
       c_in__h101186,
       c_in__h101333,
       c_in__h101480,
       c_in__h101627,
       c_in__h101774,
       c_in__h103724,
       c_in__h103871,
       c_in__h104018,
       c_in__h104165,
       c_in__h104312,
       c_in__h104459,
       c_in__h104606,
       c_in__h104753,
       c_in__h104900,
       c_in__h105047,
       c_in__h105194,
       c_in__h105341,
       c_in__h105488,
       c_in__h105635,
       c_in__h105782,
       c_in__h105929,
       c_in__h106076,
       c_in__h106223,
       c_in__h106370,
       c_in__h106517,
       c_in__h106664,
       c_in__h106811,
       c_in__h106958,
       c_in__h109325,
       c_in__h109471,
       c_in__h109617,
       c_in__h109763,
       c_in__h109909,
       c_in__h110055,
       c_in__h111877,
       c_in__h112024,
       c_in__h112171,
       c_in__h112318,
       c_in__h112465,
       c_in__h112612,
       c_in__h112759,
       c_in__h112906,
       c_in__h113053,
       c_in__h113200,
       c_in__h113347,
       c_in__h113494,
       c_in__h113641,
       c_in__h113788,
       c_in__h113935,
       c_in__h114082,
       c_in__h114229,
       c_in__h114376,
       c_in__h114523,
       c_in__h114670,
       c_in__h114817,
       c_in__h114964,
       c_in__h115111,
       c_in__h11748,
       c_in__h117726,
       c_in__h117872,
       c_in__h118018,
       c_in__h118164,
       c_in__h118311,
       c_in__h118458,
       c_in__h11895,
       c_in__h12042,
       c_in__h12189,
       c_in__h12336,
       c_in__h12483,
       c_in__h12630,
       c_in__h12777,
       c_in__h12924,
       c_in__h13071,
       c_in__h13218,
       c_in__h15847,
       c_in__h15994,
       c_in__h16141,
       c_in__h16288,
       c_in__h16435,
       c_in__h16582,
       c_in__h16729,
       c_in__h16876,
       c_in__h17023,
       c_in__h17170,
       c_in__h19946,
       c_in__h20093,
       c_in__h20240,
       c_in__h20387,
       c_in__h20534,
       c_in__h20681,
       c_in__h20828,
       c_in__h20975,
       c_in__h21122,
       c_in__h24045,
       c_in__h24192,
       c_in__h24339,
       c_in__h24486,
       c_in__h24633,
       c_in__h24780,
       c_in__h24927,
       c_in__h25074,
       c_in__h28144,
       c_in__h28291,
       c_in__h28438,
       c_in__h28585,
       c_in__h28732,
       c_in__h28879,
       c_in__h29026,
       c_in__h32243,
       c_in__h32390,
       c_in__h32537,
       c_in__h32684,
       c_in__h32831,
       c_in__h32978,
       c_in__h3550,
       c_in__h36342,
       c_in__h36489,
       c_in__h36636,
       c_in__h36783,
       c_in__h36930,
       c_in__h3697,
       c_in__h3844,
       c_in__h3991,
       c_in__h40441,
       c_in__h40588,
       c_in__h40735,
       c_in__h40882,
       c_in__h4138,
       c_in__h4285,
       c_in__h4432,
       c_in__h44540,
       c_in__h44687,
       c_in__h44834,
       c_in__h4579,
       c_in__h4726,
       c_in__h48639,
       c_in__h4873,
       c_in__h48786,
       c_in__h5020,
       c_in__h5167,
       c_in__h52738,
       c_in__h5314,
       c_in__h66894,
       c_in__h67041,
       c_in__h67188,
       c_in__h67335,
       c_in__h67482,
       c_in__h67629,
       c_in__h69041,
       c_in__h69188,
       c_in__h69335,
       c_in__h69482,
       c_in__h69629,
       c_in__h69776,
       c_in__h71188,
       c_in__h71335,
       c_in__h71482,
       c_in__h71629,
       c_in__h71776,
       c_in__h71923,
       c_in__h73335,
       c_in__h73482,
       c_in__h73629,
       c_in__h73776,
       c_in__h73923,
       c_in__h74070,
       c_in__h75482,
       c_in__h75629,
       c_in__h75776,
       c_in__h75923,
       c_in__h76070,
       c_in__h76217,
       c_in__h7649,
       c_in__h77629,
       c_in__h77776,
       c_in__h77923,
       c_in__h7796,
       c_in__h78070,
       c_in__h78217,
       c_in__h78364,
       c_in__h7943,
       c_in__h79775,
       c_in__h79922,
       c_in__h80069,
       c_in__h80216,
       c_in__h80363,
       c_in__h80510,
       c_in__h8090,
       c_in__h8237,
       c_in__h82570,
       c_in__h82716,
       c_in__h82862,
       c_in__h83008,
       c_in__h83154,
       c_in__h83300,
       c_in__h8384,
       c_in__h84542,
       c_in__h84688,
       c_in__h84834,
       c_in__h84980,
       c_in__h85126,
       c_in__h85272,
       c_in__h8531,
       c_in__h86531,
       c_in__h86677,
       c_in__h8678,
       c_in__h86823,
       c_in__h86969,
       c_in__h87115,
       c_in__h87261,
       c_in__h8825,
       c_in__h88521,
       c_in__h88667,
       c_in__h88813,
       c_in__h88959,
       c_in__h89105,
       c_in__h89251,
       c_in__h8972,
       c_in__h90640,
       c_in__h90786,
       c_in__h90932,
       c_in__h91078,
       c_in__h9119,
       c_in__h91224,
       c_in__h91370,
       c_in__h9266,
       c_in__h93834,
       c_in__h93982,
       c_in__h94130,
       c_in__h94278,
       c_in__h94426,
       c_in__h94574,
       c_in__h94722,
       c_in__h94870,
       c_in__h95018,
       c_in__h95166,
       c_in__h95314,
       c_in__h95462,
       c_in__h95610,
       c_in__h95758,
       c_in__h95906,
       c_in__h96054,
       c_in__h96202,
       c_in__h96350,
       c_in__h96498,
       c_in__h96646,
       c_in__h96794,
       c_in__h96942,
       c_in__h97090,
       c_in__h97238,
       c_in__h97386,
       c_in__h97534,
       c_in__h97682,
       c_in__h97830,
       c_in__h97978,
       c_in__h98126,
       carry_out__h81925,
       mac_intermediate_AB_first__615_BITS_30_TO_0_91_ETC___d1917,
       output_sign__h65234,
       temp_val_BIT_7___h82357,
       x__h100697,
       x__h100907,
       x__h100909,
       x__h100986,
       x__h101055,
       x__h101057,
       x__h101133,
       x__h101202,
       x__h101204,
       x__h101280,
       x__h101349,
       x__h101351,
       x__h101427,
       x__h101496,
       x__h101498,
       x__h101574,
       x__h101643,
       x__h101645,
       x__h101721,
       x__h101868,
       x__h103671,
       x__h103740,
       x__h103742,
       x__h103818,
       x__h103887,
       x__h103889,
       x__h103965,
       x__h104034,
       x__h104036,
       x__h104112,
       x__h104181,
       x__h104183,
       x__h104259,
       x__h104328,
       x__h104330,
       x__h104406,
       x__h104475,
       x__h104477,
       x__h104553,
       x__h104622,
       x__h104624,
       x__h104700,
       x__h104769,
       x__h104771,
       x__h104847,
       x__h104916,
       x__h104918,
       x__h104994,
       x__h105063,
       x__h105065,
       x__h105141,
       x__h105210,
       x__h105212,
       x__h105288,
       x__h105357,
       x__h105359,
       x__h105435,
       x__h105504,
       x__h105506,
       x__h105582,
       x__h105651,
       x__h105653,
       x__h105729,
       x__h105798,
       x__h105800,
       x__h105876,
       x__h105945,
       x__h105947,
       x__h106023,
       x__h106092,
       x__h106094,
       x__h106170,
       x__h106239,
       x__h106241,
       x__h106317,
       x__h106386,
       x__h106388,
       x__h106464,
       x__h106533,
       x__h106535,
       x__h106611,
       x__h106680,
       x__h106682,
       x__h106758,
       x__h106827,
       x__h106829,
       x__h106905,
       x__h106974,
       x__h106976,
       x__h107052,
       x__h111745,
       x__h111747,
       x__h111824,
       x__h111893,
       x__h111895,
       x__h111971,
       x__h112040,
       x__h112042,
       x__h112118,
       x__h112187,
       x__h112189,
       x__h112265,
       x__h112334,
       x__h112336,
       x__h112412,
       x__h112481,
       x__h112483,
       x__h112559,
       x__h112628,
       x__h112630,
       x__h112706,
       x__h112775,
       x__h112777,
       x__h112853,
       x__h112922,
       x__h112924,
       x__h113000,
       x__h113069,
       x__h113071,
       x__h113147,
       x__h113216,
       x__h113218,
       x__h113294,
       x__h113363,
       x__h113365,
       x__h113441,
       x__h113510,
       x__h113512,
       x__h113588,
       x__h113657,
       x__h113659,
       x__h113735,
       x__h113804,
       x__h113806,
       x__h113882,
       x__h113951,
       x__h113953,
       x__h114029,
       x__h114098,
       x__h114100,
       x__h114176,
       x__h114245,
       x__h114247,
       x__h114323,
       x__h114392,
       x__h114394,
       x__h114470,
       x__h114539,
       x__h114541,
       x__h114617,
       x__h114686,
       x__h114688,
       x__h114764,
       x__h114833,
       x__h114835,
       x__h114911,
       x__h114980,
       x__h114982,
       x__h115058,
       x__h115205,
       x__h11616,
       x__h11618,
       x__h11695,
       x__h117191,
       x__h117595,
       x__h117597,
       x__h11764,
       x__h11766,
       x__h117673,
       x__h117742,
       x__h117744,
       x__h117819,
       x__h117888,
       x__h117890,
       x__h117965,
       x__h118034,
       x__h118036,
       x__h118111,
       x__h118180,
       x__h118257,
       x__h118327,
       x__h118404,
       x__h11842,
       x__h118551,
       x__h11911,
       x__h11913,
       x__h11989,
       x__h12058,
       x__h12060,
       x__h12136,
       x__h12205,
       x__h12207,
       x__h12283,
       x__h12352,
       x__h12354,
       x__h12430,
       x__h12499,
       x__h12501,
       x__h12577,
       x__h12646,
       x__h12648,
       x__h12724,
       x__h12793,
       x__h12795,
       x__h12871,
       x__h12940,
       x__h12942,
       x__h13018,
       x__h13087,
       x__h13089,
       x__h13165,
       x__h13312,
       x__h15715,
       x__h15717,
       x__h15794,
       x__h15863,
       x__h15865,
       x__h15941,
       x__h16010,
       x__h16012,
       x__h16088,
       x__h16157,
       x__h16159,
       x__h16235,
       x__h16304,
       x__h16306,
       x__h16382,
       x__h16451,
       x__h16453,
       x__h16529,
       x__h16598,
       x__h16600,
       x__h16676,
       x__h16745,
       x__h16747,
       x__h16823,
       x__h16892,
       x__h16894,
       x__h16970,
       x__h17039,
       x__h17041,
       x__h17117,
       x__h17264,
       x__h19814,
       x__h19816,
       x__h19893,
       x__h19962,
       x__h19964,
       x__h20040,
       x__h20109,
       x__h20111,
       x__h20187,
       x__h20256,
       x__h20258,
       x__h20334,
       x__h20403,
       x__h20405,
       x__h20481,
       x__h20550,
       x__h20552,
       x__h20628,
       x__h20697,
       x__h20699,
       x__h20775,
       x__h20844,
       x__h20846,
       x__h20922,
       x__h20991,
       x__h20993,
       x__h21069,
       x__h21216,
       x__h23913,
       x__h23915,
       x__h23992,
       x__h24061,
       x__h24063,
       x__h24139,
       x__h24208,
       x__h24210,
       x__h24286,
       x__h24355,
       x__h24357,
       x__h24433,
       x__h24502,
       x__h24504,
       x__h24580,
       x__h24649,
       x__h24651,
       x__h24727,
       x__h24796,
       x__h24798,
       x__h24874,
       x__h24943,
       x__h24945,
       x__h25021,
       x__h25168,
       x__h28012,
       x__h28014,
       x__h28091,
       x__h28160,
       x__h28162,
       x__h28238,
       x__h28307,
       x__h28309,
       x__h28385,
       x__h28454,
       x__h28456,
       x__h28532,
       x__h28601,
       x__h28603,
       x__h28679,
       x__h28748,
       x__h28750,
       x__h28826,
       x__h28895,
       x__h28897,
       x__h28973,
       x__h29120,
       x__h32111,
       x__h32113,
       x__h32190,
       x__h32259,
       x__h32261,
       x__h32337,
       x__h32406,
       x__h32408,
       x__h32484,
       x__h32553,
       x__h32555,
       x__h32631,
       x__h32700,
       x__h32702,
       x__h32778,
       x__h32847,
       x__h32849,
       x__h32925,
       x__h33072,
       x__h3418,
       x__h3420,
       x__h3497,
       x__h3566,
       x__h3568,
       x__h36210,
       x__h36212,
       x__h36289,
       x__h36358,
       x__h36360,
       x__h36436,
       x__h3644,
       x__h36505,
       x__h36507,
       x__h36583,
       x__h36652,
       x__h36654,
       x__h36730,
       x__h36799,
       x__h36801,
       x__h36877,
       x__h37024,
       x__h3713,
       x__h3715,
       x__h3791,
       x__h3860,
       x__h3862,
       x__h3938,
       x__h4007,
       x__h4009,
       x__h40309,
       x__h40311,
       x__h40388,
       x__h40457,
       x__h40459,
       x__h40535,
       x__h40604,
       x__h40606,
       x__h40682,
       x__h40751,
       x__h40753,
       x__h40829,
       x__h4085,
       x__h40976,
       x__h4154,
       x__h4156,
       x__h4232,
       x__h4301,
       x__h4303,
       x__h4379,
       x__h44408,
       x__h44410,
       x__h4448,
       x__h44487,
       x__h4450,
       x__h44556,
       x__h44558,
       x__h44634,
       x__h44703,
       x__h44705,
       x__h44781,
       x__h44928,
       x__h4526,
       x__h4595,
       x__h4597,
       x__h4673,
       x__h4742,
       x__h4744,
       x__h4820,
       x__h48507,
       x__h48509,
       x__h48586,
       x__h48655,
       x__h48657,
       x__h48733,
       x__h48880,
       x__h4889,
       x__h4891,
       x__h4967,
       x__h5036,
       x__h5038,
       x__h5114,
       x__h5183,
       x__h5185,
       x__h52606,
       x__h52608,
       x__h5261,
       x__h52685,
       x__h52832,
       x__h5408,
       x__h56784,
       x__h66762,
       x__h66764,
       x__h66841,
       x__h66910,
       x__h66912,
       x__h66988,
       x__h67057,
       x__h67059,
       x__h67135,
       x__h67204,
       x__h67206,
       x__h67282,
       x__h67351,
       x__h67353,
       x__h67429,
       x__h67498,
       x__h67500,
       x__h67576,
       x__h68909,
       x__h68911,
       x__h68988,
       x__h69057,
       x__h69059,
       x__h69135,
       x__h69204,
       x__h69206,
       x__h69282,
       x__h69351,
       x__h69353,
       x__h69429,
       x__h69498,
       x__h69500,
       x__h69576,
       x__h69645,
       x__h69647,
       x__h69723,
       x__h69792,
       x__h69794,
       x__h69870,
       x__h71056,
       x__h71058,
       x__h71135,
       x__h71204,
       x__h71206,
       x__h71282,
       x__h71351,
       x__h71353,
       x__h71429,
       x__h71498,
       x__h71500,
       x__h71576,
       x__h71645,
       x__h71647,
       x__h71723,
       x__h71792,
       x__h71794,
       x__h71870,
       x__h71939,
       x__h71941,
       x__h72017,
       x__h73203,
       x__h73205,
       x__h73282,
       x__h73351,
       x__h73353,
       x__h73429,
       x__h73498,
       x__h73500,
       x__h73576,
       x__h73645,
       x__h73647,
       x__h73723,
       x__h73792,
       x__h73794,
       x__h73870,
       x__h73939,
       x__h73941,
       x__h74017,
       x__h74086,
       x__h74088,
       x__h74164,
       x__h7517,
       x__h7519,
       x__h75350,
       x__h75352,
       x__h75429,
       x__h75498,
       x__h75500,
       x__h75576,
       x__h75645,
       x__h75647,
       x__h75723,
       x__h75792,
       x__h75794,
       x__h75870,
       x__h75939,
       x__h75941,
       x__h7596,
       x__h76017,
       x__h76086,
       x__h76088,
       x__h76164,
       x__h76233,
       x__h76235,
       x__h76311,
       x__h7665,
       x__h7667,
       x__h7743,
       x__h77497,
       x__h77499,
       x__h77576,
       x__h77645,
       x__h77647,
       x__h77723,
       x__h77792,
       x__h77794,
       x__h77870,
       x__h77939,
       x__h77941,
       x__h78017,
       x__h78086,
       x__h78088,
       x__h7812,
       x__h7814,
       x__h78164,
       x__h78233,
       x__h78235,
       x__h78311,
       x__h78380,
       x__h78382,
       x__h78458,
       x__h7890,
       x__h7959,
       x__h7961,
       x__h79643,
       x__h79645,
       x__h79722,
       x__h79791,
       x__h79793,
       x__h79869,
       x__h79938,
       x__h79940,
       x__h80016,
       x__h80085,
       x__h80087,
       x__h80163,
       x__h80232,
       x__h80234,
       x__h80310,
       x__h8037,
       x__h80379,
       x__h80381,
       x__h80457,
       x__h80526,
       x__h80528,
       x__h80604,
       x__h8106,
       x__h8108,
       x__h8184,
       x__h8253,
       x__h8255,
       x__h8331,
       x__h8400,
       x__h8402,
       x__h84411,
       x__h84413,
       x__h84489,
       x__h84558,
       x__h84560,
       x__h84635,
       x__h84704,
       x__h84706,
       x__h8478,
       x__h84781,
       x__h84850,
       x__h84852,
       x__h84927,
       x__h84996,
       x__h84998,
       x__h85073,
       x__h85142,
       x__h85144,
       x__h85219,
       x__h85365,
       x__h8547,
       x__h8549,
       x__h8625,
       x__h86382,
       x__h86529,
       x__h86675,
       x__h86821,
       x__h8694,
       x__h8696,
       x__h86967,
       x__h87113,
       x__h87354,
       x__h8772,
       x__h88372,
       x__h8841,
       x__h8843,
       x__h88519,
       x__h88665,
       x__h88811,
       x__h88957,
       x__h89103,
       x__h8919,
       x__h89344,
       x__h8988,
       x__h8990,
       x__h90491,
       x__h90638,
       x__h9066,
       x__h90784,
       x__h90930,
       x__h91076,
       x__h91222,
       x__h9135,
       x__h9137,
       x__h91463,
       x__h9213,
       x__h9360,
       x__h93701,
       x__h93703,
       x__h93781,
       x__h93850,
       x__h93852,
       x__h93929,
       x__h93998,
       x__h94000,
       x__h94077,
       x__h94146,
       x__h94148,
       x__h94225,
       x__h94294,
       x__h94296,
       x__h94373,
       x__h94442,
       x__h94444,
       x__h94521,
       x__h94590,
       x__h94592,
       x__h94669,
       x__h94738,
       x__h94740,
       x__h94817,
       x__h94886,
       x__h94888,
       x__h94965,
       x__h95034,
       x__h95036,
       x__h95113,
       x__h95182,
       x__h95184,
       x__h95261,
       x__h95330,
       x__h95332,
       x__h95409,
       x__h95478,
       x__h95480,
       x__h95557,
       x__h95626,
       x__h95628,
       x__h95705,
       x__h95774,
       x__h95776,
       x__h95853,
       x__h95922,
       x__h95924,
       x__h96001,
       x__h96070,
       x__h96072,
       x__h96149,
       x__h96218,
       x__h96220,
       x__h96297,
       x__h96366,
       x__h96368,
       x__h96445,
       x__h96514,
       x__h96516,
       x__h96593,
       x__h96662,
       x__h96664,
       x__h96741,
       x__h96810,
       x__h96812,
       x__h96889,
       x__h96958,
       x__h96960,
       x__h97037,
       x__h97106,
       x__h97108,
       x__h97185,
       x__h97254,
       x__h97256,
       x__h97333,
       x__h97402,
       x__h97404,
       x__h97481,
       x__h97550,
       x__h97552,
       x__h97629,
       x__h97698,
       x__h97700,
       x__h97777,
       x__h97846,
       x__h97848,
       x__h97925,
       x__h97994,
       x__h97996,
       x__h98073,
       x__h98221,
       y__h100700,
       y__h100908,
       y__h100910,
       y__h101056,
       y__h101058,
       y__h101203,
       y__h101205,
       y__h101350,
       y__h101352,
       y__h101497,
       y__h101499,
       y__h101644,
       y__h101646,
       y__h103741,
       y__h103743,
       y__h103888,
       y__h103890,
       y__h104035,
       y__h104037,
       y__h104182,
       y__h104184,
       y__h104329,
       y__h104331,
       y__h104476,
       y__h104478,
       y__h104623,
       y__h104625,
       y__h104770,
       y__h104772,
       y__h104917,
       y__h104919,
       y__h105064,
       y__h105066,
       y__h105211,
       y__h105213,
       y__h105358,
       y__h105360,
       y__h105505,
       y__h105507,
       y__h105652,
       y__h105654,
       y__h105799,
       y__h105801,
       y__h105946,
       y__h105948,
       y__h106093,
       y__h106095,
       y__h106240,
       y__h106242,
       y__h106387,
       y__h106389,
       y__h106534,
       y__h106536,
       y__h106681,
       y__h106683,
       y__h106828,
       y__h106830,
       y__h106975,
       y__h106977,
       y__h111746,
       y__h111748,
       y__h111894,
       y__h111896,
       y__h112041,
       y__h112043,
       y__h112188,
       y__h112190,
       y__h112335,
       y__h112337,
       y__h112482,
       y__h112484,
       y__h112629,
       y__h112631,
       y__h112776,
       y__h112778,
       y__h112923,
       y__h112925,
       y__h113070,
       y__h113072,
       y__h113217,
       y__h113219,
       y__h11333,
       y__h113364,
       y__h113366,
       y__h113511,
       y__h113513,
       y__h113658,
       y__h113660,
       y__h113805,
       y__h113807,
       y__h113952,
       y__h113954,
       y__h114099,
       y__h114101,
       y__h114246,
       y__h114248,
       y__h114393,
       y__h114395,
       y__h114540,
       y__h114542,
       y__h114687,
       y__h114689,
       y__h114834,
       y__h114836,
       y__h114981,
       y__h114983,
       y__h11599,
       y__h11617,
       y__h11619,
       y__h117194,
       y__h11747,
       y__h117596,
       y__h117598,
       y__h11765,
       y__h11767,
       y__h117743,
       y__h117745,
       y__h117889,
       y__h117891,
       y__h118035,
       y__h118037,
       y__h118181,
       y__h118328,
       y__h11894,
       y__h11912,
       y__h11914,
       y__h12041,
       y__h12059,
       y__h12061,
       y__h12188,
       y__h12206,
       y__h12208,
       y__h12335,
       y__h12353,
       y__h12355,
       y__h12482,
       y__h12500,
       y__h12502,
       y__h12629,
       y__h12647,
       y__h12649,
       y__h12776,
       y__h12794,
       y__h12796,
       y__h12923,
       y__h12941,
       y__h12943,
       y__h13070,
       y__h13088,
       y__h13090,
       y__h13217,
       y__h15432,
       y__h15698,
       y__h15716,
       y__h15718,
       y__h15846,
       y__h15864,
       y__h15866,
       y__h15993,
       y__h16011,
       y__h16013,
       y__h16140,
       y__h16158,
       y__h16160,
       y__h16287,
       y__h16305,
       y__h16307,
       y__h16434,
       y__h16452,
       y__h16454,
       y__h16581,
       y__h16599,
       y__h16601,
       y__h16728,
       y__h16746,
       y__h16748,
       y__h16875,
       y__h16893,
       y__h16895,
       y__h17022,
       y__h17040,
       y__h17042,
       y__h17169,
       y__h19531,
       y__h19797,
       y__h19815,
       y__h19817,
       y__h19945,
       y__h19963,
       y__h19965,
       y__h20092,
       y__h20110,
       y__h20112,
       y__h20239,
       y__h20257,
       y__h20259,
       y__h20386,
       y__h20404,
       y__h20406,
       y__h20533,
       y__h20551,
       y__h20553,
       y__h20680,
       y__h20698,
       y__h20700,
       y__h20827,
       y__h20845,
       y__h20847,
       y__h20974,
       y__h20992,
       y__h20994,
       y__h21121,
       y__h23630,
       y__h23896,
       y__h23914,
       y__h23916,
       y__h24044,
       y__h24062,
       y__h24064,
       y__h24191,
       y__h24209,
       y__h24211,
       y__h24338,
       y__h24356,
       y__h24358,
       y__h24485,
       y__h24503,
       y__h24505,
       y__h24632,
       y__h24650,
       y__h24652,
       y__h24779,
       y__h24797,
       y__h24799,
       y__h24926,
       y__h24944,
       y__h24946,
       y__h25073,
       y__h27729,
       y__h27995,
       y__h28013,
       y__h28015,
       y__h28143,
       y__h28161,
       y__h28163,
       y__h28290,
       y__h28308,
       y__h28310,
       y__h28437,
       y__h28455,
       y__h28457,
       y__h28584,
       y__h28602,
       y__h28604,
       y__h28731,
       y__h28749,
       y__h28751,
       y__h28878,
       y__h28896,
       y__h28898,
       y__h29025,
       y__h31828,
       y__h32094,
       y__h32112,
       y__h32114,
       y__h32242,
       y__h32260,
       y__h32262,
       y__h32389,
       y__h32407,
       y__h32409,
       y__h32536,
       y__h32554,
       y__h32556,
       y__h32683,
       y__h32701,
       y__h32703,
       y__h32830,
       y__h32848,
       y__h32850,
       y__h32977,
       y__h3419,
       y__h3421,
       y__h3567,
       y__h3569,
       y__h35927,
       y__h36193,
       y__h36211,
       y__h36213,
       y__h36341,
       y__h36359,
       y__h36361,
       y__h36488,
       y__h36506,
       y__h36508,
       y__h36635,
       y__h36653,
       y__h36655,
       y__h36782,
       y__h36800,
       y__h36802,
       y__h36929,
       y__h3714,
       y__h3716,
       y__h3861,
       y__h3863,
       y__h40026,
       y__h4008,
       y__h4010,
       y__h40292,
       y__h40310,
       y__h40312,
       y__h40440,
       y__h40458,
       y__h40460,
       y__h40587,
       y__h40605,
       y__h40607,
       y__h40734,
       y__h40752,
       y__h40754,
       y__h40881,
       y__h4155,
       y__h4157,
       y__h4302,
       y__h4304,
       y__h44125,
       y__h44391,
       y__h44409,
       y__h44411,
       y__h4449,
       y__h4451,
       y__h44539,
       y__h44557,
       y__h44559,
       y__h44686,
       y__h44704,
       y__h44706,
       y__h44833,
       y__h4596,
       y__h4598,
       y__h4743,
       y__h4745,
       y__h48224,
       y__h48490,
       y__h48508,
       y__h48510,
       y__h48638,
       y__h48656,
       y__h48658,
       y__h48785,
       y__h4890,
       y__h4892,
       y__h5037,
       y__h5039,
       y__h5184,
       y__h5186,
       y__h52323,
       y__h52589,
       y__h52607,
       y__h52609,
       y__h52737,
       y__h56422,
       y__h56688,
       y__h60521,
       y__h66763,
       y__h66765,
       y__h66911,
       y__h66913,
       y__h67058,
       y__h67060,
       y__h67205,
       y__h67207,
       y__h67352,
       y__h67354,
       y__h67499,
       y__h67501,
       y__h68626,
       y__h68892,
       y__h68910,
       y__h68912,
       y__h69040,
       y__h69058,
       y__h69060,
       y__h69187,
       y__h69205,
       y__h69207,
       y__h69334,
       y__h69352,
       y__h69354,
       y__h69481,
       y__h69499,
       y__h69501,
       y__h69628,
       y__h69646,
       y__h69648,
       y__h69775,
       y__h69793,
       y__h69795,
       y__h70773,
       y__h71039,
       y__h71057,
       y__h71059,
       y__h71187,
       y__h71205,
       y__h71207,
       y__h71334,
       y__h71352,
       y__h71354,
       y__h71481,
       y__h71499,
       y__h71501,
       y__h71628,
       y__h71646,
       y__h71648,
       y__h71775,
       y__h71793,
       y__h71795,
       y__h71922,
       y__h71940,
       y__h71942,
       y__h7234,
       y__h72920,
       y__h73186,
       y__h73204,
       y__h73206,
       y__h73334,
       y__h73352,
       y__h73354,
       y__h73481,
       y__h73499,
       y__h73501,
       y__h73628,
       y__h73646,
       y__h73648,
       y__h73775,
       y__h73793,
       y__h73795,
       y__h73922,
       y__h73940,
       y__h73942,
       y__h74069,
       y__h74087,
       y__h74089,
       y__h7500,
       y__h75067,
       y__h7518,
       y__h7520,
       y__h75333,
       y__h75351,
       y__h75353,
       y__h75481,
       y__h75499,
       y__h75501,
       y__h75628,
       y__h75646,
       y__h75648,
       y__h75775,
       y__h75793,
       y__h75795,
       y__h75922,
       y__h75940,
       y__h75942,
       y__h76069,
       y__h76087,
       y__h76089,
       y__h76216,
       y__h76234,
       y__h76236,
       y__h7648,
       y__h7666,
       y__h7668,
       y__h77214,
       y__h77480,
       y__h77498,
       y__h77500,
       y__h77628,
       y__h77646,
       y__h77648,
       y__h77775,
       y__h77793,
       y__h77795,
       y__h77922,
       y__h77940,
       y__h77942,
       y__h7795,
       y__h78069,
       y__h78087,
       y__h78089,
       y__h7813,
       y__h7815,
       y__h78216,
       y__h78234,
       y__h78236,
       y__h78363,
       y__h78381,
       y__h78383,
       y__h79361,
       y__h7942,
       y__h7960,
       y__h7962,
       y__h79626,
       y__h79644,
       y__h79646,
       y__h79774,
       y__h79792,
       y__h79794,
       y__h79921,
       y__h79939,
       y__h79941,
       y__h80068,
       y__h80086,
       y__h80088,
       y__h80215,
       y__h80233,
       y__h80235,
       y__h80362,
       y__h80380,
       y__h80382,
       y__h80509,
       y__h80527,
       y__h80529,
       y__h8089,
       y__h8107,
       y__h8109,
       y__h8236,
       y__h8254,
       y__h8256,
       y__h8383,
       y__h8401,
       y__h8403,
       y__h84412,
       y__h84414,
       y__h84559,
       y__h84561,
       y__h84705,
       y__h84707,
       y__h84851,
       y__h84853,
       y__h84997,
       y__h84999,
       y__h85143,
       y__h85145,
       y__h8530,
       y__h8548,
       y__h8550,
       y__h8677,
       y__h8695,
       y__h8697,
       y__h8824,
       y__h8842,
       y__h8844,
       y__h8971,
       y__h8989,
       y__h8991,
       y__h90225,
       y__h9118,
       y__h9136,
       y__h9138,
       y__h9265,
       y__h93702,
       y__h93704,
       y__h93851,
       y__h93853,
       y__h93999,
       y__h94001,
       y__h94147,
       y__h94149,
       y__h94295,
       y__h94297,
       y__h94443,
       y__h94445,
       y__h94591,
       y__h94593,
       y__h94739,
       y__h94741,
       y__h94887,
       y__h94889,
       y__h95035,
       y__h95037,
       y__h95183,
       y__h95185,
       y__h95331,
       y__h95333,
       y__h95479,
       y__h95481,
       y__h95627,
       y__h95629,
       y__h95775,
       y__h95777,
       y__h95923,
       y__h95925,
       y__h96071,
       y__h96073,
       y__h96219,
       y__h96221,
       y__h96367,
       y__h96369,
       y__h96515,
       y__h96517,
       y__h96663,
       y__h96665,
       y__h96811,
       y__h96813,
       y__h96959,
       y__h96961,
       y__h97107,
       y__h97109,
       y__h97255,
       y__h97257,
       y__h97403,
       y__h97405,
       y__h97551,
       y__h97553,
       y__h97699,
       y__h97701,
       y__h97847,
       y__h97849,
       y__h97995,
       y__h97997;

  // action method set_inputs
  assign RDY_set_inputs =
	     a_FULL_N && b_FULL_N && c_1_FULL_N && s1_or_s2_1_FULL_N ;
  assign CAN_FIRE_set_inputs =
	     a_FULL_N && b_FULL_N && c_1_FULL_N && s1_or_s2_1_FULL_N ;
  assign WILL_FIRE_set_inputs = EN_set_inputs ;

  // value method get_result
  assign get_result =
	     s1_or_s2_2_D_OUT ?
	       mac_intermediate_AB_first__615_BIT_31_616_XOR__ETC___d1914 :
	       { IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[31],
		 IF_IF_mac_intermediate_AB_first__615_BITS_30_T_ETC___d2628 } ;
  assign RDY_get_result =
	     c_2_EMPTY_N && s1_or_s2_2_EMPTY_N &&
	     mac_intermediate_AB_EMPTY_N ;

  // submodule a
  FIFO2 #(.width(32'd16), .guarded(1'd1)) a(.RST(RST_N),
					    .CLK(CLK),
					    .D_IN(a_D_IN),
					    .ENQ(a_ENQ),
					    .DEQ(a_DEQ),
					    .CLR(a_CLR),
					    .D_OUT(a_D_OUT),
					    .FULL_N(a_FULL_N),
					    .EMPTY_N(a_EMPTY_N));

  // submodule b
  FIFO2 #(.width(32'd16), .guarded(1'd1)) b(.RST(RST_N),
					    .CLK(CLK),
					    .D_IN(b_D_IN),
					    .ENQ(b_ENQ),
					    .DEQ(b_DEQ),
					    .CLR(b_CLR),
					    .D_OUT(b_D_OUT),
					    .FULL_N(b_FULL_N),
					    .EMPTY_N(b_EMPTY_N));

  // submodule c_1
  FIFO2 #(.width(32'd32), .guarded(1'd1)) c_1(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(c_1_D_IN),
					      .ENQ(c_1_ENQ),
					      .DEQ(c_1_DEQ),
					      .CLR(c_1_CLR),
					      .D_OUT(c_1_D_OUT),
					      .FULL_N(c_1_FULL_N),
					      .EMPTY_N(c_1_EMPTY_N));

  // submodule c_2
  FIFO2 #(.width(32'd32), .guarded(1'd1)) c_2(.RST(RST_N),
					      .CLK(CLK),
					      .D_IN(c_2_D_IN),
					      .ENQ(c_2_ENQ),
					      .DEQ(c_2_DEQ),
					      .CLR(c_2_CLR),
					      .D_OUT(c_2_D_OUT),
					      .FULL_N(c_2_FULL_N),
					      .EMPTY_N(c_2_EMPTY_N));

  // submodule mac_intermediate_AB
  FIFO2 #(.width(32'd32), .guarded(1'd1)) mac_intermediate_AB(.RST(RST_N),
							      .CLK(CLK),
							      .D_IN(mac_intermediate_AB_D_IN),
							      .ENQ(mac_intermediate_AB_ENQ),
							      .DEQ(mac_intermediate_AB_DEQ),
							      .CLR(mac_intermediate_AB_CLR),
							      .D_OUT(mac_intermediate_AB_D_OUT),
							      .FULL_N(mac_intermediate_AB_FULL_N),
							      .EMPTY_N(mac_intermediate_AB_EMPTY_N));

  // submodule s1_or_s2_1
  FIFO2 #(.width(32'd1), .guarded(1'd1)) s1_or_s2_1(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(s1_or_s2_1_D_IN),
						    .ENQ(s1_or_s2_1_ENQ),
						    .DEQ(s1_or_s2_1_DEQ),
						    .CLR(s1_or_s2_1_CLR),
						    .D_OUT(s1_or_s2_1_D_OUT),
						    .FULL_N(s1_or_s2_1_FULL_N),
						    .EMPTY_N(s1_or_s2_1_EMPTY_N));

  // submodule s1_or_s2_2
  FIFO2 #(.width(32'd1), .guarded(1'd1)) s1_or_s2_2(.RST(RST_N),
						    .CLK(CLK),
						    .D_IN(s1_or_s2_2_D_IN),
						    .ENQ(s1_or_s2_2_ENQ),
						    .DEQ(s1_or_s2_2_DEQ),
						    .CLR(s1_or_s2_2_CLR),
						    .D_OUT(s1_or_s2_2_D_OUT),
						    .FULL_N(s1_or_s2_2_FULL_N),
						    .EMPTY_N(s1_or_s2_2_EMPTY_N));

  // rule RL_perform_mac_stage1
  assign CAN_FIRE_RL_perform_mac_stage1 =
	     a_EMPTY_N && b_EMPTY_N && c_1_EMPTY_N && s1_or_s2_1_EMPTY_N &&
	     mac_intermediate_AB_FULL_N &&
	     c_2_FULL_N &&
	     s1_or_s2_2_FULL_N ;
  assign WILL_FIRE_RL_perform_mac_stage1 = CAN_FIRE_RL_perform_mac_stage1 ;

  // rule RL_perform_mac_stage2
  assign CAN_FIRE_RL_perform_mac_stage2 = RDY_get_result ;
  assign WILL_FIRE_RL_perform_mac_stage2 = RDY_get_result ;

  // submodule a
  assign a_D_IN = set_inputs_a_in ;
  assign a_ENQ = EN_set_inputs ;
  assign a_DEQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign a_CLR = 1'b0 ;

  // submodule b
  assign b_D_IN = set_inputs_b_in ;
  assign b_ENQ = EN_set_inputs ;
  assign b_DEQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign b_CLR = 1'b0 ;

  // submodule c_1
  assign c_1_D_IN = set_inputs_c_in ;
  assign c_1_ENQ = EN_set_inputs ;
  assign c_1_DEQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign c_1_CLR = 1'b0 ;

  // submodule c_2
  assign c_2_D_IN = c_1_D_OUT ;
  assign c_2_ENQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign c_2_DEQ = RDY_get_result ;
  assign c_2_CLR = 1'b0 ;

  // submodule mac_intermediate_AB
  assign mac_intermediate_AB_D_IN = s1_or_s2_1_D_OUT ? x__h65186 : v__h65211 ;
  assign mac_intermediate_AB_ENQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign mac_intermediate_AB_DEQ = RDY_get_result ;
  assign mac_intermediate_AB_CLR = 1'b0 ;

  // submodule s1_or_s2_1
  assign s1_or_s2_1_D_IN = set_inputs_s1_or_s2_in ;
  assign s1_or_s2_1_ENQ = EN_set_inputs ;
  assign s1_or_s2_1_DEQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign s1_or_s2_1_CLR = 1'b0 ;

  // submodule s1_or_s2_2
  assign s1_or_s2_2_D_IN = s1_or_s2_1_D_OUT ;
  assign s1_or_s2_2_ENQ = CAN_FIRE_RL_perform_mac_stage1 ;
  assign s1_or_s2_2_DEQ = RDY_get_result ;
  assign s1_or_s2_2_CLR = 1'b0 ;

  // remaining internal signals
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2286 =
	     ({ 21'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2216 } ==
	      22'd0) ?
	       (({ 22'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2218 } ==
		 23'd0) ?
		  (({ 23'd0,
		      IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2220 } ==
		    24'd0) ?
		     5'd7 :
		     5'd8) :
		  5'd9) :
	       5'd10 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2288 =
	     ({ 19'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2212 } ==
	      20'd0) ?
	       (({ 20'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2214 } ==
		 21'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2286 :
		  5'd11) :
	       5'd12 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2290 =
	     ({ 17'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2208 } ==
	      18'd0) ?
	       (({ 18'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2210 } ==
		 19'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2288 :
		  5'd13) :
	       5'd14 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2292 =
	     ({ 15'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2204 } ==
	      16'd0) ?
	       (({ 16'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2206 } ==
		 17'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2290 :
		  5'd15) :
	       5'd16 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2294 =
	     ({ 13'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2200 } ==
	      14'd0) ?
	       (({ 14'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2202 } ==
		 15'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2292 :
		  5'd17) :
	       5'd18 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2296 =
	     ({ 11'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2196 } ==
	      12'd0) ?
	       (({ 12'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2198 } ==
		 13'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2294 :
		  5'd19) :
	       5'd20 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2298 =
	     ({ 9'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2192 } ==
	      10'd0) ?
	       (({ 10'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2194 } ==
		 11'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2296 :
		  5'd21) :
	       5'd22 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2300 =
	     ({ 7'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2188 } ==
	      8'd0) ?
	       (({ 8'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2190 } ==
		 9'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2298 :
		  5'd23) :
	       5'd24 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2302 =
	     ({ 5'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2184 } ==
	      6'd0) ?
	       (({ 6'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2186 } ==
		 7'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2300 :
		  5'd25) :
	       5'd26 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2304 =
	     ({ 3'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2180 } ==
	      4'd0) ?
	       (({ 4'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2182 } ==
		 5'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2302 :
		  5'd27) :
	       5'd28 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2306 =
	     ({ 1'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2176 } ==
	      2'd0) ?
	       (({ 2'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2178 } ==
		 3'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2304 :
		  5'd29) :
	       5'd30 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2368 =
	     ({ 21'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2216 } ==
	      22'd0) ?
	       (({ 22'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2218 } ==
		 23'd0) ?
		  (({ 23'd0,
		      IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2220 } ==
		    24'd0) ?
		     5'd24 :
		     5'd23) :
		  5'd22) :
	       5'd21 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2370 =
	     ({ 19'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2212 } ==
	      20'd0) ?
	       (({ 20'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2214 } ==
		 21'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2368 :
		  5'd20) :
	       5'd19 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2372 =
	     ({ 17'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2208 } ==
	      18'd0) ?
	       (({ 18'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2210 } ==
		 19'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2370 :
		  5'd18) :
	       5'd17 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2374 =
	     ({ 15'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2204 } ==
	      16'd0) ?
	       (({ 16'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2206 } ==
		 17'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2372 :
		  5'd16) :
	       5'd15 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2376 =
	     ({ 13'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2200 } ==
	      14'd0) ?
	       (({ 14'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2202 } ==
		 15'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2374 :
		  5'd14) :
	       5'd13 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2378 =
	     ({ 11'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2196 } ==
	      12'd0) ?
	       (({ 12'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2198 } ==
		 13'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2376 :
		  5'd12) :
	       5'd11 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2380 =
	     ({ 9'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2192 } ==
	      10'd0) ?
	       (({ 10'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2194 } ==
		 11'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2378 :
		  5'd10) :
	       5'd9 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2382 =
	     ({ 7'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2188 } ==
	      8'd0) ?
	       (({ 8'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2190 } ==
		 9'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2380 :
		  5'd8) :
	       5'd7 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2384 =
	     ({ 5'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2184 } ==
	      6'd0) ?
	       (({ 6'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2186 } ==
		 7'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2382 :
		  5'd6) :
	       5'd5 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2386 =
	     ({ 3'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2180 } ==
	      4'd0) ?
	       (({ 4'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2182 } ==
		 5'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2384 :
		  5'd4) :
	       5'd3 ;
  assign IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2388 =
	     ({ 1'd0,
		IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2176 } ==
	      2'd0) ?
	       (({ 2'd0,
		   IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2178 } ==
		 3'd0) ?
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2386 :
		  5'd2) :
	       5'd1 ;
  assign IF_IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7__ETC__q40 =
	     (IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THE_ETC__q39[0] &
	      y__h90225) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7__ETC__q70 =
	     (IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THE_ETC__q39[0] ^
	      y__h90225) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first_ETC__q38 =
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[8] ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first_ETC__q69 =
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[7] ?
	       ((IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[6:0] !=
		 7'd0 ||
		 IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[8]) ?
		  _theResult___snd_fst__h83421 :
		  IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[15:8]) :
	       IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[15:8] ;
  assign IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THE_ETC__q29 =
	     (IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THEN_1_ETC__q28[0] &
	      temp_val_BIT_7___h82357) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THE_ETC__q39 =
	     (IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THEN_1_ETC__q28[0] ^
	      temp_val_BIT_7___h82357) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6__ETC__q54 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_ETC__q16 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[0] &
	      y__h40026) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_ETC__q62 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[0] ^
	      y__h40026) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_ETC___d948 =
	     { IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_ETC__q61[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_ETC__q62[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9__ETC___d947 } ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_ETC__q17 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34[0] &
	      y__h44125) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_ETC__q61 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34[0] ^
	      y__h44125) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_ETC__q18 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_TH_ETC___d31[0] &
	      y__h48224) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_ETC__q64 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_TH_ETC___d31[0] ^
	      y__h48224) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_ETC___d949 =
	     { IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_ETC__q63[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_ETC__q64[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_ETC___d948 } ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_ETC__q19 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_TH_ETC___d28[0] &
	      y__h52323) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_ETC__q63 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_TH_ETC___d28[0] ^
	      y__h52323) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_14_4_ETC__q20 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_14_4_TH_ETC___d25[0] &
	      y__h56422) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_14_4_ETC__q67 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_14_4_TH_ETC___d25[0] ^
	      y__h56422) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_15_T_ETC__q66 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_15_THEN_ETC__q65[0] ^
	      y__h60521) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3__ETC__q53 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[0] ^
	      IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[1]) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3__ETC__q7 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[0] &
	      IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[1]) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0__ETC__q52 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[0] ^
	      y__h7234) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0__ETC__q8 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[0] &
	      y__h7234) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7__ETC___d944 =
	     { IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7__ETC__q51[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0__ETC__q52[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3__ETC__q53[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6__ETC__q54[0] } ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7__ETC__q51 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[0] ^
	      y__h11333) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7__ETC__q9 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[0] &
	      y__h11333) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4__ETC__q10 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[0] &
	      y__h15432) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4__ETC__q56 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[0] ^
	      y__h15432) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1__ETC___d945 =
	     { IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1__ETC__q55[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4__ETC__q56[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7__ETC___d944 } ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1__ETC__q11 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[0] &
	      y__h19531) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1__ETC__q55 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[0] ^
	      y__h19531) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8__ETC__q12 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[0] &
	      y__h23630) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8__ETC__q58 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[0] ^
	      y__h23630) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5__ETC___d946 =
	     { IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5__ETC__q57[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8__ETC__q58[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1__ETC___d945 } ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5__ETC__q13 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[0] &
	      y__h27729) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5__ETC__q57 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[0] ^
	      y__h27729) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2__ETC__q14 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[0] &
	      y__h31828) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2__ETC__q60 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[0] ^
	      y__h31828) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9__ETC___d947 =
	     { IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9__ETC__q59[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2__ETC__q60[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5__ETC___d946 } ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9__ETC__q15 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[0] &
	      y__h35927) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9__ETC__q59 =
	     (IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[0] ^
	      y__h35927) ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THEN_1_ELS_ETC__q4 =
	     IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THEN_1_ELSE_0__q3[0] ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THE_ETC___d1534 =
	     { IF_IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THE_ETC__q36[0],
	       IF_IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_ETC__q37[0],
	       IF_IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_ETC___d1533 } ;
  assign IF_IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THE_ETC__q27 =
	     (IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[0] &
	      y__h79361) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THE_ETC__q36 =
	     (IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[0] ^
	      y__h79361) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_ETC__q33 =
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537 =
	     temp_val_BIT_7___h82357 ?
	       v__h65242 :
	       { IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1505,
		 IF_IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THE_ETC___d1534,
		 1'd0 } ;
  assign IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1597 =
	     { IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[11] ^
	       c_in__h82716,
	       IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[10] ^
	       c_in__h82570,
	       IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[9] ^
	       IF_IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first_ETC__q38[0],
	       IF_INV_IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_f_ETC__q68[0] } ;
  assign IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC__q21 =
	     (IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[0] &
	      IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[1]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC__q32 =
	     (IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[0] ^
	      IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[1]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_ETC__q22 =
	     (IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[0] &
	      y__h68626) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_ETC__q31 =
	     (IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[0] ^
	      y__h68626) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_ETC___d1532 =
	     { IF_IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_ETC__q30[0],
	       IF_IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_ETC__q31[0],
	       IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC__q32[0],
	       IF_IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_ETC__q33[0] } ;
  assign IF_IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_ETC__q23 =
	     (IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[0] &
	      y__h70773) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_ETC__q30 =
	     (IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[0] ^
	      y__h70773) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_ETC__q24 =
	     (IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[0] &
	      y__h72920) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_ETC__q35 =
	     (IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[0] ^
	      y__h72920) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_ETC___d1533 =
	     { IF_IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_ETC__q34[0],
	       IF_IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_ETC__q35[0],
	       IF_IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_ETC___d1532 } ;
  assign IF_IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_ETC__q25 =
	     (IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[0] &
	      y__h75067) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_ETC__q34 =
	     (IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[0] ^
	      y__h75067) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_ETC__q26 =
	     (IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[0] &
	      y__h77214) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_ETC__q37 =
	     (IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[0] ^
	      y__h77214) ?
	       8'd1 :
	       8'd0 ;
  assign IF_IF_mac_intermediate_AB_first__615_BITS_30_T_ETC___d2628 =
	     (IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[31] ^
	      IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1920[31]) ?
	       { spliced_bits__h119149,
		 theResult___snd_fst_BITS_23_TO_0_19258_SL_sub__ETC__q72[23:1] } :
	       IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2627 ;
  assign IF_IF_mac_intermediate_AB_first__615_BITS_30_T_ETC__q41 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[23] ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_f_ETC__q68 =
	     (~IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[8]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THEN_1_ETC__q28 =
	     (~IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THEN_1_ELSE_0__q3[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_mac_intermediate_AB_first__615_BITS__ETC__q44 =
	     (~(IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[23] ^
		INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[0])) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_mac_intermediate_AB_first__615_BITS__ETC__q49 =
	     (~IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[23]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_mac_intermediate_AB_first__615_BITS__ETC__q50 =
	     (~(IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[23] ^
		IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[0])) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_INV_intermediate_mantissa2024115_BIT_0__ETC__q47 =
	     (~INV_intermediate_mantissa202411__q45[0]) ? 25'd1 : 25'd0 ;
  assign IF_INV_intermediate_mantissa2024115_BIT_0_THEN_ETC__q46 =
	     INV_intermediate_mantissa202411__q45[0] ? 25'd1 : 25'd0 ;
  assign IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308 =
	     (_theResult___snd_fst__h115233 == 25'd0) ?
	       5'd6 :
	       (NOT_IF_mac_intermediate_AB_first__615_BITS_30__ETC___d2174 ?
		  5'd31 :
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2306) ;
  assign IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2627 =
	     (x__h106974 | y__h106975) ?
	       { spliced_bits__h119385,
		 _theResult___snd_fst_BITS_24_TO_2___h119495 } :
	       { IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[30:23],
		 _theResult___snd_fst_BITS_23_TO_1___h119515 } ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[0] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[10] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[11] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_TH_ETC___d31 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[12] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_TH_ETC___d28 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[13] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_14_4_TH_ETC___d25 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[14] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_15_THEN_ETC__q65 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[15] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[1] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[2] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[3] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[4] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[5] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[6] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[7] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[8] ? op1__h1105 : 16'd0 ;
  assign IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40 =
	     SEXT_b_first__5_BITS_7_TO_0_6___d17[9] ? op1__h1105 : 16'd0 ;
  assign IF_aD_OUT_BIT_7_AND_bD_OUT_BIT_7_THEN_1_ELSE_0__q1 =
	     (a_D_OUT[7] & b_D_OUT[7]) ? 8'd1 : 8'd0 ;
  assign IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THEN_1_ELSE_0__q3 =
	     (a_D_OUT[7] ^ b_D_OUT[7]) ? 8'd1 : 8'd0 ;
  assign IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421 =
	     (b_D_OUT[14:7] == 8'd0) ? b_D_OUT[14:7] : mantissa1__h65237 ;
  assign IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1503 =
	     { x__h80016 ^ c_in__h79922,
	       x__h79869 ^ c_in__h79775,
	       x__h79722 ^
	       IF_IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THE_ETC__q27[0] } ;
  assign IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1504 =
	     { x__h80310 ^ c_in__h80216,
	       x__h80163 ^ c_in__h80069,
	       IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1503 } ;
  assign IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1505 =
	     { x__h80604 ^ c_in__h80510,
	       x__h80457 ^ c_in__h80363,
	       IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1504 } ;
  assign IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049 =
	     b_D_OUT[0] ? mantissa1__h65237 : 8'd0 ;
  assign IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046 =
	     b_D_OUT[1] ? mantissa1__h65237 : 8'd0 ;
  assign IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110 =
	     b_D_OUT[2] ? mantissa1__h65237 : 8'd0 ;
  assign IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172 =
	     b_D_OUT[3] ? mantissa1__h65237 : 8'd0 ;
  assign IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234 =
	     b_D_OUT[4] ? mantissa1__h65237 : 8'd0 ;
  assign IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296 =
	     b_D_OUT[5] ? mantissa1__h65237 : 8'd0 ;
  assign IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358 =
	     b_D_OUT[6] ? mantissa1__h65237 : 8'd0 ;
  assign IF_mac_intermediate_ABD_OUT_BIT_0_AND_c_2D_O_ETC__q2 =
	     (mac_intermediate_AB_D_OUT[0] & c_2_D_OUT[0]) ? 32'd1 : 32'd0 ;
  assign IF_mac_intermediate_ABD_OUT_BIT_0_XOR_c_2D_O_ETC__q71 =
	     (mac_intermediate_AB_D_OUT[0] ^ c_2_D_OUT[0]) ? 32'd1 : 32'd0 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918 =
	     mac_intermediate_AB_first__615_BITS_30_TO_0_91_ETC___d1917 ?
	       c_2_D_OUT :
	       mac_intermediate_AB_D_OUT ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1920 =
	     mac_intermediate_AB_first__615_BITS_30_TO_0_91_ETC___d1917 ?
	       mac_intermediate_AB_D_OUT :
	       c_2_D_OUT ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2002 =
	     { x__h100986 ^
	       IF_x00697_OR_IF_mac_intermediate_AB_first__615_ETC__q43[0],
	       IF_INV_IF_mac_intermediate_AB_first__615_BITS__ETC__q44[0] } ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2003 =
	     { x__h101280 ^ c_in__h101186,
	       x__h101133 ^ c_in__h101039,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2002 } ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2004 =
	     { x__h101574 ^ c_in__h101480,
	       x__h101427 ^ c_in__h101333,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2003 } ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2176 =
	     x__h115058 ^ c_in__h114964 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2178 =
	     x__h114911 ^ c_in__h114817 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2180 =
	     x__h114764 ^ c_in__h114670 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2182 =
	     x__h114617 ^ c_in__h114523 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2184 =
	     x__h114470 ^ c_in__h114376 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2186 =
	     x__h114323 ^ c_in__h114229 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2188 =
	     x__h114176 ^ c_in__h114082 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2190 =
	     x__h114029 ^ c_in__h113935 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2192 =
	     x__h113882 ^ c_in__h113788 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2194 =
	     x__h113735 ^ c_in__h113641 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2196 =
	     x__h113588 ^ c_in__h113494 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2198 =
	     x__h113441 ^ c_in__h113347 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2200 =
	     x__h113294 ^ c_in__h113200 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2202 =
	     x__h113147 ^ c_in__h113053 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2204 =
	     x__h113000 ^ c_in__h112906 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2206 =
	     x__h112853 ^ c_in__h112759 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2208 =
	     x__h112706 ^ c_in__h112612 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2210 =
	     x__h112559 ^ c_in__h112465 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2212 =
	     x__h112412 ^ c_in__h112318 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2214 =
	     x__h112265 ^ c_in__h112171 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2216 =
	     x__h112118 ^ c_in__h112024 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2218 =
	     x__h111971 ^ c_in__h111877 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2220 =
	     x__h111824 ^
	     IF_INV_intermediate_mantissa2024115_BIT_0_THEN_ETC__q46[0] ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2225 =
	     { IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2216,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2218,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2220,
	       IF_INV_INV_intermediate_mantissa2024115_BIT_0__ETC__q47[0] } ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2362 =
	     { x__h117673 ^
	       IF_x17191_OR_IF_mac_intermediate_AB_first__615_ETC__q48[0],
	       IF_INV_IF_mac_intermediate_AB_first__615_BITS__ETC__q50[0] } ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2363 =
	     { x__h117965 ^ c_in__h117872,
	       x__h117819 ^ c_in__h117726,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2362 } ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2553 =
	     { IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[26] ^
	       c_in__h109471,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[25] ^
	       c_in__h109325,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[24] ^
	       IF_IF_mac_intermediate_AB_first__615_BITS_30_T_ETC__q41[0],
	       IF_INV_IF_mac_intermediate_AB_first__615_BITS__ETC__q49[0] } ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2559 =
	     x__h106905 ^ c_in__h106811 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2561 =
	     x__h106758 ^ c_in__h106664 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2563 =
	     x__h106611 ^ c_in__h106517 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2565 =
	     x__h106464 ^ c_in__h106370 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2567 =
	     x__h106317 ^ c_in__h106223 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2569 =
	     x__h106170 ^ c_in__h106076 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2571 =
	     x__h106023 ^ c_in__h105929 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2573 =
	     x__h105876 ^ c_in__h105782 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2575 =
	     x__h105729 ^ c_in__h105635 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2577 =
	     x__h105582 ^ c_in__h105488 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2579 =
	     x__h105435 ^ c_in__h105341 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2581 =
	     x__h105288 ^ c_in__h105194 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2583 =
	     x__h105141 ^ c_in__h105047 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2585 =
	     x__h104994 ^ c_in__h104900 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2587 =
	     x__h104847 ^ c_in__h104753 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2589 =
	     x__h104700 ^ c_in__h104606 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2591 =
	     x__h104553 ^ c_in__h104459 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2593 =
	     x__h104406 ^ c_in__h104312 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2595 =
	     x__h104259 ^ c_in__h104165 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2597 =
	     x__h104112 ^ c_in__h104018 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2599 =
	     x__h103965 ^ c_in__h103871 ;
  assign IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2601 =
	     x__h103818 ^ c_in__h103724 ;
  assign IF_x00697_OR_IF_mac_intermediate_AB_first__615_ETC__q43 =
	     (x__h100697 |
	      IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[23]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_x17191_OR_IF_mac_intermediate_AB_first__615_ETC__q48 =
	     (x__h117191 |
	      IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[23]) ?
	       8'd1 :
	       8'd0 ;
  assign INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC___d2364 =
	     { x__h118257 ^ c_in__h118164,
	       x__h118111 ^ c_in__h118018,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2363 } ;
  assign INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42 =
	     ~IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1920[30:23] ;
  assign INV_intermediate_mantissa202411__q45 =
	     ~intermediate_mantissa2__h102411 ;
  assign NOT_IF_mac_intermediate_AB_first__615_BITS_30__ETC___d2174 =
	     x__h115205 ^ c_in__h115111 ;
  assign SEXT_b_first__5_BITS_7_TO_0_6___d17 =
	     { {8{bD_OUT_BITS_7_TO_0__q6[7]}}, bD_OUT_BITS_7_TO_0__q6 } ;
  assign _theResult___snd_fst_BITS_23_TO_0___h119258 =
	     { IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2176,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2178,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2180,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2182,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2184,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2186,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2188,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2190,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2192,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2194,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2196,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2198,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2200,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2202,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2204,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2206,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2208,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2210,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2212,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2214,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2225 } ;
  assign _theResult___snd_fst_BITS_23_TO_1___h119515 =
	     { IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2559,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2561,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2563,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2565,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2567,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2569,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2571,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2573,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2575,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2577,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2579,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2581,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2583,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2585,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2587,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2589,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2591,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2593,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2595,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2597,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2599,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2601,
	       x__h103671 } ;
  assign _theResult___snd_fst_BITS_24_TO_2___h119495 =
	     { x__h107052 ^ c_in__h106958,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2559,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2561,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2563,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2565,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2567,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2569,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2571,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2573,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2575,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2577,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2579,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2581,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2583,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2585,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2587,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2589,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2591,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2593,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2595,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2597,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2599,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2601 } ;
  assign _theResult___snd_fst__h115233 =
	     { NOT_IF_mac_intermediate_AB_first__615_BITS_30__ETC___d2174,
	       _theResult___snd_fst_BITS_23_TO_0___h119258 } ;
  assign _theResult___snd_fst__h83421 =
	     { IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[15] ^
	       c_in__h83300,
	       IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[14] ^
	       c_in__h83154,
	       IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[13] ^
	       c_in__h83008,
	       IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[12] ^
	       c_in__h82862,
	       IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1597 } ;
  assign aD_OUT_BITS_7_TO_0__q5 = a_D_OUT[7:0] ;
  assign a_first__9_BIT_10_82_XOR_b_first__5_BIT_10_61__ETC___d1581 =
	     { x__h90784 ^ c_in__h90786,
	       x__h90638 ^ c_in__h90640,
	       a_first__9_BIT_8_70_XOR_b_first__5_BIT_8_63_01_ETC___d1580 } ;
  assign a_first__9_BIT_12_94_XOR_b_first__5_BIT_12_59__ETC___d1582 =
	     { x__h91076 ^ c_in__h91078,
	       x__h90930 ^ c_in__h90932,
	       a_first__9_BIT_10_82_XOR_b_first__5_BIT_10_61__ETC___d1581 } ;
  assign a_first__9_BIT_8_70_XOR_b_first__5_BIT_8_63_01_ETC___d1580 =
	     { x__h90491 ^
	       IF_IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7__ETC__q40[0],
	       IF_IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7__ETC__q70[0] } ;
  assign bD_OUT_BITS_7_TO_0__q6 = b_D_OUT[7:0] ;
  assign c_in__h101039 = x__h100907 | y__h100908 ;
  assign c_in__h101186 = x__h101055 | y__h101056 ;
  assign c_in__h101333 = x__h101202 | y__h101203 ;
  assign c_in__h101480 = x__h101349 | y__h101350 ;
  assign c_in__h101627 = x__h101496 | y__h101497 ;
  assign c_in__h101774 = x__h101643 | y__h101644 ;
  assign c_in__h103724 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[0] &
	     intermediate_mantissa2__h102411[1] ;
  assign c_in__h103871 = x__h103740 | y__h103741 ;
  assign c_in__h104018 = x__h103887 | y__h103888 ;
  assign c_in__h104165 = x__h104034 | y__h104035 ;
  assign c_in__h104312 = x__h104181 | y__h104182 ;
  assign c_in__h104459 = x__h104328 | y__h104329 ;
  assign c_in__h104606 = x__h104475 | y__h104476 ;
  assign c_in__h104753 = x__h104622 | y__h104623 ;
  assign c_in__h104900 = x__h104769 | y__h104770 ;
  assign c_in__h105047 = x__h104916 | y__h104917 ;
  assign c_in__h105194 = x__h105063 | y__h105064 ;
  assign c_in__h105341 = x__h105210 | y__h105211 ;
  assign c_in__h105488 = x__h105357 | y__h105358 ;
  assign c_in__h105635 = x__h105504 | y__h105505 ;
  assign c_in__h105782 = x__h105651 | y__h105652 ;
  assign c_in__h105929 = x__h105798 | y__h105799 ;
  assign c_in__h106076 = x__h105945 | y__h105946 ;
  assign c_in__h106223 = x__h106092 | y__h106093 ;
  assign c_in__h106370 = x__h106239 | y__h106240 ;
  assign c_in__h106517 = x__h106386 | y__h106387 ;
  assign c_in__h106664 = x__h106533 | y__h106534 ;
  assign c_in__h106811 = x__h106680 | y__h106681 ;
  assign c_in__h106958 = x__h106827 | y__h106828 ;
  assign c_in__h109325 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[24] &
	     IF_IF_mac_intermediate_AB_first__615_BITS_30_T_ETC__q41[0] ;
  assign c_in__h109471 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[25] &
	     c_in__h109325 ;
  assign c_in__h109617 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[26] &
	     c_in__h109471 ;
  assign c_in__h109763 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[27] &
	     c_in__h109617 ;
  assign c_in__h109909 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[28] &
	     c_in__h109763 ;
  assign c_in__h110055 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[29] &
	     c_in__h109909 ;
  assign c_in__h111877 = x__h111745 | y__h111746 ;
  assign c_in__h112024 = x__h111893 | y__h111894 ;
  assign c_in__h112171 = x__h112040 | y__h112041 ;
  assign c_in__h112318 = x__h112187 | y__h112188 ;
  assign c_in__h112465 = x__h112334 | y__h112335 ;
  assign c_in__h112612 = x__h112481 | y__h112482 ;
  assign c_in__h112759 = x__h112628 | y__h112629 ;
  assign c_in__h112906 = x__h112775 | y__h112776 ;
  assign c_in__h113053 = x__h112922 | y__h112923 ;
  assign c_in__h113200 = x__h113069 | y__h113070 ;
  assign c_in__h113347 = x__h113216 | y__h113217 ;
  assign c_in__h113494 = x__h113363 | y__h113364 ;
  assign c_in__h113641 = x__h113510 | y__h113511 ;
  assign c_in__h113788 = x__h113657 | y__h113658 ;
  assign c_in__h113935 = x__h113804 | y__h113805 ;
  assign c_in__h114082 = x__h113951 | y__h113952 ;
  assign c_in__h114229 = x__h114098 | y__h114099 ;
  assign c_in__h114376 = x__h114245 | y__h114246 ;
  assign c_in__h114523 = x__h114392 | y__h114393 ;
  assign c_in__h114670 = x__h114539 | y__h114540 ;
  assign c_in__h114817 = x__h114686 | y__h114687 ;
  assign c_in__h114964 = x__h114833 | y__h114834 ;
  assign c_in__h115111 = x__h114980 | y__h114981 ;
  assign c_in__h11748 = x__h11616 | y__h11617 ;
  assign c_in__h117726 = x__h117595 | y__h117596 ;
  assign c_in__h117872 = x__h117742 | y__h117743 ;
  assign c_in__h118018 = x__h117888 | y__h117889 ;
  assign c_in__h118164 = x__h118034 | y__h118035 ;
  assign c_in__h118311 = x__h118180 | y__h118181 ;
  assign c_in__h118458 = x__h118327 | y__h118328 ;
  assign c_in__h11895 = x__h11764 | y__h11765 ;
  assign c_in__h12042 = x__h11911 | y__h11912 ;
  assign c_in__h12189 = x__h12058 | y__h12059 ;
  assign c_in__h12336 = x__h12205 | y__h12206 ;
  assign c_in__h12483 = x__h12352 | y__h12353 ;
  assign c_in__h12630 = x__h12499 | y__h12500 ;
  assign c_in__h12777 = x__h12646 | y__h12647 ;
  assign c_in__h12924 = x__h12793 | y__h12794 ;
  assign c_in__h13071 = x__h12940 | y__h12941 ;
  assign c_in__h13218 = x__h13087 | y__h13088 ;
  assign c_in__h15847 = x__h15715 | y__h15716 ;
  assign c_in__h15994 = x__h15863 | y__h15864 ;
  assign c_in__h16141 = x__h16010 | y__h16011 ;
  assign c_in__h16288 = x__h16157 | y__h16158 ;
  assign c_in__h16435 = x__h16304 | y__h16305 ;
  assign c_in__h16582 = x__h16451 | y__h16452 ;
  assign c_in__h16729 = x__h16598 | y__h16599 ;
  assign c_in__h16876 = x__h16745 | y__h16746 ;
  assign c_in__h17023 = x__h16892 | y__h16893 ;
  assign c_in__h17170 = x__h17039 | y__h17040 ;
  assign c_in__h19946 = x__h19814 | y__h19815 ;
  assign c_in__h20093 = x__h19962 | y__h19963 ;
  assign c_in__h20240 = x__h20109 | y__h20110 ;
  assign c_in__h20387 = x__h20256 | y__h20257 ;
  assign c_in__h20534 = x__h20403 | y__h20404 ;
  assign c_in__h20681 = x__h20550 | y__h20551 ;
  assign c_in__h20828 = x__h20697 | y__h20698 ;
  assign c_in__h20975 = x__h20844 | y__h20845 ;
  assign c_in__h21122 = x__h20991 | y__h20992 ;
  assign c_in__h24045 = x__h23913 | y__h23914 ;
  assign c_in__h24192 = x__h24061 | y__h24062 ;
  assign c_in__h24339 = x__h24208 | y__h24209 ;
  assign c_in__h24486 = x__h24355 | y__h24356 ;
  assign c_in__h24633 = x__h24502 | y__h24503 ;
  assign c_in__h24780 = x__h24649 | y__h24650 ;
  assign c_in__h24927 = x__h24796 | y__h24797 ;
  assign c_in__h25074 = x__h24943 | y__h24944 ;
  assign c_in__h28144 = x__h28012 | y__h28013 ;
  assign c_in__h28291 = x__h28160 | y__h28161 ;
  assign c_in__h28438 = x__h28307 | y__h28308 ;
  assign c_in__h28585 = x__h28454 | y__h28455 ;
  assign c_in__h28732 = x__h28601 | y__h28602 ;
  assign c_in__h28879 = x__h28748 | y__h28749 ;
  assign c_in__h29026 = x__h28895 | y__h28896 ;
  assign c_in__h32243 = x__h32111 | y__h32112 ;
  assign c_in__h32390 = x__h32259 | y__h32260 ;
  assign c_in__h32537 = x__h32406 | y__h32407 ;
  assign c_in__h32684 = x__h32553 | y__h32554 ;
  assign c_in__h32831 = x__h32700 | y__h32701 ;
  assign c_in__h32978 = x__h32847 | y__h32848 ;
  assign c_in__h3550 = x__h3418 | y__h3419 ;
  assign c_in__h36342 = x__h36210 | y__h36211 ;
  assign c_in__h36489 = x__h36358 | y__h36359 ;
  assign c_in__h36636 = x__h36505 | y__h36506 ;
  assign c_in__h36783 = x__h36652 | y__h36653 ;
  assign c_in__h36930 = x__h36799 | y__h36800 ;
  assign c_in__h3697 = x__h3566 | y__h3567 ;
  assign c_in__h3844 = x__h3713 | y__h3714 ;
  assign c_in__h3991 = x__h3860 | y__h3861 ;
  assign c_in__h40441 = x__h40309 | y__h40310 ;
  assign c_in__h40588 = x__h40457 | y__h40458 ;
  assign c_in__h40735 = x__h40604 | y__h40605 ;
  assign c_in__h40882 = x__h40751 | y__h40752 ;
  assign c_in__h4138 = x__h4007 | y__h4008 ;
  assign c_in__h4285 = x__h4154 | y__h4155 ;
  assign c_in__h4432 = x__h4301 | y__h4302 ;
  assign c_in__h44540 = x__h44408 | y__h44409 ;
  assign c_in__h44687 = x__h44556 | y__h44557 ;
  assign c_in__h44834 = x__h44703 | y__h44704 ;
  assign c_in__h4579 = x__h4448 | y__h4449 ;
  assign c_in__h4726 = x__h4595 | y__h4596 ;
  assign c_in__h48639 = x__h48507 | y__h48508 ;
  assign c_in__h4873 = x__h4742 | y__h4743 ;
  assign c_in__h48786 = x__h48655 | y__h48656 ;
  assign c_in__h5020 = x__h4889 | y__h4890 ;
  assign c_in__h5167 = x__h5036 | y__h5037 ;
  assign c_in__h52738 = x__h52606 | y__h52607 ;
  assign c_in__h5314 = x__h5183 | y__h5184 ;
  assign c_in__h66894 = x__h66762 | y__h66763 ;
  assign c_in__h67041 = x__h66910 | y__h66911 ;
  assign c_in__h67188 = x__h67057 | y__h67058 ;
  assign c_in__h67335 = x__h67204 | y__h67205 ;
  assign c_in__h67482 = x__h67351 | y__h67352 ;
  assign c_in__h67629 = x__h67498 | y__h67499 ;
  assign c_in__h69041 = x__h68909 | y__h68910 ;
  assign c_in__h69188 = x__h69057 | y__h69058 ;
  assign c_in__h69335 = x__h69204 | y__h69205 ;
  assign c_in__h69482 = x__h69351 | y__h69352 ;
  assign c_in__h69629 = x__h69498 | y__h69499 ;
  assign c_in__h69776 = x__h69645 | y__h69646 ;
  assign c_in__h71188 = x__h71056 | y__h71057 ;
  assign c_in__h71335 = x__h71204 | y__h71205 ;
  assign c_in__h71482 = x__h71351 | y__h71352 ;
  assign c_in__h71629 = x__h71498 | y__h71499 ;
  assign c_in__h71776 = x__h71645 | y__h71646 ;
  assign c_in__h71923 = x__h71792 | y__h71793 ;
  assign c_in__h73335 = x__h73203 | y__h73204 ;
  assign c_in__h73482 = x__h73351 | y__h73352 ;
  assign c_in__h73629 = x__h73498 | y__h73499 ;
  assign c_in__h73776 = x__h73645 | y__h73646 ;
  assign c_in__h73923 = x__h73792 | y__h73793 ;
  assign c_in__h74070 = x__h73939 | y__h73940 ;
  assign c_in__h75482 = x__h75350 | y__h75351 ;
  assign c_in__h75629 = x__h75498 | y__h75499 ;
  assign c_in__h75776 = x__h75645 | y__h75646 ;
  assign c_in__h75923 = x__h75792 | y__h75793 ;
  assign c_in__h76070 = x__h75939 | y__h75940 ;
  assign c_in__h76217 = x__h76086 | y__h76087 ;
  assign c_in__h7649 = x__h7517 | y__h7518 ;
  assign c_in__h77629 = x__h77497 | y__h77498 ;
  assign c_in__h77776 = x__h77645 | y__h77646 ;
  assign c_in__h77923 = x__h77792 | y__h77793 ;
  assign c_in__h7796 = x__h7665 | y__h7666 ;
  assign c_in__h78070 = x__h77939 | y__h77940 ;
  assign c_in__h78217 = x__h78086 | y__h78087 ;
  assign c_in__h78364 = x__h78233 | y__h78234 ;
  assign c_in__h7943 = x__h7812 | y__h7813 ;
  assign c_in__h79775 = x__h79643 | y__h79644 ;
  assign c_in__h79922 = x__h79791 | y__h79792 ;
  assign c_in__h80069 = x__h79938 | y__h79939 ;
  assign c_in__h80216 = x__h80085 | y__h80086 ;
  assign c_in__h80363 = x__h80232 | y__h80233 ;
  assign c_in__h80510 = x__h80379 | y__h80380 ;
  assign c_in__h8090 = x__h7959 | y__h7960 ;
  assign c_in__h8237 = x__h8106 | y__h8107 ;
  assign c_in__h82570 =
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[9] &
	     IF_IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first_ETC__q38[0] ;
  assign c_in__h82716 =
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[10] &
	     c_in__h82570 ;
  assign c_in__h82862 =
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[11] &
	     c_in__h82716 ;
  assign c_in__h83008 =
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[12] &
	     c_in__h82862 ;
  assign c_in__h83154 =
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[13] &
	     c_in__h83008 ;
  assign c_in__h83300 =
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[14] &
	     c_in__h83154 ;
  assign c_in__h8384 = x__h8253 | y__h8254 ;
  assign c_in__h84542 = x__h84411 | y__h84412 ;
  assign c_in__h84688 = x__h84558 | y__h84559 ;
  assign c_in__h84834 = x__h84704 | y__h84705 ;
  assign c_in__h84980 = x__h84850 | y__h84851 ;
  assign c_in__h85126 = x__h84996 | y__h84997 ;
  assign c_in__h85272 = x__h85142 | y__h85143 ;
  assign c_in__h8531 = x__h8400 | y__h8401 ;
  assign c_in__h86531 =
	     x__h86382 &
	     IF_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THEN_1_ELS_ETC__q4[0] ;
  assign c_in__h86677 = x__h86529 & c_in__h86531 ;
  assign c_in__h8678 = x__h8547 | y__h8548 ;
  assign c_in__h86823 = x__h86675 & c_in__h86677 ;
  assign c_in__h86969 = x__h86821 & c_in__h86823 ;
  assign c_in__h87115 = x__h86967 & c_in__h86969 ;
  assign c_in__h87261 = x__h87113 & c_in__h87115 ;
  assign c_in__h8825 = x__h8694 | y__h8695 ;
  assign c_in__h88521 =
	     x__h88372 &
	     IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THE_ETC__q29[0] ;
  assign c_in__h88667 = x__h88519 & c_in__h88521 ;
  assign c_in__h88813 = x__h88665 & c_in__h88667 ;
  assign c_in__h88959 = x__h88811 & c_in__h88813 ;
  assign c_in__h89105 = x__h88957 & c_in__h88959 ;
  assign c_in__h89251 = x__h89103 & c_in__h89105 ;
  assign c_in__h8972 = x__h8841 | y__h8842 ;
  assign c_in__h90640 =
	     x__h90491 &
	     IF_IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7__ETC__q40[0] ;
  assign c_in__h90786 = x__h90638 & c_in__h90640 ;
  assign c_in__h90932 = x__h90784 & c_in__h90786 ;
  assign c_in__h91078 = x__h90930 & c_in__h90932 ;
  assign c_in__h9119 = x__h8988 | y__h8989 ;
  assign c_in__h91224 = x__h91076 & c_in__h91078 ;
  assign c_in__h91370 = x__h91222 & c_in__h91224 ;
  assign c_in__h9266 = x__h9135 | y__h9136 ;
  assign c_in__h93834 = x__h93701 | y__h93702 ;
  assign c_in__h93982 = x__h93850 | y__h93851 ;
  assign c_in__h94130 = x__h93998 | y__h93999 ;
  assign c_in__h94278 = x__h94146 | y__h94147 ;
  assign c_in__h94426 = x__h94294 | y__h94295 ;
  assign c_in__h94574 = x__h94442 | y__h94443 ;
  assign c_in__h94722 = x__h94590 | y__h94591 ;
  assign c_in__h94870 = x__h94738 | y__h94739 ;
  assign c_in__h95018 = x__h94886 | y__h94887 ;
  assign c_in__h95166 = x__h95034 | y__h95035 ;
  assign c_in__h95314 = x__h95182 | y__h95183 ;
  assign c_in__h95462 = x__h95330 | y__h95331 ;
  assign c_in__h95610 = x__h95478 | y__h95479 ;
  assign c_in__h95758 = x__h95626 | y__h95627 ;
  assign c_in__h95906 = x__h95774 | y__h95775 ;
  assign c_in__h96054 = x__h95922 | y__h95923 ;
  assign c_in__h96202 = x__h96070 | y__h96071 ;
  assign c_in__h96350 = x__h96218 | y__h96219 ;
  assign c_in__h96498 = x__h96366 | y__h96367 ;
  assign c_in__h96646 = x__h96514 | y__h96515 ;
  assign c_in__h96794 = x__h96662 | y__h96663 ;
  assign c_in__h96942 = x__h96810 | y__h96811 ;
  assign c_in__h97090 = x__h96958 | y__h96959 ;
  assign c_in__h97238 = x__h97106 | y__h97107 ;
  assign c_in__h97386 = x__h97254 | y__h97255 ;
  assign c_in__h97534 = x__h97402 | y__h97403 ;
  assign c_in__h97682 = x__h97550 | y__h97551 ;
  assign c_in__h97830 = x__h97698 | y__h97699 ;
  assign c_in__h97978 = x__h97846 | y__h97847 ;
  assign c_in__h98126 = x__h97994 | y__h97995 ;
  assign carry_out__h81925 =
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[15] &
	     c_in__h83300 ;
  assign exponent_diff__h102410 =
	     { x__h101868 ^ c_in__h101774,
	       x__h101721 ^ c_in__h101627,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2004 } ;
  assign intermediate_mantissa2__h102411 =
	     mantissa2__h100343 >> exponent_diff__h102410 ;
  assign mac_intermediate_AB_first__615_BITS_30_TO_0_91_ETC___d1917 =
	     mac_intermediate_AB_D_OUT[30:0] <= c_2_D_OUT[30:0] ;
  assign mac_intermediate_AB_first__615_BIT_11_716_XOR__ETC___d1904 =
	     { x__h95261 ^ c_in__h95166,
	       x__h95113 ^ c_in__h95018,
	       mac_intermediate_AB_first__615_BIT_9_704_XOR_c_ETC___d1903 } ;
  assign mac_intermediate_AB_first__615_BIT_13_728_XOR__ETC___d1905 =
	     { x__h95557 ^ c_in__h95462,
	       x__h95409 ^ c_in__h95314,
	       mac_intermediate_AB_first__615_BIT_11_716_XOR__ETC___d1904 } ;
  assign mac_intermediate_AB_first__615_BIT_15_740_XOR__ETC___d1906 =
	     { x__h95853 ^ c_in__h95758,
	       x__h95705 ^ c_in__h95610,
	       mac_intermediate_AB_first__615_BIT_13_728_XOR__ETC___d1905 } ;
  assign mac_intermediate_AB_first__615_BIT_17_752_XOR__ETC___d1907 =
	     { x__h96149 ^ c_in__h96054,
	       x__h96001 ^ c_in__h95906,
	       mac_intermediate_AB_first__615_BIT_15_740_XOR__ETC___d1906 } ;
  assign mac_intermediate_AB_first__615_BIT_19_764_XOR__ETC___d1908 =
	     { x__h96445 ^ c_in__h96350,
	       x__h96297 ^ c_in__h96202,
	       mac_intermediate_AB_first__615_BIT_17_752_XOR__ETC___d1907 } ;
  assign mac_intermediate_AB_first__615_BIT_1_656_XOR_c_ETC___d1899 =
	     { x__h93781 ^
	       IF_mac_intermediate_ABD_OUT_BIT_0_AND_c_2D_O_ETC__q2[0],
	       IF_mac_intermediate_ABD_OUT_BIT_0_XOR_c_2D_O_ETC__q71[0] } ;
  assign mac_intermediate_AB_first__615_BIT_21_776_XOR__ETC___d1909 =
	     { x__h96741 ^ c_in__h96646,
	       x__h96593 ^ c_in__h96498,
	       mac_intermediate_AB_first__615_BIT_19_764_XOR__ETC___d1908 } ;
  assign mac_intermediate_AB_first__615_BIT_23_788_XOR__ETC___d1910 =
	     { x__h97037 ^ c_in__h96942,
	       x__h96889 ^ c_in__h96794,
	       mac_intermediate_AB_first__615_BIT_21_776_XOR__ETC___d1909 } ;
  assign mac_intermediate_AB_first__615_BIT_25_800_XOR__ETC___d1911 =
	     { x__h97333 ^ c_in__h97238,
	       x__h97185 ^ c_in__h97090,
	       mac_intermediate_AB_first__615_BIT_23_788_XOR__ETC___d1910 } ;
  assign mac_intermediate_AB_first__615_BIT_27_812_XOR__ETC___d1912 =
	     { x__h97629 ^ c_in__h97534,
	       x__h97481 ^ c_in__h97386,
	       mac_intermediate_AB_first__615_BIT_25_800_XOR__ETC___d1911 } ;
  assign mac_intermediate_AB_first__615_BIT_29_824_XOR__ETC___d1913 =
	     { x__h97925 ^ c_in__h97830,
	       x__h97777 ^ c_in__h97682,
	       mac_intermediate_AB_first__615_BIT_27_812_XOR__ETC___d1912 } ;
  assign mac_intermediate_AB_first__615_BIT_31_616_XOR__ETC___d1914 =
	     { x__h98221 ^ c_in__h98126,
	       x__h98073 ^ c_in__h97978,
	       mac_intermediate_AB_first__615_BIT_29_824_XOR__ETC___d1913 } ;
  assign mac_intermediate_AB_first__615_BIT_3_668_XOR_c_ETC___d1900 =
	     { x__h94077 ^ c_in__h93982,
	       x__h93929 ^ c_in__h93834,
	       mac_intermediate_AB_first__615_BIT_1_656_XOR_c_ETC___d1899 } ;
  assign mac_intermediate_AB_first__615_BIT_5_680_XOR_c_ETC___d1901 =
	     { x__h94373 ^ c_in__h94278,
	       x__h94225 ^ c_in__h94130,
	       mac_intermediate_AB_first__615_BIT_3_668_XOR_c_ETC___d1900 } ;
  assign mac_intermediate_AB_first__615_BIT_7_692_XOR_c_ETC___d1902 =
	     { x__h94669 ^ c_in__h94574,
	       x__h94521 ^ c_in__h94426,
	       mac_intermediate_AB_first__615_BIT_5_680_XOR_c_ETC___d1901 } ;
  assign mac_intermediate_AB_first__615_BIT_9_704_XOR_c_ETC___d1903 =
	     { x__h94965 ^ c_in__h94870,
	       x__h94817 ^ c_in__h94722,
	       mac_intermediate_AB_first__615_BIT_7_692_XOR_c_ETC___d1902 } ;
  assign mantissa1__h65237 = { a_D_OUT[14:7] != 8'd0, a_D_OUT[6:0] } ;
  assign mantissa2__h100343 =
	     { IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1920[30:23] !=
	       8'd0,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1920[22:0],
	       1'b0 } ;
  assign op1__h1105 =
	     { {8{aD_OUT_BITS_7_TO_0__q5[7]}}, aD_OUT_BITS_7_TO_0__q5 } ;
  assign output_exponent__h92005 =
	     { x__h91463 ^ c_in__h91370,
	       x__h91222 ^ c_in__h91224,
	       a_first__9_BIT_12_94_XOR_b_first__5_BIT_12_59__ETC___d1582 } ;
  assign output_mantissa__h92006 = { x__h92072, 8'd0 } ;
  assign output_sign__h65234 = a_D_OUT[15] ^ b_D_OUT[15] ;
  assign spliced_bits__h119149 =
	     { x__h118551 ^ c_in__h118458,
	       x__h118404 ^ c_in__h118311,
	       INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC___d2364 } ;
  assign spliced_bits__h119385 =
	     { IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[30] ^
	       c_in__h110055,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[29] ^
	       c_in__h109909,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[28] ^
	       c_in__h109763,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[27] ^
	       c_in__h109617,
	       IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d2553 } ;
  assign sub_mantissa_shift__h116835 =
	     (_theResult___snd_fst__h115233 == 25'd0) ?
	       5'd25 :
	       (NOT_IF_mac_intermediate_AB_first__615_BITS_30__ETC___d2174 ?
		  5'd0 :
		  IF_0_CONCAT_IF_mac_intermediate_AB_first__615__ETC___d2388) ;
  assign temp_val_BIT_7___h82357 = x__h80526 | y__h80527 ;
  assign temp_val__h81183 =
	     { temp_val_BIT_7___h82357,
	       IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1505 } ;
  assign theResult___snd_fst_BITS_23_TO_0_19258_SL_sub__ETC__q72 =
	     _theResult___snd_fst_BITS_23_TO_0___h119258 <<
	     sub_mantissa_shift__h116835 ;
  assign v__h1102 =
	     { IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_15_T_ETC__q66[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_14_4_ETC__q67[0],
	       IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_ETC___d949 } ;
  assign v__h65211 =
	     { output_sign__h65234,
	       output_exponent__h92005,
	       output_mantissa__h92006 } ;
  assign v__h65242 =
	     { temp_val__h81183,
	       IF_IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THE_ETC___d1534 } ;
  assign x__h100697 =
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[0] |
	     y__h100700 ;
  assign x__h100907 = x__h100909 | y__h100910 ;
  assign x__h100909 =
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[1] &
	     IF_x00697_OR_IF_mac_intermediate_AB_first__615_ETC__q43[0] ;
  assign x__h100986 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[24] ^
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[1] ;
  assign x__h101055 = x__h101057 | y__h101058 ;
  assign x__h101057 =
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[2] &
	     c_in__h101039 ;
  assign x__h101133 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[25] ^
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[2] ;
  assign x__h101202 = x__h101204 | y__h101205 ;
  assign x__h101204 =
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[3] &
	     c_in__h101186 ;
  assign x__h101280 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[26] ^
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[3] ;
  assign x__h101349 = x__h101351 | y__h101352 ;
  assign x__h101351 =
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[4] &
	     c_in__h101333 ;
  assign x__h101427 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[27] ^
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[4] ;
  assign x__h101496 = x__h101498 | y__h101499 ;
  assign x__h101498 =
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[5] &
	     c_in__h101480 ;
  assign x__h101574 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[28] ^
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[5] ;
  assign x__h101643 = x__h101645 | y__h101646 ;
  assign x__h101645 =
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[6] &
	     c_in__h101627 ;
  assign x__h101721 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[29] ^
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[6] ;
  assign x__h101868 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[30] ^
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[7] ;
  assign x__h103671 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[0] ^
	     intermediate_mantissa2__h102411[1] ;
  assign x__h103740 = x__h103742 | y__h103743 ;
  assign x__h103742 = intermediate_mantissa2__h102411[2] & c_in__h103724 ;
  assign x__h103818 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[1] ^
	     intermediate_mantissa2__h102411[2] ;
  assign x__h103887 = x__h103889 | y__h103890 ;
  assign x__h103889 = intermediate_mantissa2__h102411[3] & c_in__h103871 ;
  assign x__h103965 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[2] ^
	     intermediate_mantissa2__h102411[3] ;
  assign x__h104034 = x__h104036 | y__h104037 ;
  assign x__h104036 = intermediate_mantissa2__h102411[4] & c_in__h104018 ;
  assign x__h104112 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[3] ^
	     intermediate_mantissa2__h102411[4] ;
  assign x__h104181 = x__h104183 | y__h104184 ;
  assign x__h104183 = intermediate_mantissa2__h102411[5] & c_in__h104165 ;
  assign x__h104259 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[4] ^
	     intermediate_mantissa2__h102411[5] ;
  assign x__h104328 = x__h104330 | y__h104331 ;
  assign x__h104330 = intermediate_mantissa2__h102411[6] & c_in__h104312 ;
  assign x__h104406 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[5] ^
	     intermediate_mantissa2__h102411[6] ;
  assign x__h104475 = x__h104477 | y__h104478 ;
  assign x__h104477 = intermediate_mantissa2__h102411[7] & c_in__h104459 ;
  assign x__h104553 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[6] ^
	     intermediate_mantissa2__h102411[7] ;
  assign x__h104622 = x__h104624 | y__h104625 ;
  assign x__h104624 = intermediate_mantissa2__h102411[8] & c_in__h104606 ;
  assign x__h104700 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[7] ^
	     intermediate_mantissa2__h102411[8] ;
  assign x__h104769 = x__h104771 | y__h104772 ;
  assign x__h104771 = intermediate_mantissa2__h102411[9] & c_in__h104753 ;
  assign x__h104847 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[8] ^
	     intermediate_mantissa2__h102411[9] ;
  assign x__h104916 = x__h104918 | y__h104919 ;
  assign x__h104918 = intermediate_mantissa2__h102411[10] & c_in__h104900 ;
  assign x__h104994 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[9] ^
	     intermediate_mantissa2__h102411[10] ;
  assign x__h105063 = x__h105065 | y__h105066 ;
  assign x__h105065 = intermediate_mantissa2__h102411[11] & c_in__h105047 ;
  assign x__h105141 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[10] ^
	     intermediate_mantissa2__h102411[11] ;
  assign x__h105210 = x__h105212 | y__h105213 ;
  assign x__h105212 = intermediate_mantissa2__h102411[12] & c_in__h105194 ;
  assign x__h105288 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[11] ^
	     intermediate_mantissa2__h102411[12] ;
  assign x__h105357 = x__h105359 | y__h105360 ;
  assign x__h105359 = intermediate_mantissa2__h102411[13] & c_in__h105341 ;
  assign x__h105435 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[12] ^
	     intermediate_mantissa2__h102411[13] ;
  assign x__h105504 = x__h105506 | y__h105507 ;
  assign x__h105506 = intermediate_mantissa2__h102411[14] & c_in__h105488 ;
  assign x__h105582 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[13] ^
	     intermediate_mantissa2__h102411[14] ;
  assign x__h105651 = x__h105653 | y__h105654 ;
  assign x__h105653 = intermediate_mantissa2__h102411[15] & c_in__h105635 ;
  assign x__h105729 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[14] ^
	     intermediate_mantissa2__h102411[15] ;
  assign x__h105798 = x__h105800 | y__h105801 ;
  assign x__h105800 = intermediate_mantissa2__h102411[16] & c_in__h105782 ;
  assign x__h105876 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[15] ^
	     intermediate_mantissa2__h102411[16] ;
  assign x__h105945 = x__h105947 | y__h105948 ;
  assign x__h105947 = intermediate_mantissa2__h102411[17] & c_in__h105929 ;
  assign x__h106023 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[16] ^
	     intermediate_mantissa2__h102411[17] ;
  assign x__h106092 = x__h106094 | y__h106095 ;
  assign x__h106094 = intermediate_mantissa2__h102411[18] & c_in__h106076 ;
  assign x__h106170 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[17] ^
	     intermediate_mantissa2__h102411[18] ;
  assign x__h106239 = x__h106241 | y__h106242 ;
  assign x__h106241 = intermediate_mantissa2__h102411[19] & c_in__h106223 ;
  assign x__h106317 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[18] ^
	     intermediate_mantissa2__h102411[19] ;
  assign x__h106386 = x__h106388 | y__h106389 ;
  assign x__h106388 = intermediate_mantissa2__h102411[20] & c_in__h106370 ;
  assign x__h106464 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[19] ^
	     intermediate_mantissa2__h102411[20] ;
  assign x__h106533 = x__h106535 | y__h106536 ;
  assign x__h106535 = intermediate_mantissa2__h102411[21] & c_in__h106517 ;
  assign x__h106611 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[20] ^
	     intermediate_mantissa2__h102411[21] ;
  assign x__h106680 = x__h106682 | y__h106683 ;
  assign x__h106682 = intermediate_mantissa2__h102411[22] & c_in__h106664 ;
  assign x__h106758 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[21] ^
	     intermediate_mantissa2__h102411[22] ;
  assign x__h106827 = x__h106829 | y__h106830 ;
  assign x__h106829 = intermediate_mantissa2__h102411[23] & c_in__h106811 ;
  assign x__h106905 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[22] ^
	     intermediate_mantissa2__h102411[23] ;
  assign x__h106974 = x__h106976 | y__h106977 ;
  assign x__h106976 = intermediate_mantissa2__h102411[24] & c_in__h106958 ;
  assign x__h107052 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[30:23] !=
	     8'd0 ^
	     intermediate_mantissa2__h102411[24] ;
  assign x__h111745 = x__h111747 | y__h111748 ;
  assign x__h111747 =
	     INV_intermediate_mantissa202411__q45[1] &
	     IF_INV_intermediate_mantissa2024115_BIT_0_THEN_ETC__q46[0] ;
  assign x__h111824 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[0] ^
	     INV_intermediate_mantissa202411__q45[1] ;
  assign x__h111893 = x__h111895 | y__h111896 ;
  assign x__h111895 =
	     INV_intermediate_mantissa202411__q45[2] & c_in__h111877 ;
  assign x__h111971 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[1] ^
	     INV_intermediate_mantissa202411__q45[2] ;
  assign x__h112040 = x__h112042 | y__h112043 ;
  assign x__h112042 =
	     INV_intermediate_mantissa202411__q45[3] & c_in__h112024 ;
  assign x__h112118 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[2] ^
	     INV_intermediate_mantissa202411__q45[3] ;
  assign x__h112187 = x__h112189 | y__h112190 ;
  assign x__h112189 =
	     INV_intermediate_mantissa202411__q45[4] & c_in__h112171 ;
  assign x__h112265 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[3] ^
	     INV_intermediate_mantissa202411__q45[4] ;
  assign x__h112334 = x__h112336 | y__h112337 ;
  assign x__h112336 =
	     INV_intermediate_mantissa202411__q45[5] & c_in__h112318 ;
  assign x__h112412 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[4] ^
	     INV_intermediate_mantissa202411__q45[5] ;
  assign x__h112481 = x__h112483 | y__h112484 ;
  assign x__h112483 =
	     INV_intermediate_mantissa202411__q45[6] & c_in__h112465 ;
  assign x__h112559 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[5] ^
	     INV_intermediate_mantissa202411__q45[6] ;
  assign x__h112628 = x__h112630 | y__h112631 ;
  assign x__h112630 =
	     INV_intermediate_mantissa202411__q45[7] & c_in__h112612 ;
  assign x__h112706 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[6] ^
	     INV_intermediate_mantissa202411__q45[7] ;
  assign x__h112775 = x__h112777 | y__h112778 ;
  assign x__h112777 =
	     INV_intermediate_mantissa202411__q45[8] & c_in__h112759 ;
  assign x__h112853 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[7] ^
	     INV_intermediate_mantissa202411__q45[8] ;
  assign x__h112922 = x__h112924 | y__h112925 ;
  assign x__h112924 =
	     INV_intermediate_mantissa202411__q45[9] & c_in__h112906 ;
  assign x__h113000 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[8] ^
	     INV_intermediate_mantissa202411__q45[9] ;
  assign x__h113069 = x__h113071 | y__h113072 ;
  assign x__h113071 =
	     INV_intermediate_mantissa202411__q45[10] & c_in__h113053 ;
  assign x__h113147 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[9] ^
	     INV_intermediate_mantissa202411__q45[10] ;
  assign x__h113216 = x__h113218 | y__h113219 ;
  assign x__h113218 =
	     INV_intermediate_mantissa202411__q45[11] & c_in__h113200 ;
  assign x__h113294 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[10] ^
	     INV_intermediate_mantissa202411__q45[11] ;
  assign x__h113363 = x__h113365 | y__h113366 ;
  assign x__h113365 =
	     INV_intermediate_mantissa202411__q45[12] & c_in__h113347 ;
  assign x__h113441 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[11] ^
	     INV_intermediate_mantissa202411__q45[12] ;
  assign x__h113510 = x__h113512 | y__h113513 ;
  assign x__h113512 =
	     INV_intermediate_mantissa202411__q45[13] & c_in__h113494 ;
  assign x__h113588 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[12] ^
	     INV_intermediate_mantissa202411__q45[13] ;
  assign x__h113657 = x__h113659 | y__h113660 ;
  assign x__h113659 =
	     INV_intermediate_mantissa202411__q45[14] & c_in__h113641 ;
  assign x__h113735 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[13] ^
	     INV_intermediate_mantissa202411__q45[14] ;
  assign x__h113804 = x__h113806 | y__h113807 ;
  assign x__h113806 =
	     INV_intermediate_mantissa202411__q45[15] & c_in__h113788 ;
  assign x__h113882 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[14] ^
	     INV_intermediate_mantissa202411__q45[15] ;
  assign x__h113951 = x__h113953 | y__h113954 ;
  assign x__h113953 =
	     INV_intermediate_mantissa202411__q45[16] & c_in__h113935 ;
  assign x__h114029 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[15] ^
	     INV_intermediate_mantissa202411__q45[16] ;
  assign x__h114098 = x__h114100 | y__h114101 ;
  assign x__h114100 =
	     INV_intermediate_mantissa202411__q45[17] & c_in__h114082 ;
  assign x__h114176 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[16] ^
	     INV_intermediate_mantissa202411__q45[17] ;
  assign x__h114245 = x__h114247 | y__h114248 ;
  assign x__h114247 =
	     INV_intermediate_mantissa202411__q45[18] & c_in__h114229 ;
  assign x__h114323 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[17] ^
	     INV_intermediate_mantissa202411__q45[18] ;
  assign x__h114392 = x__h114394 | y__h114395 ;
  assign x__h114394 =
	     INV_intermediate_mantissa202411__q45[19] & c_in__h114376 ;
  assign x__h114470 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[18] ^
	     INV_intermediate_mantissa202411__q45[19] ;
  assign x__h114539 = x__h114541 | y__h114542 ;
  assign x__h114541 =
	     INV_intermediate_mantissa202411__q45[20] & c_in__h114523 ;
  assign x__h114617 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[19] ^
	     INV_intermediate_mantissa202411__q45[20] ;
  assign x__h114686 = x__h114688 | y__h114689 ;
  assign x__h114688 =
	     INV_intermediate_mantissa202411__q45[21] & c_in__h114670 ;
  assign x__h114764 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[20] ^
	     INV_intermediate_mantissa202411__q45[21] ;
  assign x__h114833 = x__h114835 | y__h114836 ;
  assign x__h114835 =
	     INV_intermediate_mantissa202411__q45[22] & c_in__h114817 ;
  assign x__h114911 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[21] ^
	     INV_intermediate_mantissa202411__q45[22] ;
  assign x__h114980 = x__h114982 | y__h114983 ;
  assign x__h114982 =
	     INV_intermediate_mantissa202411__q45[23] & c_in__h114964 ;
  assign x__h115058 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[22] ^
	     INV_intermediate_mantissa202411__q45[23] ;
  assign x__h115205 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[30:23] !=
	     8'd0 ^
	     INV_intermediate_mantissa202411__q45[24] ;
  assign x__h11616 = x__h11618 | y__h11619 ;
  assign x__h11618 =
	     y__h11599 &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7__ETC__q9[0] ;
  assign x__h11695 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[1] ^
	     y__h11599 ;
  assign x__h117191 =
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[0] |
	     y__h117194 ;
  assign x__h117595 = x__h117597 | y__h117598 ;
  assign x__h117597 =
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[1] &
	     IF_x17191_OR_IF_mac_intermediate_AB_first__615_ETC__q48[0] ;
  assign x__h11764 = x__h11766 | y__h11767 ;
  assign x__h11766 = y__h11747 & c_in__h11748 ;
  assign x__h117673 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[24] ^
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[1] ;
  assign x__h117742 = x__h117744 | y__h117745 ;
  assign x__h117744 =
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[2] &
	     c_in__h117726 ;
  assign x__h117819 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[25] ^
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[2] ;
  assign x__h117888 = x__h117890 | y__h117891 ;
  assign x__h117890 =
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[3] &
	     c_in__h117872 ;
  assign x__h117965 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[26] ^
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[3] ;
  assign x__h118034 = x__h118036 | y__h118037 ;
  assign x__h118036 =
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[4] &
	     c_in__h118018 ;
  assign x__h118111 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[27] ^
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[4] ;
  assign x__h118180 =
	     c_in__h118164 |
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[28] ;
  assign x__h118257 =
	     ~IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[28] ;
  assign x__h118327 =
	     c_in__h118311 |
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[29] ;
  assign x__h118404 =
	     ~IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[29] ;
  assign x__h11842 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[2] ^
	     y__h11747 ;
  assign x__h118551 =
	     ~IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[30] ;
  assign x__h11911 = x__h11913 | y__h11914 ;
  assign x__h11913 = y__h11894 & c_in__h11895 ;
  assign x__h11989 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[3] ^
	     y__h11894 ;
  assign x__h12058 = x__h12060 | y__h12061 ;
  assign x__h12060 = y__h12041 & c_in__h12042 ;
  assign x__h12136 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[4] ^
	     y__h12041 ;
  assign x__h12205 = x__h12207 | y__h12208 ;
  assign x__h12207 = y__h12188 & c_in__h12189 ;
  assign x__h12283 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[5] ^
	     y__h12188 ;
  assign x__h12352 = x__h12354 | y__h12355 ;
  assign x__h12354 = y__h12335 & c_in__h12336 ;
  assign x__h12430 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[6] ^
	     y__h12335 ;
  assign x__h12499 = x__h12501 | y__h12502 ;
  assign x__h12501 = y__h12482 & c_in__h12483 ;
  assign x__h12577 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[7] ^
	     y__h12482 ;
  assign x__h12646 = x__h12648 | y__h12649 ;
  assign x__h12648 = y__h12629 & c_in__h12630 ;
  assign x__h12724 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[8] ^
	     y__h12629 ;
  assign x__h12793 = x__h12795 | y__h12796 ;
  assign x__h12795 = y__h12776 & c_in__h12777 ;
  assign x__h12871 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[9] ^
	     y__h12776 ;
  assign x__h12940 = x__h12942 | y__h12943 ;
  assign x__h12942 = y__h12923 & c_in__h12924 ;
  assign x__h13018 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[10] ^
	     y__h12923 ;
  assign x__h13087 = x__h13089 | y__h13090 ;
  assign x__h13089 = y__h13070 & c_in__h13071 ;
  assign x__h13165 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[11] ^
	     y__h13070 ;
  assign x__h13312 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[12] ^
	     y__h13217 ;
  assign x__h15715 = x__h15717 | y__h15718 ;
  assign x__h15717 =
	     y__h15698 &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4__ETC__q10[0] ;
  assign x__h15794 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[1] ^
	     y__h15698 ;
  assign x__h15863 = x__h15865 | y__h15866 ;
  assign x__h15865 = y__h15846 & c_in__h15847 ;
  assign x__h15941 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[2] ^
	     y__h15846 ;
  assign x__h16010 = x__h16012 | y__h16013 ;
  assign x__h16012 = y__h15993 & c_in__h15994 ;
  assign x__h16088 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[3] ^
	     y__h15993 ;
  assign x__h16157 = x__h16159 | y__h16160 ;
  assign x__h16159 = y__h16140 & c_in__h16141 ;
  assign x__h16235 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[4] ^
	     y__h16140 ;
  assign x__h16304 = x__h16306 | y__h16307 ;
  assign x__h16306 = y__h16287 & c_in__h16288 ;
  assign x__h16382 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[5] ^
	     y__h16287 ;
  assign x__h16451 = x__h16453 | y__h16454 ;
  assign x__h16453 = y__h16434 & c_in__h16435 ;
  assign x__h16529 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[6] ^
	     y__h16434 ;
  assign x__h16598 = x__h16600 | y__h16601 ;
  assign x__h16600 = y__h16581 & c_in__h16582 ;
  assign x__h16676 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[7] ^
	     y__h16581 ;
  assign x__h16745 = x__h16747 | y__h16748 ;
  assign x__h16747 = y__h16728 & c_in__h16729 ;
  assign x__h16823 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[8] ^
	     y__h16728 ;
  assign x__h16892 = x__h16894 | y__h16895 ;
  assign x__h16894 = y__h16875 & c_in__h16876 ;
  assign x__h16970 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[9] ^
	     y__h16875 ;
  assign x__h17039 = x__h17041 | y__h17042 ;
  assign x__h17041 = y__h17022 & c_in__h17023 ;
  assign x__h17117 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[10] ^
	     y__h17022 ;
  assign x__h17264 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[11] ^
	     y__h17169 ;
  assign x__h19814 = x__h19816 | y__h19817 ;
  assign x__h19816 =
	     y__h19797 &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1__ETC__q11[0] ;
  assign x__h19893 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[1] ^
	     y__h19797 ;
  assign x__h19962 = x__h19964 | y__h19965 ;
  assign x__h19964 = y__h19945 & c_in__h19946 ;
  assign x__h20040 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[2] ^
	     y__h19945 ;
  assign x__h20109 = x__h20111 | y__h20112 ;
  assign x__h20111 = y__h20092 & c_in__h20093 ;
  assign x__h20187 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[3] ^
	     y__h20092 ;
  assign x__h20256 = x__h20258 | y__h20259 ;
  assign x__h20258 = y__h20239 & c_in__h20240 ;
  assign x__h20334 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[4] ^
	     y__h20239 ;
  assign x__h20403 = x__h20405 | y__h20406 ;
  assign x__h20405 = y__h20386 & c_in__h20387 ;
  assign x__h20481 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[5] ^
	     y__h20386 ;
  assign x__h20550 = x__h20552 | y__h20553 ;
  assign x__h20552 = y__h20533 & c_in__h20534 ;
  assign x__h20628 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[6] ^
	     y__h20533 ;
  assign x__h20697 = x__h20699 | y__h20700 ;
  assign x__h20699 = y__h20680 & c_in__h20681 ;
  assign x__h20775 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[7] ^
	     y__h20680 ;
  assign x__h20844 = x__h20846 | y__h20847 ;
  assign x__h20846 = y__h20827 & c_in__h20828 ;
  assign x__h20922 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[8] ^
	     y__h20827 ;
  assign x__h20991 = x__h20993 | y__h20994 ;
  assign x__h20993 = y__h20974 & c_in__h20975 ;
  assign x__h21069 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[9] ^
	     y__h20974 ;
  assign x__h21216 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[10] ^
	     y__h21121 ;
  assign x__h23913 = x__h23915 | y__h23916 ;
  assign x__h23915 =
	     y__h23896 &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8__ETC__q12[0] ;
  assign x__h23992 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[1] ^
	     y__h23896 ;
  assign x__h24061 = x__h24063 | y__h24064 ;
  assign x__h24063 = y__h24044 & c_in__h24045 ;
  assign x__h24139 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[2] ^
	     y__h24044 ;
  assign x__h24208 = x__h24210 | y__h24211 ;
  assign x__h24210 = y__h24191 & c_in__h24192 ;
  assign x__h24286 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[3] ^
	     y__h24191 ;
  assign x__h24355 = x__h24357 | y__h24358 ;
  assign x__h24357 = y__h24338 & c_in__h24339 ;
  assign x__h24433 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[4] ^
	     y__h24338 ;
  assign x__h24502 = x__h24504 | y__h24505 ;
  assign x__h24504 = y__h24485 & c_in__h24486 ;
  assign x__h24580 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[5] ^
	     y__h24485 ;
  assign x__h24649 = x__h24651 | y__h24652 ;
  assign x__h24651 = y__h24632 & c_in__h24633 ;
  assign x__h24727 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[6] ^
	     y__h24632 ;
  assign x__h24796 = x__h24798 | y__h24799 ;
  assign x__h24798 = y__h24779 & c_in__h24780 ;
  assign x__h24874 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[7] ^
	     y__h24779 ;
  assign x__h24943 = x__h24945 | y__h24946 ;
  assign x__h24945 = y__h24926 & c_in__h24927 ;
  assign x__h25021 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[8] ^
	     y__h24926 ;
  assign x__h25168 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[9] ^
	     y__h25073 ;
  assign x__h28012 = x__h28014 | y__h28015 ;
  assign x__h28014 =
	     y__h27995 &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5__ETC__q13[0] ;
  assign x__h28091 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[1] ^
	     y__h27995 ;
  assign x__h28160 = x__h28162 | y__h28163 ;
  assign x__h28162 = y__h28143 & c_in__h28144 ;
  assign x__h28238 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[2] ^
	     y__h28143 ;
  assign x__h28307 = x__h28309 | y__h28310 ;
  assign x__h28309 = y__h28290 & c_in__h28291 ;
  assign x__h28385 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[3] ^
	     y__h28290 ;
  assign x__h28454 = x__h28456 | y__h28457 ;
  assign x__h28456 = y__h28437 & c_in__h28438 ;
  assign x__h28532 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[4] ^
	     y__h28437 ;
  assign x__h28601 = x__h28603 | y__h28604 ;
  assign x__h28603 = y__h28584 & c_in__h28585 ;
  assign x__h28679 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[5] ^
	     y__h28584 ;
  assign x__h28748 = x__h28750 | y__h28751 ;
  assign x__h28750 = y__h28731 & c_in__h28732 ;
  assign x__h28826 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[6] ^
	     y__h28731 ;
  assign x__h28895 = x__h28897 | y__h28898 ;
  assign x__h28897 = y__h28878 & c_in__h28879 ;
  assign x__h28973 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[7] ^
	     y__h28878 ;
  assign x__h29120 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[8] ^
	     y__h29025 ;
  assign x__h32111 = x__h32113 | y__h32114 ;
  assign x__h32113 =
	     y__h32094 &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2__ETC__q14[0] ;
  assign x__h32190 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[1] ^
	     y__h32094 ;
  assign x__h32259 = x__h32261 | y__h32262 ;
  assign x__h32261 = y__h32242 & c_in__h32243 ;
  assign x__h32337 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[2] ^
	     y__h32242 ;
  assign x__h32406 = x__h32408 | y__h32409 ;
  assign x__h32408 = y__h32389 & c_in__h32390 ;
  assign x__h32484 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[3] ^
	     y__h32389 ;
  assign x__h32553 = x__h32555 | y__h32556 ;
  assign x__h32555 = y__h32536 & c_in__h32537 ;
  assign x__h32631 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[4] ^
	     y__h32536 ;
  assign x__h32700 = x__h32702 | y__h32703 ;
  assign x__h32702 = y__h32683 & c_in__h32684 ;
  assign x__h32778 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[5] ^
	     y__h32683 ;
  assign x__h32847 = x__h32849 | y__h32850 ;
  assign x__h32849 = y__h32830 & c_in__h32831 ;
  assign x__h32925 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[6] ^
	     y__h32830 ;
  assign x__h33072 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[7] ^
	     y__h32977 ;
  assign x__h3418 = x__h3420 | y__h3421 ;
  assign x__h3420 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[2] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3__ETC__q7[0] ;
  assign x__h3497 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[1] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[2] ;
  assign x__h3566 = x__h3568 | y__h3569 ;
  assign x__h3568 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[3] &
	     c_in__h3550 ;
  assign x__h36210 = x__h36212 | y__h36213 ;
  assign x__h36212 =
	     y__h36193 &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9__ETC__q15[0] ;
  assign x__h36289 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[1] ^
	     y__h36193 ;
  assign x__h36358 = x__h36360 | y__h36361 ;
  assign x__h36360 = y__h36341 & c_in__h36342 ;
  assign x__h36436 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[2] ^
	     y__h36341 ;
  assign x__h3644 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[2] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[3] ;
  assign x__h36505 = x__h36507 | y__h36508 ;
  assign x__h36507 = y__h36488 & c_in__h36489 ;
  assign x__h36583 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[3] ^
	     y__h36488 ;
  assign x__h36652 = x__h36654 | y__h36655 ;
  assign x__h36654 = y__h36635 & c_in__h36636 ;
  assign x__h36730 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[4] ^
	     y__h36635 ;
  assign x__h36799 = x__h36801 | y__h36802 ;
  assign x__h36801 = y__h36782 & c_in__h36783 ;
  assign x__h36877 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[5] ^
	     y__h36782 ;
  assign x__h37024 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[6] ^
	     y__h36929 ;
  assign x__h3713 = x__h3715 | y__h3716 ;
  assign x__h3715 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[4] &
	     c_in__h3697 ;
  assign x__h3791 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[3] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[4] ;
  assign x__h3860 = x__h3862 | y__h3863 ;
  assign x__h3862 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[5] &
	     c_in__h3844 ;
  assign x__h3938 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[4] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[5] ;
  assign x__h4007 = x__h4009 | y__h4010 ;
  assign x__h4009 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[6] &
	     c_in__h3991 ;
  assign x__h40309 = x__h40311 | y__h40312 ;
  assign x__h40311 =
	     y__h40292 &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_ETC__q16[0] ;
  assign x__h40388 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[1] ^
	     y__h40292 ;
  assign x__h40457 = x__h40459 | y__h40460 ;
  assign x__h40459 = y__h40440 & c_in__h40441 ;
  assign x__h40535 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[2] ^
	     y__h40440 ;
  assign x__h40604 = x__h40606 | y__h40607 ;
  assign x__h40606 = y__h40587 & c_in__h40588 ;
  assign x__h40682 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[3] ^
	     y__h40587 ;
  assign x__h40751 = x__h40753 | y__h40754 ;
  assign x__h40753 = y__h40734 & c_in__h40735 ;
  assign x__h40829 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[4] ^
	     y__h40734 ;
  assign x__h4085 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[5] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[6] ;
  assign x__h40976 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[5] ^
	     y__h40881 ;
  assign x__h4154 = x__h4156 | y__h4157 ;
  assign x__h4156 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[7] &
	     c_in__h4138 ;
  assign x__h4232 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[6] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[7] ;
  assign x__h4301 = x__h4303 | y__h4304 ;
  assign x__h4303 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[8] &
	     c_in__h4285 ;
  assign x__h4379 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[7] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[8] ;
  assign x__h44408 = x__h44410 | y__h44411 ;
  assign x__h44410 =
	     y__h44391 &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_ETC__q17[0] ;
  assign x__h4448 = x__h4450 | y__h4451 ;
  assign x__h44487 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34[1] ^
	     y__h44391 ;
  assign x__h4450 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[9] &
	     c_in__h4432 ;
  assign x__h44556 = x__h44558 | y__h44559 ;
  assign x__h44558 = y__h44539 & c_in__h44540 ;
  assign x__h44634 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34[2] ^
	     y__h44539 ;
  assign x__h44703 = x__h44705 | y__h44706 ;
  assign x__h44705 = y__h44686 & c_in__h44687 ;
  assign x__h44781 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34[3] ^
	     y__h44686 ;
  assign x__h44928 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34[4] ^
	     y__h44833 ;
  assign x__h4526 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[8] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[9] ;
  assign x__h4595 = x__h4597 | y__h4598 ;
  assign x__h4597 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[10] &
	     c_in__h4579 ;
  assign x__h4673 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[9] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[10] ;
  assign x__h4742 = x__h4744 | y__h4745 ;
  assign x__h4744 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[11] &
	     c_in__h4726 ;
  assign x__h4820 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[10] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[11] ;
  assign x__h48507 = x__h48509 | y__h48510 ;
  assign x__h48509 =
	     y__h48490 &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_ETC__q18[0] ;
  assign x__h48586 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_TH_ETC___d31[1] ^
	     y__h48490 ;
  assign x__h48655 = x__h48657 | y__h48658 ;
  assign x__h48657 = y__h48638 & c_in__h48639 ;
  assign x__h48733 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_TH_ETC___d31[2] ^
	     y__h48638 ;
  assign x__h48880 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_TH_ETC___d31[3] ^
	     y__h48785 ;
  assign x__h4889 = x__h4891 | y__h4892 ;
  assign x__h4891 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[12] &
	     c_in__h4873 ;
  assign x__h4967 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[11] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[12] ;
  assign x__h5036 = x__h5038 | y__h5039 ;
  assign x__h5038 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[13] &
	     c_in__h5020 ;
  assign x__h5114 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[12] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[13] ;
  assign x__h5183 = x__h5185 | y__h5186 ;
  assign x__h5185 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[14] &
	     c_in__h5167 ;
  assign x__h52606 = x__h52608 | y__h52609 ;
  assign x__h52608 =
	     y__h52589 &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_ETC__q19[0] ;
  assign x__h5261 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[13] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[14] ;
  assign x__h52685 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_TH_ETC___d28[1] ^
	     y__h52589 ;
  assign x__h52832 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_TH_ETC___d28[2] ^
	     y__h52737 ;
  assign x__h5408 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[14] ^
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[15] ;
  assign x__h56784 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_14_4_TH_ETC___d25[1] ^
	     y__h56688 ;
  assign x__h65186 = { {16{v__h1102[15]}}, v__h1102 } ;
  assign x__h66762 = x__h66764 | y__h66765 ;
  assign x__h66764 =
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[2] &
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC__q21[0] ;
  assign x__h66841 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[1] ^
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[2] ;
  assign x__h66910 = x__h66912 | y__h66913 ;
  assign x__h66912 =
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[3] &
	     c_in__h66894 ;
  assign x__h66988 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[2] ^
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[3] ;
  assign x__h67057 = x__h67059 | y__h67060 ;
  assign x__h67059 =
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[4] &
	     c_in__h67041 ;
  assign x__h67135 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[3] ^
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[4] ;
  assign x__h67204 = x__h67206 | y__h67207 ;
  assign x__h67206 =
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[5] &
	     c_in__h67188 ;
  assign x__h67282 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[4] ^
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[5] ;
  assign x__h67351 = x__h67353 | y__h67354 ;
  assign x__h67353 =
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[6] &
	     c_in__h67335 ;
  assign x__h67429 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[5] ^
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[6] ;
  assign x__h67498 = x__h67500 | y__h67501 ;
  assign x__h67500 =
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[7] &
	     c_in__h67482 ;
  assign x__h67576 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[6] ^
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[7] ;
  assign x__h68909 = x__h68911 | y__h68912 ;
  assign x__h68911 =
	     y__h68892 &
	     IF_IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_ETC__q22[0] ;
  assign x__h68988 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[1] ^
	     y__h68892 ;
  assign x__h69057 = x__h69059 | y__h69060 ;
  assign x__h69059 = y__h69040 & c_in__h69041 ;
  assign x__h69135 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[2] ^
	     y__h69040 ;
  assign x__h69204 = x__h69206 | y__h69207 ;
  assign x__h69206 = y__h69187 & c_in__h69188 ;
  assign x__h69282 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[3] ^
	     y__h69187 ;
  assign x__h69351 = x__h69353 | y__h69354 ;
  assign x__h69353 = y__h69334 & c_in__h69335 ;
  assign x__h69429 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[4] ^
	     y__h69334 ;
  assign x__h69498 = x__h69500 | y__h69501 ;
  assign x__h69500 = y__h69481 & c_in__h69482 ;
  assign x__h69576 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[5] ^
	     y__h69481 ;
  assign x__h69645 = x__h69647 | y__h69648 ;
  assign x__h69647 = y__h69628 & c_in__h69629 ;
  assign x__h69723 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[6] ^
	     y__h69628 ;
  assign x__h69792 = x__h69794 | y__h69795 ;
  assign x__h69794 = y__h69775 & c_in__h69776 ;
  assign x__h69870 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[7] ^
	     y__h69775 ;
  assign x__h71056 = x__h71058 | y__h71059 ;
  assign x__h71058 =
	     y__h71039 &
	     IF_IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_ETC__q23[0] ;
  assign x__h71135 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[1] ^
	     y__h71039 ;
  assign x__h71204 = x__h71206 | y__h71207 ;
  assign x__h71206 = y__h71187 & c_in__h71188 ;
  assign x__h71282 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[2] ^
	     y__h71187 ;
  assign x__h71351 = x__h71353 | y__h71354 ;
  assign x__h71353 = y__h71334 & c_in__h71335 ;
  assign x__h71429 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[3] ^
	     y__h71334 ;
  assign x__h71498 = x__h71500 | y__h71501 ;
  assign x__h71500 = y__h71481 & c_in__h71482 ;
  assign x__h71576 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[4] ^
	     y__h71481 ;
  assign x__h71645 = x__h71647 | y__h71648 ;
  assign x__h71647 = y__h71628 & c_in__h71629 ;
  assign x__h71723 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[5] ^
	     y__h71628 ;
  assign x__h71792 = x__h71794 | y__h71795 ;
  assign x__h71794 = y__h71775 & c_in__h71776 ;
  assign x__h71870 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[6] ^
	     y__h71775 ;
  assign x__h71939 = x__h71941 | y__h71942 ;
  assign x__h71941 = y__h71922 & c_in__h71923 ;
  assign x__h72017 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[7] ^
	     y__h71922 ;
  assign x__h73203 = x__h73205 | y__h73206 ;
  assign x__h73205 =
	     y__h73186 &
	     IF_IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_ETC__q24[0] ;
  assign x__h73282 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[1] ^
	     y__h73186 ;
  assign x__h73351 = x__h73353 | y__h73354 ;
  assign x__h73353 = y__h73334 & c_in__h73335 ;
  assign x__h73429 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[2] ^
	     y__h73334 ;
  assign x__h73498 = x__h73500 | y__h73501 ;
  assign x__h73500 = y__h73481 & c_in__h73482 ;
  assign x__h73576 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[3] ^
	     y__h73481 ;
  assign x__h73645 = x__h73647 | y__h73648 ;
  assign x__h73647 = y__h73628 & c_in__h73629 ;
  assign x__h73723 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[4] ^
	     y__h73628 ;
  assign x__h73792 = x__h73794 | y__h73795 ;
  assign x__h73794 = y__h73775 & c_in__h73776 ;
  assign x__h73870 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[5] ^
	     y__h73775 ;
  assign x__h73939 = x__h73941 | y__h73942 ;
  assign x__h73941 = y__h73922 & c_in__h73923 ;
  assign x__h74017 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[6] ^
	     y__h73922 ;
  assign x__h74086 = x__h74088 | y__h74089 ;
  assign x__h74088 = y__h74069 & c_in__h74070 ;
  assign x__h74164 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[7] ^
	     y__h74069 ;
  assign x__h7517 = x__h7519 | y__h7520 ;
  assign x__h7519 =
	     y__h7500 &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0__ETC__q8[0] ;
  assign x__h75350 = x__h75352 | y__h75353 ;
  assign x__h75352 =
	     y__h75333 &
	     IF_IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_ETC__q25[0] ;
  assign x__h75429 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[1] ^
	     y__h75333 ;
  assign x__h75498 = x__h75500 | y__h75501 ;
  assign x__h75500 = y__h75481 & c_in__h75482 ;
  assign x__h75576 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[2] ^
	     y__h75481 ;
  assign x__h75645 = x__h75647 | y__h75648 ;
  assign x__h75647 = y__h75628 & c_in__h75629 ;
  assign x__h75723 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[3] ^
	     y__h75628 ;
  assign x__h75792 = x__h75794 | y__h75795 ;
  assign x__h75794 = y__h75775 & c_in__h75776 ;
  assign x__h75870 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[4] ^
	     y__h75775 ;
  assign x__h75939 = x__h75941 | y__h75942 ;
  assign x__h75941 = y__h75922 & c_in__h75923 ;
  assign x__h7596 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[1] ^
	     y__h7500 ;
  assign x__h76017 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[5] ^
	     y__h75922 ;
  assign x__h76086 = x__h76088 | y__h76089 ;
  assign x__h76088 = y__h76069 & c_in__h76070 ;
  assign x__h76164 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[6] ^
	     y__h76069 ;
  assign x__h76233 = x__h76235 | y__h76236 ;
  assign x__h76235 = y__h76216 & c_in__h76217 ;
  assign x__h76311 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[7] ^
	     y__h76216 ;
  assign x__h7665 = x__h7667 | y__h7668 ;
  assign x__h7667 = y__h7648 & c_in__h7649 ;
  assign x__h7743 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[2] ^
	     y__h7648 ;
  assign x__h77497 = x__h77499 | y__h77500 ;
  assign x__h77499 =
	     y__h77480 &
	     IF_IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_ETC__q26[0] ;
  assign x__h77576 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[1] ^
	     y__h77480 ;
  assign x__h77645 = x__h77647 | y__h77648 ;
  assign x__h77647 = y__h77628 & c_in__h77629 ;
  assign x__h77723 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[2] ^
	     y__h77628 ;
  assign x__h77792 = x__h77794 | y__h77795 ;
  assign x__h77794 = y__h77775 & c_in__h77776 ;
  assign x__h77870 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[3] ^
	     y__h77775 ;
  assign x__h77939 = x__h77941 | y__h77942 ;
  assign x__h77941 = y__h77922 & c_in__h77923 ;
  assign x__h78017 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[4] ^
	     y__h77922 ;
  assign x__h78086 = x__h78088 | y__h78089 ;
  assign x__h78088 = y__h78069 & c_in__h78070 ;
  assign x__h7812 = x__h7814 | y__h7815 ;
  assign x__h7814 = y__h7795 & c_in__h7796 ;
  assign x__h78164 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[5] ^
	     y__h78069 ;
  assign x__h78233 = x__h78235 | y__h78236 ;
  assign x__h78235 = y__h78216 & c_in__h78217 ;
  assign x__h78311 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[6] ^
	     y__h78216 ;
  assign x__h78380 = x__h78382 | y__h78383 ;
  assign x__h78382 = y__h78363 & c_in__h78364 ;
  assign x__h78458 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[7] ^
	     y__h78363 ;
  assign x__h7890 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[3] ^
	     y__h7795 ;
  assign x__h7959 = x__h7961 | y__h7962 ;
  assign x__h7961 = y__h7942 & c_in__h7943 ;
  assign x__h79643 = x__h79645 | y__h79646 ;
  assign x__h79645 =
	     y__h79626 &
	     IF_IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THE_ETC__q27[0] ;
  assign x__h79722 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[1] ^
	     y__h79626 ;
  assign x__h79791 = x__h79793 | y__h79794 ;
  assign x__h79793 = y__h79774 & c_in__h79775 ;
  assign x__h79869 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[2] ^
	     y__h79774 ;
  assign x__h79938 = x__h79940 | y__h79941 ;
  assign x__h79940 = y__h79921 & c_in__h79922 ;
  assign x__h80016 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[3] ^
	     y__h79921 ;
  assign x__h80085 = x__h80087 | y__h80088 ;
  assign x__h80087 = y__h80068 & c_in__h80069 ;
  assign x__h80163 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[4] ^
	     y__h80068 ;
  assign x__h80232 = x__h80234 | y__h80235 ;
  assign x__h80234 = y__h80215 & c_in__h80216 ;
  assign x__h80310 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[5] ^
	     y__h80215 ;
  assign x__h8037 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[4] ^
	     y__h7942 ;
  assign x__h80379 = x__h80381 | y__h80382 ;
  assign x__h80381 = y__h80362 & c_in__h80363 ;
  assign x__h80457 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[6] ^
	     y__h80362 ;
  assign x__h80526 = x__h80528 | y__h80529 ;
  assign x__h80528 = y__h80509 & c_in__h80510 ;
  assign x__h80604 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[7] ^
	     y__h80509 ;
  assign x__h8106 = x__h8108 | y__h8109 ;
  assign x__h8108 = y__h8089 & c_in__h8090 ;
  assign x__h8184 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[5] ^
	     y__h8089 ;
  assign x__h8253 = x__h8255 | y__h8256 ;
  assign x__h8255 = y__h8236 & c_in__h8237 ;
  assign x__h8331 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[6] ^
	     y__h8236 ;
  assign x__h8400 = x__h8402 | y__h8403 ;
  assign x__h8402 = y__h8383 & c_in__h8384 ;
  assign x__h84411 = x__h84413 | y__h84414 ;
  assign x__h84413 =
	     b_D_OUT[8] &
	     IF_aD_OUT_BIT_7_AND_bD_OUT_BIT_7_THEN_1_ELSE_0__q1[0] ;
  assign x__h84489 = a_D_OUT[8] ^ b_D_OUT[8] ;
  assign x__h84558 = x__h84560 | y__h84561 ;
  assign x__h84560 = b_D_OUT[9] & c_in__h84542 ;
  assign x__h84635 = a_D_OUT[9] ^ b_D_OUT[9] ;
  assign x__h84704 = x__h84706 | y__h84707 ;
  assign x__h84706 = b_D_OUT[10] & c_in__h84688 ;
  assign x__h8478 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[7] ^
	     y__h8383 ;
  assign x__h84781 = a_D_OUT[10] ^ b_D_OUT[10] ;
  assign x__h84850 = x__h84852 | y__h84853 ;
  assign x__h84852 = b_D_OUT[11] & c_in__h84834 ;
  assign x__h84927 = a_D_OUT[11] ^ b_D_OUT[11] ;
  assign x__h84996 = x__h84998 | y__h84999 ;
  assign x__h84998 = b_D_OUT[12] & c_in__h84980 ;
  assign x__h85073 = a_D_OUT[12] ^ b_D_OUT[12] ;
  assign x__h85142 = x__h85144 | y__h85145 ;
  assign x__h85144 = b_D_OUT[13] & c_in__h85126 ;
  assign x__h85219 = a_D_OUT[13] ^ b_D_OUT[13] ;
  assign x__h85365 = a_D_OUT[14] ^ b_D_OUT[14] ;
  assign x__h8547 = x__h8549 | y__h8550 ;
  assign x__h8549 = y__h8530 & c_in__h8531 ;
  assign x__h8625 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[8] ^
	     y__h8530 ;
  assign x__h86382 =
	     x__h84489 ^
	     IF_aD_OUT_BIT_7_AND_bD_OUT_BIT_7_THEN_1_ELSE_0__q1[0] ;
  assign x__h86529 = x__h84635 ^ c_in__h84542 ;
  assign x__h86675 = x__h84781 ^ c_in__h84688 ;
  assign x__h86821 = x__h84927 ^ c_in__h84834 ;
  assign x__h8694 = x__h8696 | y__h8697 ;
  assign x__h8696 = y__h8677 & c_in__h8678 ;
  assign x__h86967 = x__h85073 ^ c_in__h84980 ;
  assign x__h87113 = x__h85219 ^ c_in__h85126 ;
  assign x__h87354 = ~(x__h85365 ^ c_in__h85272) ;
  assign x__h8772 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[9] ^
	     y__h8677 ;
  assign x__h88372 =
	     x__h86382 ^
	     IF_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THEN_1_ELS_ETC__q4[0] ;
  assign x__h8841 = x__h8843 | y__h8844 ;
  assign x__h8843 = y__h8824 & c_in__h8825 ;
  assign x__h88519 = x__h86529 ^ c_in__h86531 ;
  assign x__h88665 = x__h86675 ^ c_in__h86677 ;
  assign x__h88811 = x__h86821 ^ c_in__h86823 ;
  assign x__h88957 = x__h86967 ^ c_in__h86969 ;
  assign x__h89103 = x__h87113 ^ c_in__h87115 ;
  assign x__h8919 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[10] ^
	     y__h8824 ;
  assign x__h89344 = x__h87354 ^ c_in__h87261 ;
  assign x__h8988 = x__h8990 | y__h8991 ;
  assign x__h8990 = y__h8971 & c_in__h8972 ;
  assign x__h90491 =
	     x__h88372 ^
	     IF_IF_INV_IF_aD_OUT_BIT_7_XOR_bD_OUT_BIT_7_THE_ETC__q29[0] ;
  assign x__h90638 = x__h88519 ^ c_in__h88521 ;
  assign x__h9066 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[11] ^
	     y__h8971 ;
  assign x__h90784 = x__h88665 ^ c_in__h88667 ;
  assign x__h90930 = x__h88811 ^ c_in__h88813 ;
  assign x__h91076 = x__h88957 ^ c_in__h88959 ;
  assign x__h91222 = x__h89103 ^ c_in__h89105 ;
  assign x__h9135 = x__h9137 | y__h9138 ;
  assign x__h9137 = y__h9118 & c_in__h9119 ;
  assign x__h91463 = x__h89344 ^ c_in__h89251 ;
  assign x__h92072 =
	     { IF_IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first_ETC__q69[6:0],
	       8'b0 } ;
  assign x__h9213 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[12] ^
	     y__h9118 ;
  assign x__h9360 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[13] ^
	     y__h9265 ;
  assign x__h93701 = x__h93703 | y__h93704 ;
  assign x__h93703 =
	     c_2_D_OUT[1] &
	     IF_mac_intermediate_ABD_OUT_BIT_0_AND_c_2D_O_ETC__q2[0] ;
  assign x__h93781 = mac_intermediate_AB_D_OUT[1] ^ c_2_D_OUT[1] ;
  assign x__h93850 = x__h93852 | y__h93853 ;
  assign x__h93852 = c_2_D_OUT[2] & c_in__h93834 ;
  assign x__h93929 = mac_intermediate_AB_D_OUT[2] ^ c_2_D_OUT[2] ;
  assign x__h93998 = x__h94000 | y__h94001 ;
  assign x__h94000 = c_2_D_OUT[3] & c_in__h93982 ;
  assign x__h94077 = mac_intermediate_AB_D_OUT[3] ^ c_2_D_OUT[3] ;
  assign x__h94146 = x__h94148 | y__h94149 ;
  assign x__h94148 = c_2_D_OUT[4] & c_in__h94130 ;
  assign x__h94225 = mac_intermediate_AB_D_OUT[4] ^ c_2_D_OUT[4] ;
  assign x__h94294 = x__h94296 | y__h94297 ;
  assign x__h94296 = c_2_D_OUT[5] & c_in__h94278 ;
  assign x__h94373 = mac_intermediate_AB_D_OUT[5] ^ c_2_D_OUT[5] ;
  assign x__h94442 = x__h94444 | y__h94445 ;
  assign x__h94444 = c_2_D_OUT[6] & c_in__h94426 ;
  assign x__h94521 = mac_intermediate_AB_D_OUT[6] ^ c_2_D_OUT[6] ;
  assign x__h94590 = x__h94592 | y__h94593 ;
  assign x__h94592 = c_2_D_OUT[7] & c_in__h94574 ;
  assign x__h94669 = mac_intermediate_AB_D_OUT[7] ^ c_2_D_OUT[7] ;
  assign x__h94738 = x__h94740 | y__h94741 ;
  assign x__h94740 = c_2_D_OUT[8] & c_in__h94722 ;
  assign x__h94817 = mac_intermediate_AB_D_OUT[8] ^ c_2_D_OUT[8] ;
  assign x__h94886 = x__h94888 | y__h94889 ;
  assign x__h94888 = c_2_D_OUT[9] & c_in__h94870 ;
  assign x__h94965 = mac_intermediate_AB_D_OUT[9] ^ c_2_D_OUT[9] ;
  assign x__h95034 = x__h95036 | y__h95037 ;
  assign x__h95036 = c_2_D_OUT[10] & c_in__h95018 ;
  assign x__h95113 = mac_intermediate_AB_D_OUT[10] ^ c_2_D_OUT[10] ;
  assign x__h95182 = x__h95184 | y__h95185 ;
  assign x__h95184 = c_2_D_OUT[11] & c_in__h95166 ;
  assign x__h95261 = mac_intermediate_AB_D_OUT[11] ^ c_2_D_OUT[11] ;
  assign x__h95330 = x__h95332 | y__h95333 ;
  assign x__h95332 = c_2_D_OUT[12] & c_in__h95314 ;
  assign x__h95409 = mac_intermediate_AB_D_OUT[12] ^ c_2_D_OUT[12] ;
  assign x__h95478 = x__h95480 | y__h95481 ;
  assign x__h95480 = c_2_D_OUT[13] & c_in__h95462 ;
  assign x__h95557 = mac_intermediate_AB_D_OUT[13] ^ c_2_D_OUT[13] ;
  assign x__h95626 = x__h95628 | y__h95629 ;
  assign x__h95628 = c_2_D_OUT[14] & c_in__h95610 ;
  assign x__h95705 = mac_intermediate_AB_D_OUT[14] ^ c_2_D_OUT[14] ;
  assign x__h95774 = x__h95776 | y__h95777 ;
  assign x__h95776 = c_2_D_OUT[15] & c_in__h95758 ;
  assign x__h95853 = mac_intermediate_AB_D_OUT[15] ^ c_2_D_OUT[15] ;
  assign x__h95922 = x__h95924 | y__h95925 ;
  assign x__h95924 = c_2_D_OUT[16] & c_in__h95906 ;
  assign x__h96001 = mac_intermediate_AB_D_OUT[16] ^ c_2_D_OUT[16] ;
  assign x__h96070 = x__h96072 | y__h96073 ;
  assign x__h96072 = c_2_D_OUT[17] & c_in__h96054 ;
  assign x__h96149 = mac_intermediate_AB_D_OUT[17] ^ c_2_D_OUT[17] ;
  assign x__h96218 = x__h96220 | y__h96221 ;
  assign x__h96220 = c_2_D_OUT[18] & c_in__h96202 ;
  assign x__h96297 = mac_intermediate_AB_D_OUT[18] ^ c_2_D_OUT[18] ;
  assign x__h96366 = x__h96368 | y__h96369 ;
  assign x__h96368 = c_2_D_OUT[19] & c_in__h96350 ;
  assign x__h96445 = mac_intermediate_AB_D_OUT[19] ^ c_2_D_OUT[19] ;
  assign x__h96514 = x__h96516 | y__h96517 ;
  assign x__h96516 = c_2_D_OUT[20] & c_in__h96498 ;
  assign x__h96593 = mac_intermediate_AB_D_OUT[20] ^ c_2_D_OUT[20] ;
  assign x__h96662 = x__h96664 | y__h96665 ;
  assign x__h96664 = c_2_D_OUT[21] & c_in__h96646 ;
  assign x__h96741 = mac_intermediate_AB_D_OUT[21] ^ c_2_D_OUT[21] ;
  assign x__h96810 = x__h96812 | y__h96813 ;
  assign x__h96812 = c_2_D_OUT[22] & c_in__h96794 ;
  assign x__h96889 = mac_intermediate_AB_D_OUT[22] ^ c_2_D_OUT[22] ;
  assign x__h96958 = x__h96960 | y__h96961 ;
  assign x__h96960 = c_2_D_OUT[23] & c_in__h96942 ;
  assign x__h97037 = mac_intermediate_AB_D_OUT[23] ^ c_2_D_OUT[23] ;
  assign x__h97106 = x__h97108 | y__h97109 ;
  assign x__h97108 = c_2_D_OUT[24] & c_in__h97090 ;
  assign x__h97185 = mac_intermediate_AB_D_OUT[24] ^ c_2_D_OUT[24] ;
  assign x__h97254 = x__h97256 | y__h97257 ;
  assign x__h97256 = c_2_D_OUT[25] & c_in__h97238 ;
  assign x__h97333 = mac_intermediate_AB_D_OUT[25] ^ c_2_D_OUT[25] ;
  assign x__h97402 = x__h97404 | y__h97405 ;
  assign x__h97404 = c_2_D_OUT[26] & c_in__h97386 ;
  assign x__h97481 = mac_intermediate_AB_D_OUT[26] ^ c_2_D_OUT[26] ;
  assign x__h97550 = x__h97552 | y__h97553 ;
  assign x__h97552 = c_2_D_OUT[27] & c_in__h97534 ;
  assign x__h97629 = mac_intermediate_AB_D_OUT[27] ^ c_2_D_OUT[27] ;
  assign x__h97698 = x__h97700 | y__h97701 ;
  assign x__h97700 = c_2_D_OUT[28] & c_in__h97682 ;
  assign x__h97777 = mac_intermediate_AB_D_OUT[28] ^ c_2_D_OUT[28] ;
  assign x__h97846 = x__h97848 | y__h97849 ;
  assign x__h97848 = c_2_D_OUT[29] & c_in__h97830 ;
  assign x__h97925 = mac_intermediate_AB_D_OUT[29] ^ c_2_D_OUT[29] ;
  assign x__h97994 = x__h97996 | y__h97997 ;
  assign x__h97996 = c_2_D_OUT[30] & c_in__h97978 ;
  assign x__h98073 = mac_intermediate_AB_D_OUT[30] ^ c_2_D_OUT[30] ;
  assign x__h98221 = mac_intermediate_AB_D_OUT[31] ^ c_2_D_OUT[31] ;
  assign y__h100700 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[23] &
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[0] ;
  assign y__h100908 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[24] &
	     IF_x00697_OR_IF_mac_intermediate_AB_first__615_ETC__q43[0] ;
  assign y__h100910 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[24] &
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[1] ;
  assign y__h101056 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[25] &
	     c_in__h101039 ;
  assign y__h101058 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[25] &
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[2] ;
  assign y__h101203 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[26] &
	     c_in__h101186 ;
  assign y__h101205 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[26] &
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[3] ;
  assign y__h101350 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[27] &
	     c_in__h101333 ;
  assign y__h101352 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[27] &
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[4] ;
  assign y__h101497 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[28] &
	     c_in__h101480 ;
  assign y__h101499 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[28] &
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[5] ;
  assign y__h101644 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[29] &
	     c_in__h101627 ;
  assign y__h101646 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[29] &
	     INV_IF_mac_intermediate_AB_first__615_BITS_30__ETC__q42[6] ;
  assign y__h103741 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[1] &
	     c_in__h103724 ;
  assign y__h103743 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[1] &
	     intermediate_mantissa2__h102411[2] ;
  assign y__h103888 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[2] &
	     c_in__h103871 ;
  assign y__h103890 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[2] &
	     intermediate_mantissa2__h102411[3] ;
  assign y__h104035 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[3] &
	     c_in__h104018 ;
  assign y__h104037 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[3] &
	     intermediate_mantissa2__h102411[4] ;
  assign y__h104182 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[4] &
	     c_in__h104165 ;
  assign y__h104184 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[4] &
	     intermediate_mantissa2__h102411[5] ;
  assign y__h104329 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[5] &
	     c_in__h104312 ;
  assign y__h104331 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[5] &
	     intermediate_mantissa2__h102411[6] ;
  assign y__h104476 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[6] &
	     c_in__h104459 ;
  assign y__h104478 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[6] &
	     intermediate_mantissa2__h102411[7] ;
  assign y__h104623 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[7] &
	     c_in__h104606 ;
  assign y__h104625 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[7] &
	     intermediate_mantissa2__h102411[8] ;
  assign y__h104770 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[8] &
	     c_in__h104753 ;
  assign y__h104772 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[8] &
	     intermediate_mantissa2__h102411[9] ;
  assign y__h104917 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[9] &
	     c_in__h104900 ;
  assign y__h104919 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[9] &
	     intermediate_mantissa2__h102411[10] ;
  assign y__h105064 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[10] &
	     c_in__h105047 ;
  assign y__h105066 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[10] &
	     intermediate_mantissa2__h102411[11] ;
  assign y__h105211 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[11] &
	     c_in__h105194 ;
  assign y__h105213 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[11] &
	     intermediate_mantissa2__h102411[12] ;
  assign y__h105358 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[12] &
	     c_in__h105341 ;
  assign y__h105360 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[12] &
	     intermediate_mantissa2__h102411[13] ;
  assign y__h105505 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[13] &
	     c_in__h105488 ;
  assign y__h105507 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[13] &
	     intermediate_mantissa2__h102411[14] ;
  assign y__h105652 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[14] &
	     c_in__h105635 ;
  assign y__h105654 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[14] &
	     intermediate_mantissa2__h102411[15] ;
  assign y__h105799 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[15] &
	     c_in__h105782 ;
  assign y__h105801 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[15] &
	     intermediate_mantissa2__h102411[16] ;
  assign y__h105946 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[16] &
	     c_in__h105929 ;
  assign y__h105948 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[16] &
	     intermediate_mantissa2__h102411[17] ;
  assign y__h106093 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[17] &
	     c_in__h106076 ;
  assign y__h106095 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[17] &
	     intermediate_mantissa2__h102411[18] ;
  assign y__h106240 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[18] &
	     c_in__h106223 ;
  assign y__h106242 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[18] &
	     intermediate_mantissa2__h102411[19] ;
  assign y__h106387 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[19] &
	     c_in__h106370 ;
  assign y__h106389 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[19] &
	     intermediate_mantissa2__h102411[20] ;
  assign y__h106534 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[20] &
	     c_in__h106517 ;
  assign y__h106536 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[20] &
	     intermediate_mantissa2__h102411[21] ;
  assign y__h106681 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[21] &
	     c_in__h106664 ;
  assign y__h106683 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[21] &
	     intermediate_mantissa2__h102411[22] ;
  assign y__h106828 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[22] &
	     c_in__h106811 ;
  assign y__h106830 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[22] &
	     intermediate_mantissa2__h102411[23] ;
  assign y__h106975 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[30:23] !=
	     8'd0 &
	     c_in__h106958 ;
  assign y__h106977 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[30:23] !=
	     8'd0 &
	     intermediate_mantissa2__h102411[24] ;
  assign y__h111746 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[0] &
	     IF_INV_intermediate_mantissa2024115_BIT_0_THEN_ETC__q46[0] ;
  assign y__h111748 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[0] &
	     INV_intermediate_mantissa202411__q45[1] ;
  assign y__h111894 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[1] &
	     c_in__h111877 ;
  assign y__h111896 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[1] &
	     INV_intermediate_mantissa202411__q45[2] ;
  assign y__h112041 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[2] &
	     c_in__h112024 ;
  assign y__h112043 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[2] &
	     INV_intermediate_mantissa202411__q45[3] ;
  assign y__h112188 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[3] &
	     c_in__h112171 ;
  assign y__h112190 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[3] &
	     INV_intermediate_mantissa202411__q45[4] ;
  assign y__h112335 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[4] &
	     c_in__h112318 ;
  assign y__h112337 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[4] &
	     INV_intermediate_mantissa202411__q45[5] ;
  assign y__h112482 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[5] &
	     c_in__h112465 ;
  assign y__h112484 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[5] &
	     INV_intermediate_mantissa202411__q45[6] ;
  assign y__h112629 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[6] &
	     c_in__h112612 ;
  assign y__h112631 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[6] &
	     INV_intermediate_mantissa202411__q45[7] ;
  assign y__h112776 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[7] &
	     c_in__h112759 ;
  assign y__h112778 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[7] &
	     INV_intermediate_mantissa202411__q45[8] ;
  assign y__h112923 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[8] &
	     c_in__h112906 ;
  assign y__h112925 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[8] &
	     INV_intermediate_mantissa202411__q45[9] ;
  assign y__h113070 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[9] &
	     c_in__h113053 ;
  assign y__h113072 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[9] &
	     INV_intermediate_mantissa202411__q45[10] ;
  assign y__h113217 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[10] &
	     c_in__h113200 ;
  assign y__h113219 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[10] &
	     INV_intermediate_mantissa202411__q45[11] ;
  assign y__h11333 =
	     x__h7596 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0__ETC__q8[0] ;
  assign y__h113364 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[11] &
	     c_in__h113347 ;
  assign y__h113366 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[11] &
	     INV_intermediate_mantissa202411__q45[12] ;
  assign y__h113511 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[12] &
	     c_in__h113494 ;
  assign y__h113513 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[12] &
	     INV_intermediate_mantissa202411__q45[13] ;
  assign y__h113658 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[13] &
	     c_in__h113641 ;
  assign y__h113660 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[13] &
	     INV_intermediate_mantissa202411__q45[14] ;
  assign y__h113805 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[14] &
	     c_in__h113788 ;
  assign y__h113807 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[14] &
	     INV_intermediate_mantissa202411__q45[15] ;
  assign y__h113952 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[15] &
	     c_in__h113935 ;
  assign y__h113954 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[15] &
	     INV_intermediate_mantissa202411__q45[16] ;
  assign y__h114099 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[16] &
	     c_in__h114082 ;
  assign y__h114101 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[16] &
	     INV_intermediate_mantissa202411__q45[17] ;
  assign y__h114246 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[17] &
	     c_in__h114229 ;
  assign y__h114248 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[17] &
	     INV_intermediate_mantissa202411__q45[18] ;
  assign y__h114393 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[18] &
	     c_in__h114376 ;
  assign y__h114395 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[18] &
	     INV_intermediate_mantissa202411__q45[19] ;
  assign y__h114540 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[19] &
	     c_in__h114523 ;
  assign y__h114542 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[19] &
	     INV_intermediate_mantissa202411__q45[20] ;
  assign y__h114687 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[20] &
	     c_in__h114670 ;
  assign y__h114689 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[20] &
	     INV_intermediate_mantissa202411__q45[21] ;
  assign y__h114834 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[21] &
	     c_in__h114817 ;
  assign y__h114836 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[21] &
	     INV_intermediate_mantissa202411__q45[22] ;
  assign y__h114981 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[22] &
	     c_in__h114964 ;
  assign y__h114983 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[22] &
	     INV_intermediate_mantissa202411__q45[23] ;
  assign y__h11599 = x__h7743 ^ c_in__h7649 ;
  assign y__h11617 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7__ETC__q9[0] ;
  assign y__h11619 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[1] &
	     y__h11599 ;
  assign y__h117194 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[23] &
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[0] ;
  assign y__h11747 = x__h7890 ^ c_in__h7796 ;
  assign y__h117596 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[24] &
	     IF_x17191_OR_IF_mac_intermediate_AB_first__615_ETC__q48[0] ;
  assign y__h117598 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[24] &
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[1] ;
  assign y__h11765 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[2] &
	     c_in__h11748 ;
  assign y__h11767 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[2] &
	     y__h11747 ;
  assign y__h117743 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[25] &
	     c_in__h117726 ;
  assign y__h117745 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[25] &
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[2] ;
  assign y__h117889 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[26] &
	     c_in__h117872 ;
  assign y__h117891 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[26] &
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[3] ;
  assign y__h118035 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[27] &
	     c_in__h118018 ;
  assign y__h118037 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[27] &
	     IF_NOT_IF_mac_intermediate_AB_first__615_BITS__ETC___d2308[4] ;
  assign y__h118181 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[28] &
	     c_in__h118164 ;
  assign y__h118328 =
	     IF_mac_intermediate_AB_first__615_BITS_30_TO_0_ETC___d1918[29] &
	     c_in__h118311 ;
  assign y__h11894 = x__h8037 ^ c_in__h7943 ;
  assign y__h11912 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[3] &
	     c_in__h11895 ;
  assign y__h11914 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[3] &
	     y__h11894 ;
  assign y__h12041 = x__h8184 ^ c_in__h8090 ;
  assign y__h12059 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[4] &
	     c_in__h12042 ;
  assign y__h12061 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[4] &
	     y__h12041 ;
  assign y__h12188 = x__h8331 ^ c_in__h8237 ;
  assign y__h12206 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[5] &
	     c_in__h12189 ;
  assign y__h12208 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[5] &
	     y__h12188 ;
  assign y__h12335 = x__h8478 ^ c_in__h8384 ;
  assign y__h12353 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[6] &
	     c_in__h12336 ;
  assign y__h12355 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[6] &
	     y__h12335 ;
  assign y__h12482 = x__h8625 ^ c_in__h8531 ;
  assign y__h12500 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[7] &
	     c_in__h12483 ;
  assign y__h12502 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[7] &
	     y__h12482 ;
  assign y__h12629 = x__h8772 ^ c_in__h8678 ;
  assign y__h12647 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[8] &
	     c_in__h12630 ;
  assign y__h12649 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[8] &
	     y__h12629 ;
  assign y__h12776 = x__h8919 ^ c_in__h8825 ;
  assign y__h12794 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[9] &
	     c_in__h12777 ;
  assign y__h12796 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[9] &
	     y__h12776 ;
  assign y__h12923 = x__h9066 ^ c_in__h8972 ;
  assign y__h12941 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[10] &
	     c_in__h12924 ;
  assign y__h12943 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[10] &
	     y__h12923 ;
  assign y__h13070 = x__h9213 ^ c_in__h9119 ;
  assign y__h13088 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[11] &
	     c_in__h13071 ;
  assign y__h13090 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7_THE_ETC___d58[11] &
	     y__h13070 ;
  assign y__h13217 = x__h9360 ^ c_in__h9266 ;
  assign y__h15432 =
	     x__h11695 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_3_7__ETC__q9[0] ;
  assign y__h15698 = x__h11842 ^ c_in__h11748 ;
  assign y__h15716 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4__ETC__q10[0] ;
  assign y__h15718 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[1] &
	     y__h15698 ;
  assign y__h15846 = x__h11989 ^ c_in__h11895 ;
  assign y__h15864 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[2] &
	     c_in__h15847 ;
  assign y__h15866 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[2] &
	     y__h15846 ;
  assign y__h15993 = x__h12136 ^ c_in__h12042 ;
  assign y__h16011 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[3] &
	     c_in__h15994 ;
  assign y__h16013 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[3] &
	     y__h15993 ;
  assign y__h16140 = x__h12283 ^ c_in__h12189 ;
  assign y__h16158 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[4] &
	     c_in__h16141 ;
  assign y__h16160 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[4] &
	     y__h16140 ;
  assign y__h16287 = x__h12430 ^ c_in__h12336 ;
  assign y__h16305 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[5] &
	     c_in__h16288 ;
  assign y__h16307 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[5] &
	     y__h16287 ;
  assign y__h16434 = x__h12577 ^ c_in__h12483 ;
  assign y__h16452 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[6] &
	     c_in__h16435 ;
  assign y__h16454 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[6] &
	     y__h16434 ;
  assign y__h16581 = x__h12724 ^ c_in__h12630 ;
  assign y__h16599 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[7] &
	     c_in__h16582 ;
  assign y__h16601 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[7] &
	     y__h16581 ;
  assign y__h16728 = x__h12871 ^ c_in__h12777 ;
  assign y__h16746 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[8] &
	     c_in__h16729 ;
  assign y__h16748 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[8] &
	     y__h16728 ;
  assign y__h16875 = x__h13018 ^ c_in__h12924 ;
  assign y__h16893 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[9] &
	     c_in__h16876 ;
  assign y__h16895 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[9] &
	     y__h16875 ;
  assign y__h17022 = x__h13165 ^ c_in__h13071 ;
  assign y__h17040 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[10] &
	     c_in__h17023 ;
  assign y__h17042 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4_THE_ETC___d55[10] &
	     y__h17022 ;
  assign y__h17169 = x__h13312 ^ c_in__h13218 ;
  assign y__h19531 =
	     x__h15794 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_4_4__ETC__q10[0] ;
  assign y__h19797 = x__h15941 ^ c_in__h15847 ;
  assign y__h19815 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1__ETC__q11[0] ;
  assign y__h19817 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[1] &
	     y__h19797 ;
  assign y__h19945 = x__h16088 ^ c_in__h15994 ;
  assign y__h19963 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[2] &
	     c_in__h19946 ;
  assign y__h19965 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[2] &
	     y__h19945 ;
  assign y__h20092 = x__h16235 ^ c_in__h16141 ;
  assign y__h20110 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[3] &
	     c_in__h20093 ;
  assign y__h20112 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[3] &
	     y__h20092 ;
  assign y__h20239 = x__h16382 ^ c_in__h16288 ;
  assign y__h20257 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[4] &
	     c_in__h20240 ;
  assign y__h20259 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[4] &
	     y__h20239 ;
  assign y__h20386 = x__h16529 ^ c_in__h16435 ;
  assign y__h20404 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[5] &
	     c_in__h20387 ;
  assign y__h20406 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[5] &
	     y__h20386 ;
  assign y__h20533 = x__h16676 ^ c_in__h16582 ;
  assign y__h20551 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[6] &
	     c_in__h20534 ;
  assign y__h20553 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[6] &
	     y__h20533 ;
  assign y__h20680 = x__h16823 ^ c_in__h16729 ;
  assign y__h20698 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[7] &
	     c_in__h20681 ;
  assign y__h20700 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[7] &
	     y__h20680 ;
  assign y__h20827 = x__h16970 ^ c_in__h16876 ;
  assign y__h20845 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[8] &
	     c_in__h20828 ;
  assign y__h20847 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[8] &
	     y__h20827 ;
  assign y__h20974 = x__h17117 ^ c_in__h17023 ;
  assign y__h20992 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[9] &
	     c_in__h20975 ;
  assign y__h20994 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1_THE_ETC___d52[9] &
	     y__h20974 ;
  assign y__h21121 = x__h17264 ^ c_in__h17170 ;
  assign y__h23630 =
	     x__h19893 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_5_1__ETC__q11[0] ;
  assign y__h23896 = x__h20040 ^ c_in__h19946 ;
  assign y__h23914 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8__ETC__q12[0] ;
  assign y__h23916 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[1] &
	     y__h23896 ;
  assign y__h24044 = x__h20187 ^ c_in__h20093 ;
  assign y__h24062 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[2] &
	     c_in__h24045 ;
  assign y__h24064 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[2] &
	     y__h24044 ;
  assign y__h24191 = x__h20334 ^ c_in__h20240 ;
  assign y__h24209 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[3] &
	     c_in__h24192 ;
  assign y__h24211 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[3] &
	     y__h24191 ;
  assign y__h24338 = x__h20481 ^ c_in__h20387 ;
  assign y__h24356 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[4] &
	     c_in__h24339 ;
  assign y__h24358 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[4] &
	     y__h24338 ;
  assign y__h24485 = x__h20628 ^ c_in__h20534 ;
  assign y__h24503 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[5] &
	     c_in__h24486 ;
  assign y__h24505 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[5] &
	     y__h24485 ;
  assign y__h24632 = x__h20775 ^ c_in__h20681 ;
  assign y__h24650 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[6] &
	     c_in__h24633 ;
  assign y__h24652 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[6] &
	     y__h24632 ;
  assign y__h24779 = x__h20922 ^ c_in__h20828 ;
  assign y__h24797 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[7] &
	     c_in__h24780 ;
  assign y__h24799 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[7] &
	     y__h24779 ;
  assign y__h24926 = x__h21069 ^ c_in__h20975 ;
  assign y__h24944 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[8] &
	     c_in__h24927 ;
  assign y__h24946 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8_THE_ETC___d49[8] &
	     y__h24926 ;
  assign y__h25073 = x__h21216 ^ c_in__h21122 ;
  assign y__h27729 =
	     x__h23992 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_6_8__ETC__q12[0] ;
  assign y__h27995 = x__h24139 ^ c_in__h24045 ;
  assign y__h28013 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5__ETC__q13[0] ;
  assign y__h28015 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[1] &
	     y__h27995 ;
  assign y__h28143 = x__h24286 ^ c_in__h24192 ;
  assign y__h28161 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[2] &
	     c_in__h28144 ;
  assign y__h28163 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[2] &
	     y__h28143 ;
  assign y__h28290 = x__h24433 ^ c_in__h24339 ;
  assign y__h28308 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[3] &
	     c_in__h28291 ;
  assign y__h28310 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[3] &
	     y__h28290 ;
  assign y__h28437 = x__h24580 ^ c_in__h24486 ;
  assign y__h28455 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[4] &
	     c_in__h28438 ;
  assign y__h28457 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[4] &
	     y__h28437 ;
  assign y__h28584 = x__h24727 ^ c_in__h24633 ;
  assign y__h28602 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[5] &
	     c_in__h28585 ;
  assign y__h28604 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[5] &
	     y__h28584 ;
  assign y__h28731 = x__h24874 ^ c_in__h24780 ;
  assign y__h28749 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[6] &
	     c_in__h28732 ;
  assign y__h28751 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[6] &
	     y__h28731 ;
  assign y__h28878 = x__h25021 ^ c_in__h24927 ;
  assign y__h28896 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[7] &
	     c_in__h28879 ;
  assign y__h28898 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5_THE_ETC___d46[7] &
	     y__h28878 ;
  assign y__h29025 = x__h25168 ^ c_in__h25074 ;
  assign y__h31828 =
	     x__h28091 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_7_5__ETC__q13[0] ;
  assign y__h32094 = x__h28238 ^ c_in__h28144 ;
  assign y__h32112 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2__ETC__q14[0] ;
  assign y__h32114 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[1] &
	     y__h32094 ;
  assign y__h32242 = x__h28385 ^ c_in__h28291 ;
  assign y__h32260 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[2] &
	     c_in__h32243 ;
  assign y__h32262 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[2] &
	     y__h32242 ;
  assign y__h32389 = x__h28532 ^ c_in__h28438 ;
  assign y__h32407 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[3] &
	     c_in__h32390 ;
  assign y__h32409 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[3] &
	     y__h32389 ;
  assign y__h32536 = x__h28679 ^ c_in__h28585 ;
  assign y__h32554 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[4] &
	     c_in__h32537 ;
  assign y__h32556 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[4] &
	     y__h32536 ;
  assign y__h32683 = x__h28826 ^ c_in__h28732 ;
  assign y__h32701 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[5] &
	     c_in__h32684 ;
  assign y__h32703 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[5] &
	     y__h32683 ;
  assign y__h32830 = x__h28973 ^ c_in__h28879 ;
  assign y__h32848 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[6] &
	     c_in__h32831 ;
  assign y__h32850 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2_THE_ETC___d43[6] &
	     y__h32830 ;
  assign y__h32977 = x__h29120 ^ c_in__h29026 ;
  assign y__h3419 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3__ETC__q7[0] ;
  assign y__h3421 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[1] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[2] ;
  assign y__h3567 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[2] &
	     c_in__h3550 ;
  assign y__h3569 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[2] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[3] ;
  assign y__h35927 =
	     x__h32190 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_8_2__ETC__q14[0] ;
  assign y__h36193 = x__h32337 ^ c_in__h32243 ;
  assign y__h36211 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9__ETC__q15[0] ;
  assign y__h36213 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[1] &
	     y__h36193 ;
  assign y__h36341 = x__h32484 ^ c_in__h32390 ;
  assign y__h36359 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[2] &
	     c_in__h36342 ;
  assign y__h36361 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[2] &
	     y__h36341 ;
  assign y__h36488 = x__h32631 ^ c_in__h32537 ;
  assign y__h36506 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[3] &
	     c_in__h36489 ;
  assign y__h36508 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[3] &
	     y__h36488 ;
  assign y__h36635 = x__h32778 ^ c_in__h32684 ;
  assign y__h36653 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[4] &
	     c_in__h36636 ;
  assign y__h36655 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[4] &
	     y__h36635 ;
  assign y__h36782 = x__h32925 ^ c_in__h32831 ;
  assign y__h36800 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[5] &
	     c_in__h36783 ;
  assign y__h36802 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9_THE_ETC___d40[5] &
	     y__h36782 ;
  assign y__h36929 = x__h33072 ^ c_in__h32978 ;
  assign y__h3714 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[3] &
	     c_in__h3697 ;
  assign y__h3716 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[3] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[4] ;
  assign y__h3861 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[4] &
	     c_in__h3844 ;
  assign y__h3863 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[4] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[5] ;
  assign y__h40026 =
	     x__h36289 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_9_9__ETC__q15[0] ;
  assign y__h4008 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[5] &
	     c_in__h3991 ;
  assign y__h4010 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[5] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[6] ;
  assign y__h40292 = x__h36436 ^ c_in__h36342 ;
  assign y__h40310 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_ETC__q16[0] ;
  assign y__h40312 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[1] &
	     y__h40292 ;
  assign y__h40440 = x__h36583 ^ c_in__h36489 ;
  assign y__h40458 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[2] &
	     c_in__h40441 ;
  assign y__h40460 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[2] &
	     y__h40440 ;
  assign y__h40587 = x__h36730 ^ c_in__h36636 ;
  assign y__h40605 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[3] &
	     c_in__h40588 ;
  assign y__h40607 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[3] &
	     y__h40587 ;
  assign y__h40734 = x__h36877 ^ c_in__h36783 ;
  assign y__h40752 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[4] &
	     c_in__h40735 ;
  assign y__h40754 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_TH_ETC___d37[4] &
	     y__h40734 ;
  assign y__h40881 = x__h37024 ^ c_in__h36930 ;
  assign y__h4155 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[6] &
	     c_in__h4138 ;
  assign y__h4157 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[6] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[7] ;
  assign y__h4302 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[7] &
	     c_in__h4285 ;
  assign y__h4304 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[7] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[8] ;
  assign y__h44125 =
	     x__h40388 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_10_6_ETC__q16[0] ;
  assign y__h44391 = x__h40535 ^ c_in__h40441 ;
  assign y__h44409 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_ETC__q17[0] ;
  assign y__h44411 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34[1] &
	     y__h44391 ;
  assign y__h4449 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[8] &
	     c_in__h4432 ;
  assign y__h4451 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[8] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[9] ;
  assign y__h44539 = x__h40682 ^ c_in__h40588 ;
  assign y__h44557 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34[2] &
	     c_in__h44540 ;
  assign y__h44559 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34[2] &
	     y__h44539 ;
  assign y__h44686 = x__h40829 ^ c_in__h40735 ;
  assign y__h44704 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34[3] &
	     c_in__h44687 ;
  assign y__h44706 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_TH_ETC___d34[3] &
	     y__h44686 ;
  assign y__h44833 = x__h40976 ^ c_in__h40882 ;
  assign y__h4596 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[9] &
	     c_in__h4579 ;
  assign y__h4598 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[9] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[10] ;
  assign y__h4743 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[10] &
	     c_in__h4726 ;
  assign y__h4745 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[10] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[11] ;
  assign y__h48224 =
	     x__h44487 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_11_3_ETC__q17[0] ;
  assign y__h48490 = x__h44634 ^ c_in__h44540 ;
  assign y__h48508 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_TH_ETC___d31[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_ETC__q18[0] ;
  assign y__h48510 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_TH_ETC___d31[1] &
	     y__h48490 ;
  assign y__h48638 = x__h44781 ^ c_in__h44687 ;
  assign y__h48656 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_TH_ETC___d31[2] &
	     c_in__h48639 ;
  assign y__h48658 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_TH_ETC___d31[2] &
	     y__h48638 ;
  assign y__h48785 = x__h44928 ^ c_in__h44834 ;
  assign y__h4890 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[11] &
	     c_in__h4873 ;
  assign y__h4892 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[11] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[12] ;
  assign y__h5037 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[12] &
	     c_in__h5020 ;
  assign y__h5039 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[12] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[13] ;
  assign y__h5184 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[13] &
	     c_in__h5167 ;
  assign y__h5186 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3_THE_ETC___d64[13] &
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_0_6_THE_ETC___d67[14] ;
  assign y__h52323 =
	     x__h48586 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_12_0_ETC__q18[0] ;
  assign y__h52589 = x__h48733 ^ c_in__h48639 ;
  assign y__h52607 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_TH_ETC___d28[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_ETC__q19[0] ;
  assign y__h52609 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_TH_ETC___d28[1] &
	     y__h52589 ;
  assign y__h52737 = x__h48880 ^ c_in__h48786 ;
  assign y__h56422 =
	     x__h52685 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_13_7_ETC__q19[0] ;
  assign y__h56688 = x__h52832 ^ c_in__h52738 ;
  assign y__h60521 =
	     x__h56784 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_14_4_ETC__q20[0] ;
  assign y__h66763 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[1] &
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC__q21[0] ;
  assign y__h66765 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[1] &
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[2] ;
  assign y__h66911 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[2] &
	     c_in__h66894 ;
  assign y__h66913 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[2] &
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[3] ;
  assign y__h67058 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[3] &
	     c_in__h67041 ;
  assign y__h67060 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[3] &
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[4] ;
  assign y__h67205 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[4] &
	     c_in__h67188 ;
  assign y__h67207 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[4] &
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[5] ;
  assign y__h67352 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[5] &
	     c_in__h67335 ;
  assign y__h67354 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[5] &
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[6] ;
  assign y__h67499 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[6] &
	     c_in__h67482 ;
  assign y__h67501 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[6] &
	     IF_b_first__5_BIT_0_048_THEN_NOT_a_first__9_BI_ETC___d1049[7] ;
  assign y__h68626 =
	     x__h66841 ^
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC__q21[0] ;
  assign y__h68892 = x__h66988 ^ c_in__h66894 ;
  assign y__h68910 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[1] &
	     IF_IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_ETC__q22[0] ;
  assign y__h68912 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[1] &
	     y__h68892 ;
  assign y__h69040 = x__h67135 ^ c_in__h67041 ;
  assign y__h69058 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[2] &
	     c_in__h69041 ;
  assign y__h69060 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[2] &
	     y__h69040 ;
  assign y__h69187 = x__h67282 ^ c_in__h67188 ;
  assign y__h69205 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[3] &
	     c_in__h69188 ;
  assign y__h69207 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[3] &
	     y__h69187 ;
  assign y__h69334 = x__h67429 ^ c_in__h67335 ;
  assign y__h69352 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[4] &
	     c_in__h69335 ;
  assign y__h69354 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[4] &
	     y__h69334 ;
  assign y__h69481 = x__h67576 ^ c_in__h67482 ;
  assign y__h69499 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[5] &
	     c_in__h69482 ;
  assign y__h69501 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[5] &
	     y__h69481 ;
  assign y__h69628 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[7] ^
	     c_in__h67629 ;
  assign y__h69646 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[6] &
	     c_in__h69629 ;
  assign y__h69648 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[6] &
	     y__h69628 ;
  assign y__h69775 =
	     IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_BI_ETC___d1046[7] &
	     c_in__h67629 ;
  assign y__h69793 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[7] &
	     c_in__h69776 ;
  assign y__h69795 =
	     IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_BI_ETC___d1110[7] &
	     y__h69775 ;
  assign y__h70773 =
	     x__h68988 ^
	     IF_IF_b_first__5_BIT_2_109_THEN_NOT_a_first__9_ETC__q22[0] ;
  assign y__h71039 = x__h69135 ^ c_in__h69041 ;
  assign y__h71057 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[1] &
	     IF_IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_ETC__q23[0] ;
  assign y__h71059 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[1] &
	     y__h71039 ;
  assign y__h71187 = x__h69282 ^ c_in__h69188 ;
  assign y__h71205 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[2] &
	     c_in__h71188 ;
  assign y__h71207 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[2] &
	     y__h71187 ;
  assign y__h71334 = x__h69429 ^ c_in__h69335 ;
  assign y__h71352 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[3] &
	     c_in__h71335 ;
  assign y__h71354 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[3] &
	     y__h71334 ;
  assign y__h71481 = x__h69576 ^ c_in__h69482 ;
  assign y__h71499 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[4] &
	     c_in__h71482 ;
  assign y__h71501 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[4] &
	     y__h71481 ;
  assign y__h71628 = x__h69723 ^ c_in__h69629 ;
  assign y__h71646 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[5] &
	     c_in__h71629 ;
  assign y__h71648 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[5] &
	     y__h71628 ;
  assign y__h71775 = x__h69870 ^ c_in__h69776 ;
  assign y__h71793 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[6] &
	     c_in__h71776 ;
  assign y__h71795 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[6] &
	     y__h71775 ;
  assign y__h71922 = x__h69792 | y__h69793 ;
  assign y__h71940 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[7] &
	     c_in__h71923 ;
  assign y__h71942 =
	     IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_BI_ETC___d1172[7] &
	     y__h71922 ;
  assign y__h7234 =
	     x__h3497 ^
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_1_3__ETC__q7[0] ;
  assign y__h72920 =
	     x__h71135 ^
	     IF_IF_b_first__5_BIT_3_171_THEN_NOT_a_first__9_ETC__q23[0] ;
  assign y__h73186 = x__h71282 ^ c_in__h71188 ;
  assign y__h73204 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[1] &
	     IF_IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_ETC__q24[0] ;
  assign y__h73206 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[1] &
	     y__h73186 ;
  assign y__h73334 = x__h71429 ^ c_in__h71335 ;
  assign y__h73352 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[2] &
	     c_in__h73335 ;
  assign y__h73354 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[2] &
	     y__h73334 ;
  assign y__h73481 = x__h71576 ^ c_in__h71482 ;
  assign y__h73499 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[3] &
	     c_in__h73482 ;
  assign y__h73501 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[3] &
	     y__h73481 ;
  assign y__h73628 = x__h71723 ^ c_in__h71629 ;
  assign y__h73646 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[4] &
	     c_in__h73629 ;
  assign y__h73648 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[4] &
	     y__h73628 ;
  assign y__h73775 = x__h71870 ^ c_in__h71776 ;
  assign y__h73793 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[5] &
	     c_in__h73776 ;
  assign y__h73795 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[5] &
	     y__h73775 ;
  assign y__h73922 = x__h72017 ^ c_in__h71923 ;
  assign y__h73940 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[6] &
	     c_in__h73923 ;
  assign y__h73942 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[6] &
	     y__h73922 ;
  assign y__h74069 = x__h71939 | y__h71940 ;
  assign y__h74087 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[7] &
	     c_in__h74070 ;
  assign y__h74089 =
	     IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_BI_ETC___d1234[7] &
	     y__h74069 ;
  assign y__h7500 = x__h3644 ^ c_in__h3550 ;
  assign y__h75067 =
	     x__h73282 ^
	     IF_IF_b_first__5_BIT_4_233_THEN_NOT_a_first__9_ETC__q24[0] ;
  assign y__h7518 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[1] &
	     IF_IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0__ETC__q8[0] ;
  assign y__h7520 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[1] &
	     y__h7500 ;
  assign y__h75333 = x__h73429 ^ c_in__h73335 ;
  assign y__h75351 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[1] &
	     IF_IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_ETC__q25[0] ;
  assign y__h75353 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[1] &
	     y__h75333 ;
  assign y__h75481 = x__h73576 ^ c_in__h73482 ;
  assign y__h75499 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[2] &
	     c_in__h75482 ;
  assign y__h75501 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[2] &
	     y__h75481 ;
  assign y__h75628 = x__h73723 ^ c_in__h73629 ;
  assign y__h75646 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[3] &
	     c_in__h75629 ;
  assign y__h75648 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[3] &
	     y__h75628 ;
  assign y__h75775 = x__h73870 ^ c_in__h73776 ;
  assign y__h75793 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[4] &
	     c_in__h75776 ;
  assign y__h75795 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[4] &
	     y__h75775 ;
  assign y__h75922 = x__h74017 ^ c_in__h73923 ;
  assign y__h75940 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[5] &
	     c_in__h75923 ;
  assign y__h75942 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[5] &
	     y__h75922 ;
  assign y__h76069 = x__h74164 ^ c_in__h74070 ;
  assign y__h76087 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[6] &
	     c_in__h76070 ;
  assign y__h76089 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[6] &
	     y__h76069 ;
  assign y__h76216 = x__h74086 | y__h74087 ;
  assign y__h76234 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[7] &
	     c_in__h76217 ;
  assign y__h76236 =
	     IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_BI_ETC___d1296[7] &
	     y__h76216 ;
  assign y__h7648 = x__h3791 ^ c_in__h3697 ;
  assign y__h7666 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[2] &
	     c_in__h7649 ;
  assign y__h7668 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[2] &
	     y__h7648 ;
  assign y__h77214 =
	     x__h75429 ^
	     IF_IF_b_first__5_BIT_5_295_THEN_NOT_a_first__9_ETC__q25[0] ;
  assign y__h77480 = x__h75576 ^ c_in__h75482 ;
  assign y__h77498 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[1] &
	     IF_IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_ETC__q26[0] ;
  assign y__h77500 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[1] &
	     y__h77480 ;
  assign y__h77628 = x__h75723 ^ c_in__h75629 ;
  assign y__h77646 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[2] &
	     c_in__h77629 ;
  assign y__h77648 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[2] &
	     y__h77628 ;
  assign y__h77775 = x__h75870 ^ c_in__h75776 ;
  assign y__h77793 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[3] &
	     c_in__h77776 ;
  assign y__h77795 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[3] &
	     y__h77775 ;
  assign y__h77922 = x__h76017 ^ c_in__h75923 ;
  assign y__h77940 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[4] &
	     c_in__h77923 ;
  assign y__h77942 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[4] &
	     y__h77922 ;
  assign y__h7795 = x__h3938 ^ c_in__h3844 ;
  assign y__h78069 = x__h76164 ^ c_in__h76070 ;
  assign y__h78087 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[5] &
	     c_in__h78070 ;
  assign y__h78089 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[5] &
	     y__h78069 ;
  assign y__h7813 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[3] &
	     c_in__h7796 ;
  assign y__h7815 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[3] &
	     y__h7795 ;
  assign y__h78216 = x__h76311 ^ c_in__h76217 ;
  assign y__h78234 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[6] &
	     c_in__h78217 ;
  assign y__h78236 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[6] &
	     y__h78216 ;
  assign y__h78363 = x__h76233 | y__h76234 ;
  assign y__h78381 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[7] &
	     c_in__h78364 ;
  assign y__h78383 =
	     IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_BI_ETC___d1358[7] &
	     y__h78363 ;
  assign y__h79361 =
	     x__h77576 ^
	     IF_IF_b_first__5_BIT_6_357_THEN_NOT_a_first__9_ETC__q26[0] ;
  assign y__h7942 = x__h4085 ^ c_in__h3991 ;
  assign y__h7960 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[4] &
	     c_in__h7943 ;
  assign y__h7962 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[4] &
	     y__h7942 ;
  assign y__h79626 = x__h77723 ^ c_in__h77629 ;
  assign y__h79644 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[1] &
	     IF_IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THE_ETC__q27[0] ;
  assign y__h79646 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[1] &
	     y__h79626 ;
  assign y__h79774 = x__h77870 ^ c_in__h77776 ;
  assign y__h79792 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[2] &
	     c_in__h79775 ;
  assign y__h79794 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[2] &
	     y__h79774 ;
  assign y__h79921 = x__h78017 ^ c_in__h77923 ;
  assign y__h79939 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[3] &
	     c_in__h79922 ;
  assign y__h79941 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[3] &
	     y__h79921 ;
  assign y__h80068 = x__h78164 ^ c_in__h78070 ;
  assign y__h80086 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[4] &
	     c_in__h80069 ;
  assign y__h80088 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[4] &
	     y__h80068 ;
  assign y__h80215 = x__h78311 ^ c_in__h78217 ;
  assign y__h80233 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[5] &
	     c_in__h80216 ;
  assign y__h80235 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[5] &
	     y__h80215 ;
  assign y__h80362 = x__h78458 ^ c_in__h78364 ;
  assign y__h80380 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[6] &
	     c_in__h80363 ;
  assign y__h80382 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[6] &
	     y__h80362 ;
  assign y__h80509 = x__h78380 | y__h78381 ;
  assign y__h80527 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[7] &
	     c_in__h80510 ;
  assign y__h80529 =
	     IF_b_first__5_BITS_14_TO_7_419_EQ_0_420_THEN_b_ETC___d1421[7] &
	     y__h80509 ;
  assign y__h8089 = x__h4232 ^ c_in__h4138 ;
  assign y__h8107 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[5] &
	     c_in__h8090 ;
  assign y__h8109 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[5] &
	     y__h8089 ;
  assign y__h8236 = x__h4379 ^ c_in__h4285 ;
  assign y__h8254 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[6] &
	     c_in__h8237 ;
  assign y__h8256 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[6] &
	     y__h8236 ;
  assign y__h8383 = x__h4526 ^ c_in__h4432 ;
  assign y__h8401 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[7] &
	     c_in__h8384 ;
  assign y__h8403 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[7] &
	     y__h8383 ;
  assign y__h84412 =
	     a_D_OUT[8] &
	     IF_aD_OUT_BIT_7_AND_bD_OUT_BIT_7_THEN_1_ELSE_0__q1[0] ;
  assign y__h84414 = a_D_OUT[8] & b_D_OUT[8] ;
  assign y__h84559 = a_D_OUT[9] & c_in__h84542 ;
  assign y__h84561 = a_D_OUT[9] & b_D_OUT[9] ;
  assign y__h84705 = a_D_OUT[10] & c_in__h84688 ;
  assign y__h84707 = a_D_OUT[10] & b_D_OUT[10] ;
  assign y__h84851 = a_D_OUT[11] & c_in__h84834 ;
  assign y__h84853 = a_D_OUT[11] & b_D_OUT[11] ;
  assign y__h84997 = a_D_OUT[12] & c_in__h84980 ;
  assign y__h84999 = a_D_OUT[12] & b_D_OUT[12] ;
  assign y__h85143 = a_D_OUT[13] & c_in__h85126 ;
  assign y__h85145 = a_D_OUT[13] & b_D_OUT[13] ;
  assign y__h8530 = x__h4673 ^ c_in__h4579 ;
  assign y__h8548 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[8] &
	     c_in__h8531 ;
  assign y__h8550 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[8] &
	     y__h8530 ;
  assign y__h8677 = x__h4820 ^ c_in__h4726 ;
  assign y__h8695 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[9] &
	     c_in__h8678 ;
  assign y__h8697 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[9] &
	     y__h8677 ;
  assign y__h8824 = x__h4967 ^ c_in__h4873 ;
  assign y__h8842 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[10] &
	     c_in__h8825 ;
  assign y__h8844 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[10] &
	     y__h8824 ;
  assign y__h8971 = x__h5114 ^ c_in__h5020 ;
  assign y__h8989 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[11] &
	     c_in__h8972 ;
  assign y__h8991 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[11] &
	     y__h8971 ;
  assign y__h90225 =
	     IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[7] &&
	     ((IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[6:0] ==
	       7'd0) ?
		IF_IF_b_first__5_BIT_1_040_THEN_NOT_a_first__9_ETC___d1537[8] &&
		carry_out__h81925 :
		carry_out__h81925) ;
  assign y__h9118 = x__h5261 ^ c_in__h5167 ;
  assign y__h9136 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[12] &
	     c_in__h9119 ;
  assign y__h9138 =
	     IF_SEXT_b_first__5_BITS_7_TO_0_6_7_BIT_2_0_THE_ETC___d61[12] &
	     y__h9118 ;
  assign y__h9265 = x__h5408 ^ c_in__h5314 ;
  assign y__h93702 =
	     mac_intermediate_AB_D_OUT[1] &
	     IF_mac_intermediate_ABD_OUT_BIT_0_AND_c_2D_O_ETC__q2[0] ;
  assign y__h93704 = mac_intermediate_AB_D_OUT[1] & c_2_D_OUT[1] ;
  assign y__h93851 = mac_intermediate_AB_D_OUT[2] & c_in__h93834 ;
  assign y__h93853 = mac_intermediate_AB_D_OUT[2] & c_2_D_OUT[2] ;
  assign y__h93999 = mac_intermediate_AB_D_OUT[3] & c_in__h93982 ;
  assign y__h94001 = mac_intermediate_AB_D_OUT[3] & c_2_D_OUT[3] ;
  assign y__h94147 = mac_intermediate_AB_D_OUT[4] & c_in__h94130 ;
  assign y__h94149 = mac_intermediate_AB_D_OUT[4] & c_2_D_OUT[4] ;
  assign y__h94295 = mac_intermediate_AB_D_OUT[5] & c_in__h94278 ;
  assign y__h94297 = mac_intermediate_AB_D_OUT[5] & c_2_D_OUT[5] ;
  assign y__h94443 = mac_intermediate_AB_D_OUT[6] & c_in__h94426 ;
  assign y__h94445 = mac_intermediate_AB_D_OUT[6] & c_2_D_OUT[6] ;
  assign y__h94591 = mac_intermediate_AB_D_OUT[7] & c_in__h94574 ;
  assign y__h94593 = mac_intermediate_AB_D_OUT[7] & c_2_D_OUT[7] ;
  assign y__h94739 = mac_intermediate_AB_D_OUT[8] & c_in__h94722 ;
  assign y__h94741 = mac_intermediate_AB_D_OUT[8] & c_2_D_OUT[8] ;
  assign y__h94887 = mac_intermediate_AB_D_OUT[9] & c_in__h94870 ;
  assign y__h94889 = mac_intermediate_AB_D_OUT[9] & c_2_D_OUT[9] ;
  assign y__h95035 = mac_intermediate_AB_D_OUT[10] & c_in__h95018 ;
  assign y__h95037 = mac_intermediate_AB_D_OUT[10] & c_2_D_OUT[10] ;
  assign y__h95183 = mac_intermediate_AB_D_OUT[11] & c_in__h95166 ;
  assign y__h95185 = mac_intermediate_AB_D_OUT[11] & c_2_D_OUT[11] ;
  assign y__h95331 = mac_intermediate_AB_D_OUT[12] & c_in__h95314 ;
  assign y__h95333 = mac_intermediate_AB_D_OUT[12] & c_2_D_OUT[12] ;
  assign y__h95479 = mac_intermediate_AB_D_OUT[13] & c_in__h95462 ;
  assign y__h95481 = mac_intermediate_AB_D_OUT[13] & c_2_D_OUT[13] ;
  assign y__h95627 = mac_intermediate_AB_D_OUT[14] & c_in__h95610 ;
  assign y__h95629 = mac_intermediate_AB_D_OUT[14] & c_2_D_OUT[14] ;
  assign y__h95775 = mac_intermediate_AB_D_OUT[15] & c_in__h95758 ;
  assign y__h95777 = mac_intermediate_AB_D_OUT[15] & c_2_D_OUT[15] ;
  assign y__h95923 = mac_intermediate_AB_D_OUT[16] & c_in__h95906 ;
  assign y__h95925 = mac_intermediate_AB_D_OUT[16] & c_2_D_OUT[16] ;
  assign y__h96071 = mac_intermediate_AB_D_OUT[17] & c_in__h96054 ;
  assign y__h96073 = mac_intermediate_AB_D_OUT[17] & c_2_D_OUT[17] ;
  assign y__h96219 = mac_intermediate_AB_D_OUT[18] & c_in__h96202 ;
  assign y__h96221 = mac_intermediate_AB_D_OUT[18] & c_2_D_OUT[18] ;
  assign y__h96367 = mac_intermediate_AB_D_OUT[19] & c_in__h96350 ;
  assign y__h96369 = mac_intermediate_AB_D_OUT[19] & c_2_D_OUT[19] ;
  assign y__h96515 = mac_intermediate_AB_D_OUT[20] & c_in__h96498 ;
  assign y__h96517 = mac_intermediate_AB_D_OUT[20] & c_2_D_OUT[20] ;
  assign y__h96663 = mac_intermediate_AB_D_OUT[21] & c_in__h96646 ;
  assign y__h96665 = mac_intermediate_AB_D_OUT[21] & c_2_D_OUT[21] ;
  assign y__h96811 = mac_intermediate_AB_D_OUT[22] & c_in__h96794 ;
  assign y__h96813 = mac_intermediate_AB_D_OUT[22] & c_2_D_OUT[22] ;
  assign y__h96959 = mac_intermediate_AB_D_OUT[23] & c_in__h96942 ;
  assign y__h96961 = mac_intermediate_AB_D_OUT[23] & c_2_D_OUT[23] ;
  assign y__h97107 = mac_intermediate_AB_D_OUT[24] & c_in__h97090 ;
  assign y__h97109 = mac_intermediate_AB_D_OUT[24] & c_2_D_OUT[24] ;
  assign y__h97255 = mac_intermediate_AB_D_OUT[25] & c_in__h97238 ;
  assign y__h97257 = mac_intermediate_AB_D_OUT[25] & c_2_D_OUT[25] ;
  assign y__h97403 = mac_intermediate_AB_D_OUT[26] & c_in__h97386 ;
  assign y__h97405 = mac_intermediate_AB_D_OUT[26] & c_2_D_OUT[26] ;
  assign y__h97551 = mac_intermediate_AB_D_OUT[27] & c_in__h97534 ;
  assign y__h97553 = mac_intermediate_AB_D_OUT[27] & c_2_D_OUT[27] ;
  assign y__h97699 = mac_intermediate_AB_D_OUT[28] & c_in__h97682 ;
  assign y__h97701 = mac_intermediate_AB_D_OUT[28] & c_2_D_OUT[28] ;
  assign y__h97847 = mac_intermediate_AB_D_OUT[29] & c_in__h97830 ;
  assign y__h97849 = mac_intermediate_AB_D_OUT[29] & c_2_D_OUT[29] ;
  assign y__h97995 = mac_intermediate_AB_D_OUT[30] & c_in__h97978 ;
  assign y__h97997 = mac_intermediate_AB_D_OUT[30] & c_2_D_OUT[30] ;
endmodule  // mkMacPipelined

