#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007BB768 .scope module, "dff" "dff" 2 9;
 .timescale 0 0;
v007BF768_0 .net "clk", 0 0, C4<z>; 0 drivers
v007BF7C0_0 .net "d", 0 0, C4<z>; 0 drivers
v007BF818_0 .var "q", 0 0;
v007BDEA8_0 .var "qnot", 0 0;
E_006E1DB0 .event posedge, v007BF768_0;
S_007BB6E0 .scope module, "principal" "principal" 3 25;
 .timescale 0 0;
v0071D558_0 .var "clear", 0 0;
v0071D5B0_0 .net "clk", 0 0, v0071D500_0; 1 drivers
v0071D608_0 .var "d", 0 0;
v0071D660_0 .var "preset", 3 0;
S_007BBBA8 .scope module, "clk1" "clock" 3 30, 4 7, S_007BB6E0;
 .timescale 0 0;
v0071D500_0 .var "clk", 0 0;
S_007BB900 .scope module, "ls1" "leftShift" 3 31, 3 9, S_007BB6E0;
 .timescale 0 0;
L_006F3598 .functor OR 1, v007BFB88_0, v0071D608_0, C4<0>, C4<0>;
v0071D088_0 .net "clear", 0 0, v0071D558_0; 1 drivers
v0071D0E0_0 .alias "clk", 0 0, v0071D5B0_0;
v0071D138_0 .net "d", 0 0, v0071D608_0; 1 drivers
v0071D190_0 .net "preset", 3 0, v0071D660_0; 1 drivers
v0071D1E8_0 .net "q1", 0 0, v0071CFD8_0; 1 drivers
v0071D240_0 .net "q2", 0 0, v0071CDC8_0; 1 drivers
v0071D298_0 .net "q3", 0 0, v007B45F8_0; 1 drivers
v0071D2F0_0 .net "q4", 0 0, v006F5170_0; 1 drivers
v0071D348_0 .net "qnot1", 0 0, v0071D030_0; 1 drivers
v0071D3A0_0 .net "qnot2", 0 0, v0071CE20_0; 1 drivers
v0071D3F8_0 .net "qnot3", 0 0, v0071CC10_0; 1 drivers
v0071D450_0 .net "qnot4", 0 0, v007BFB88_0; 1 drivers
v0071D4A8_0 .net "w0", 0 0, L_006F3598; 1 drivers
E_006E1BB0 .event posedge, v007BDF58_0;
L_0071D9D0 .part v0071D660_0, 0, 1;
L_0071DA28 .part v0071D660_0, 1, 1;
L_0071DA80 .part v0071D660_0, 2, 1;
L_0071DAD8 .part v0071D660_0, 3, 1;
S_007BBB20 .scope module, "flip1" "dff2" 3 14, 2 18, S_007BB900;
 .timescale 0 0;
v0071CE78_0 .alias "clear", 0 0, v0071D088_0;
v0071CED0_0 .alias "clk", 0 0, v0071D5B0_0;
v0071CF28_0 .alias "d", 0 0, v0071D4A8_0;
v0071CF80_0 .net "preset", 0 0, L_0071D9D0; 1 drivers
v0071CFD8_0 .var "q", 0 0;
v0071D030_0 .var "qnot", 0 0;
E_006E1810 .event posedge, v0071CF80_0, v007BDF00_0, v007BDF58_0;
S_007BBA98 .scope module, "flip2" "dff2" 3 15, 2 18, S_007BB900;
 .timescale 0 0;
v0071CC68_0 .alias "clear", 0 0, v0071D088_0;
v0071CCC0_0 .alias "clk", 0 0, v0071D5B0_0;
v0071CD18_0 .alias "d", 0 0, v0071D1E8_0;
v0071CD70_0 .net "preset", 0 0, L_0071DA28; 1 drivers
v0071CDC8_0 .var "q", 0 0;
v0071CE20_0 .var "qnot", 0 0;
E_006E5848 .event posedge, v0071CD70_0, v007BDF00_0, v007BDF58_0;
S_007BBA10 .scope module, "flip3" "dff2" 3 16, 2 18, S_007BB900;
 .timescale 0 0;
v007BFBE0_0 .alias "clear", 0 0, v0071D088_0;
v007BFC38_0 .alias "clk", 0 0, v0071D5B0_0;
v007B4548_0 .alias "d", 0 0, v0071D240_0;
v007B45A0_0 .net "preset", 0 0, L_0071DA80; 1 drivers
v007B45F8_0 .var "q", 0 0;
v0071CC10_0 .var "qnot", 0 0;
E_006E1BD0 .event posedge, v007B45A0_0, v007BDF00_0, v007BDF58_0;
S_007BB988 .scope module, "flip4" "dff2" 3 17, 2 18, S_007BB900;
 .timescale 0 0;
v007BDF00_0 .alias "clear", 0 0, v0071D088_0;
v007BDF58_0 .alias "clk", 0 0, v0071D5B0_0;
v006F50C0_0 .alias "d", 0 0, v0071D298_0;
v006F5118_0 .net "preset", 0 0, L_0071DAD8; 1 drivers
v006F5170_0 .var "q", 0 0;
v007BFB88_0 .var "qnot", 0 0;
E_006E1D90 .event posedge, v006F5118_0, v007BDF00_0, v007BDF58_0;
S_007BB658 .scope module, "srff" "srff" 2 47;
 .timescale 0 0;
v0071D6B8_0 .net "clk", 0 0, C4<z>; 0 drivers
v0071D710_0 .var "q", 0 0;
v0071D768_0 .var "qnot", 0 0;
v0071D7C0_0 .net "r", 0 0, C4<z>; 0 drivers
v0071D818_0 .net "s", 0 0, C4<z>; 0 drivers
E_006E59C8 .event posedge, v0071D6B8_0;
S_007BB878 .scope module, "tff" "tff" 2 71;
 .timescale 0 0;
v0071D870_0 .net "clock", 0 0, C4<z>; 0 drivers
v0071D8C8_0 .var "q", 0 0;
v0071D920_0 .var "qnot", 0 0;
v0071D978_0 .net "t", 0 0, C4<z>; 0 drivers
E_006E5A08 .event posedge, v0071D870_0;
    .scope S_007BB768;
T_0 ;
    %wait E_006E1DB0;
    %load/v 8, v007BF7C0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BF818_0, 0, 8;
    %load/v 8, v007BF7C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BDEA8_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_007BBBA8;
T_1 ;
    %set/v v0071D500_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_007BBBA8;
T_2 ;
    %delay 5, 0;
    %load/v 8, v0071D500_0, 1;
    %inv 8, 1;
    %set/v v0071D500_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_007BBB20;
T_3 ;
    %wait E_006E1810;
    %load/v 8, v0071CE78_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0071CFD8_0, 0, 1;
    %set/v v0071D030_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0071CF80_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v0071CFD8_0, 1, 1;
    %set/v v0071D030_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v0071CF28_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0071CFD8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D030_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0071CFD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D030_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_007BBA98;
T_4 ;
    %wait E_006E5848;
    %load/v 8, v0071CC68_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v0071CDC8_0, 0, 1;
    %set/v v0071CE20_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0071CD70_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v0071CDC8_0, 1, 1;
    %set/v v0071CE20_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v0071CD18_0, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0071CDC8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0071CE20_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0071CDC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0071CE20_0, 0, 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_007BBA10;
T_5 ;
    %wait E_006E1BD0;
    %load/v 8, v007BFBE0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v007B45F8_0, 0, 1;
    %set/v v0071CC10_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v007B45A0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v007B45F8_0, 1, 1;
    %set/v v0071CC10_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v007B4548_0, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007B45F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0071CC10_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v007B45F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0071CC10_0, 0, 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_007BB988;
T_6 ;
    %wait E_006E1D90;
    %load/v 8, v007BDF00_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v006F5170_0, 0, 1;
    %set/v v007BFB88_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v006F5118_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v006F5170_0, 1, 1;
    %set/v v007BFB88_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v006F50C0_0, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v006F5170_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007BFB88_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v006F5170_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007BFB88_0, 0, 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_007BB900;
T_7 ;
    %wait E_006E1BB0;
    %vpi_call 3 21 "$display", "%d %b %b %b %b", $time, v0071D2F0_0, v0071D298_0, v0071D240_0, v0071D1E8_0;
    %jmp T_7;
    .thread T_7;
    .scope S_007BB6E0;
T_8 ;
    %vpi_call 3 34 "$display", "\011\011   t a b c d";
    %set/v v0071D558_0, 1, 1;
    %set/v v0071D660_0, 0, 4;
    %set/v v0071D608_0, 0, 1;
    %delay 1, 0;
    %set/v v0071D558_0, 0, 1;
    %delay 14, 0;
    %set/v v0071D608_0, 1, 1;
    %delay 10, 0;
    %set/v v0071D608_0, 0, 1;
    %delay 20, 0;
    %set/v v0071D608_0, 1, 1;
    %delay 10, 0;
    %set/v v0071D608_0, 0, 1;
    %delay 20, 0;
    %set/v v0071D608_0, 1, 1;
    %delay 20, 0;
    %vpi_call 3 44 "$finish";
    %end;
    .thread T_8;
    .scope S_007BB658;
T_9 ;
    %wait E_006E59C8;
    %load/v 8, v0071D818_0, 1;
    %load/v 9, v0071D7C0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D710_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D768_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0071D818_0, 1;
    %inv 8, 1;
    %load/v 9, v0071D7C0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D710_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D768_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0071D818_0, 1;
    %load/v 9, v0071D7C0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D710_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D768_0, 0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_007BB878;
T_10 ;
    %wait E_006E5A08;
    %load/v 8, v0071D978_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0071D978_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D8C8_0, 0, 8;
    %load/v 8, v0071D920_0, 1;
    %inv 8, 1;
    %set/v v0071D920_0, 8, 1;
    %jmp T_10.1;
T_10.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D8C8_0, 0, 0;
    %load/v 8, v0071D8C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0071D920_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipflops.v";
    "C:\Users\Oswaldo\Documents\Ciência da Computação - LABORATÓRIO\382175\AQR1\Guia 08\Exercicio0084.v";
    "./clock.v";
