// Seed: 3913443438
module module_0 #(
    parameter id_1 = 32'd48
) ();
  _id_1 :
  assert property (@(posedge -1) id_1)
  else $unsigned(80);
  ;
  parameter id_2 = 1;
  logic [-1 : id_1] id_3 = id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd64
) (
    id_1,
    id_2
);
  input logic [7:0] id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  wire id_3 = id_3;
  wire _id_4 = -1 || (id_2[id_4]) == id_3 || -1 || "";
  wire [1 : -1] id_5 = id_4;
endmodule
