// Seed: 1081731611
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input logic id_5,
    output logic id_6
);
  assign id_3 = (1) ? id_1 : id_0;
  logic id_7;
  type_12(
      1, id_5
  );
endmodule
