WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 10 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 10 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 6219683 heartbeat IPC: 1.608 cumulative IPC: 1.006 (Simulation time: 00 hr 00 min 39 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 4969595 cumulative IPC: 1.006 (Simulation time: 00 hr 00 min 39 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 4969595 cumulative IPC: 1.006 (Simulation time: 00 hr 00 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_17B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.006 instructions: 5000001 cycles: 4969595
CPU 0 Branch Prediction Accuracy: 98.11% MPKI: 6.225 Average ROB Occupancy at Mispredict: 64.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0112
BRANCH_INDIRECT: 0.0844
BRANCH_CONDITIONAL: 6.06
BRANCH_DIRECT_CALL: 0.0172
BRANCH_INDIRECT_CALL: 0.0076
BRANCH_RETURN: 0.0424

LLC TOTAL        ACCESS:      72431 HIT:      22447 MISS:      49984
LLC LOAD         ACCESS:      64881 HIT:      21499 MISS:      43382
LLC RFO          ACCESS:        509 HIT:         20 MISS:        489
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        242 HIT:        242 MISS:          0
LLC TRANSLATION  ACCESS:       6799 HIT:        686 MISS:       6113
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 860.6 cycles
cpu0_DTLB TOTAL        ACCESS:     539070 HIT:     482919 MISS:      56151
cpu0_DTLB LOAD         ACCESS:     539070 HIT:     482919 MISS:      56151
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 201 cycles
cpu0_ITLB TOTAL        ACCESS:      32511 HIT:      32315 MISS:        196
cpu0_ITLB LOAD         ACCESS:      32511 HIT:      32315 MISS:        196
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 43.73 cycles
cpu0_L1D TOTAL        ACCESS:     636653 HIT:     537021 MISS:      99632
cpu0_L1D LOAD         ACCESS:     424017 HIT:     334443 MISS:      89574
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     172875 HIT:     170589 MISS:       2286
cpu0_L1D TRANSLATION  ACCESS:      39761 HIT:      31989 MISS:       7772
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 438.4 cycles
cpu0_L1I TOTAL        ACCESS:      36110 HIT:      35628 MISS:        482
cpu0_L1I LOAD         ACCESS:      36110 HIT:      35628 MISS:        482
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 130.2 cycles
cpu0_L2C TOTAL        ACCESS:      75567 HIT:       3378 MISS:      72189
cpu0_L2C LOAD         ACCESS:      67176 HIT:       2295 MISS:      64881
cpu0_L2C RFO          ACCESS:        563 HIT:         54 MISS:        509
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        594 HIT:        594 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       7234 HIT:        435 MISS:       6799
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 616.6 cycles
cpu0_STLB TOTAL        ACCESS:      41278 HIT:       1866 MISS:      39412
cpu0_STLB LOAD         ACCESS:      41278 HIT:       1866 MISS:      39412
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 290.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      19220
  ROW_BUFFER_MISS:      30761
 AVG DBUS CONGESTED CYCLE: 3.845
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         40
  FULL:        231
