Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 27 22:29:41 2025
| Host         : LAPTOP-443U93OR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_3 -file F:/pc_sn_7_3/timing_report.txt
| Design       : pc_sn_7_3_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                        Violations  
------  --------  ---------------------------------  ----------  
XDCB-2  Warning   Clock defined on multiple objects  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
COMB_CLK  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        COMB_CLK                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  COMB_CLK
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[6]
                            (clock source 'COMB_CLK'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.431ns  (logic 5.262ns (50.451%)  route 5.168ns (49.549%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock COMB_CLK fall edge)
                                                    500.000   500.000 f  
    U18                                               0.000   500.000 f  in[6] (IN)
                         net (fo=0)                   0.000   500.000    in[6]
    U18                                                               f  in_IBUF[6]_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         1.494   501.494 f  in_IBUF[6]_inst/O
                         net (fo=3, routed)           2.218   503.712    in_IBUF[6]
    SLICE_X0Y86                                                       f  out_OBUF[0]_inst_i_2/I3
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.124   503.836 r  out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.433   504.269    out_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y86                                                       r  out_OBUF[0]_inst_i_1/I1
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.124   504.393 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.517   506.910    out_OBUF[0]
    H17                                                               r  out_OBUF[0]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         3.520   510.431 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000   510.431    out[0]
    H17                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (clock source 'COMB_CLK'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.068ns  (logic 5.546ns (55.089%)  route 4.521ns (44.911%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock COMB_CLK fall edge)
                                                    500.000   500.000 f  
    J15                                               0.000   500.000 f  in[0] (IN)
                         net (fo=0)                   0.000   500.000    in[0]
    J15                                                               f  in_IBUF[0]_inst/I
    J15                  IBUF (Prop_ibuf_I_O)         1.478   501.478 f  in_IBUF[0]_inst/O
                         net (fo=5, routed)           1.998   503.476    in_IBUF[0]
    SLICE_X1Y86                                                       f  out_OBUF[2]_inst_i_3/I5
    SLICE_X1Y86          LUT6 (Prop_lut6_I5_O)        0.124   503.600 f  out_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000   503.600    out_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y86                                                       f  out_OBUF[2]_inst_i_1/I1
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I1_O)      0.217   503.817 f  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.523   506.340    out_OBUF[2]
    J13                                                               f  out_OBUF[2]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         3.728   510.068 f  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000   510.068    out[2]
    J13                                                               f  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[0]
                            (clock source 'COMB_CLK'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 5.529ns (55.251%)  route 4.478ns (44.749%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock COMB_CLK fall edge)
                                                    500.000   500.000 f  
    J15                                               0.000   500.000 f  in[0] (IN)
                         net (fo=0)                   0.000   500.000    in[0]
    J15                                                               f  in_IBUF[0]_inst/I
    J15                  IBUF (Prop_ibuf_I_O)         1.478   501.478 f  in_IBUF[0]_inst/O
                         net (fo=5, routed)           2.208   503.686    in_IBUF[0]
    SLICE_X0Y86                                                       f  out_OBUF[1]_inst_i_3/I3
    SLICE_X0Y86          LUT6 (Prop_lut6_I3_O)        0.124   503.810 r  out_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000   503.810    out_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y86                                                       r  out_OBUF[1]_inst_i_1/I1
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I1_O)      0.217   504.027 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.270   506.297    out_OBUF[1]
    K15                                                               r  out_OBUF[1]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         3.710   510.007 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000   510.007    out[1]
    K15                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in[2]
                            (clock source 'COMB_CLK'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.519ns (58.274%)  route 1.088ns (41.726%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock COMB_CLK rise edge)
                                                      0.000     0.000 r  
    M13                                               0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    M13                                                               r  in_IBUF[2]_inst/I
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  in_IBUF[2]_inst/O
                         net (fo=5, routed)           0.393     0.646    in_IBUF[2]
    SLICE_X0Y86                                                       r  out_OBUF[0]_inst_i_1/I0
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.045     0.691 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.694     1.386    out_OBUF[0]
    H17                                                               r  out_OBUF[0]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.607 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.607    out[0]
    H17                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (clock source 'COMB_CLK'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.659ns (63.077%)  route 0.971ns (36.923%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock COMB_CLK rise edge)
                                                      0.000     0.000 r  
    M13                                               0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    M13                                                               r  in_IBUF[2]_inst/I
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  in_IBUF[2]_inst/O
                         net (fo=5, routed)           0.391     0.644    in_IBUF[2]
    SLICE_X0Y86                                                       r  out_OBUF[1]_inst_i_2/I4
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.045     0.689 r  out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.689    out_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y86                                                       r  out_OBUF[1]_inst_i_1/I0
    SLICE_X0Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.751 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.331    out_OBUF[1]
    K15                                                               r  out_OBUF[1]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         1.299     2.630 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.630    out[1]
    K15                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in[2]
                            (clock source 'COMB_CLK'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.676ns (60.653%)  route 1.087ns (39.347%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock COMB_CLK rise edge)
                                                      0.000     0.000 r  
    M13                                               0.000     0.000 r  in[2] (IN)
                         net (fo=0)                   0.000     0.000    in[2]
    M13                                                               r  in_IBUF[2]_inst/I
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  in_IBUF[2]_inst/O
                         net (fo=5, routed)           0.384     0.637    in_IBUF[2]
    SLICE_X1Y86                                                       r  out_OBUF[2]_inst_i_2/I3
    SLICE_X1Y86          LUT6 (Prop_lut6_I3_O)        0.045     0.682 r  out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     0.682    out_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y86                                                       r  out_OBUF[2]_inst_i_1/I0
    SLICE_X1Y86          MUXF7 (Prop_muxf7_I0_O)      0.062     0.744 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.703     1.447    out_OBUF[2]
    J13                                                               r  out_OBUF[2]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         1.316     2.764 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.764    out[2]
    J13                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Combinational Delays

------+--------+-----------+---------+-----------+---------+
From  | To     |   Max     | Process |   Min     | Process |
Port  | Port   | Delay(ns) | Corner  | Delay(ns) | Corner  |
------+--------+-----------+---------+-----------+---------+
in[0] | out[0] |    10.193 | SLOW    |     3.187 | FAST    |
in[0] | out[1] |    10.007 | SLOW    |     3.094 | FAST    |
in[0] | out[2] |    10.068 | SLOW    |     3.163 | FAST    |
in[1] | out[0] |     9.320 | SLOW    |     2.863 | FAST    |
in[1] | out[1] |     9.420 | SLOW    |     2.784 | FAST    |
in[1] | out[2] |     9.691 | SLOW    |     2.923 | FAST    |
in[2] | out[0] |     8.555 | SLOW    |     2.607 | FAST    |
in[2] | out[1] |     8.715 | SLOW    |     2.630 | FAST    |
in[2] | out[2] |     8.978 | SLOW    |     2.764 | FAST    |
in[3] | out[0] |     9.748 | SLOW    |     3.039 | FAST    |
in[3] | out[1] |     9.248 | SLOW    |     2.865 | FAST    |
in[3] | out[2] |     9.504 | SLOW    |     2.991 | FAST    |
in[4] | out[0] |     9.897 | SLOW    |     3.080 | FAST    |
in[4] | out[1] |     9.335 | SLOW    |     2.856 | FAST    |
in[4] | out[2] |     9.593 | SLOW    |     2.996 | FAST    |
in[5] | out[0] |     9.663 | SLOW    |     2.959 | FAST    |
in[5] | out[1] |     9.227 | SLOW    |     2.729 | FAST    |
in[5] | out[2] |     9.495 | SLOW    |     2.859 | FAST    |
in[6] | out[0] |    10.431 | SLOW    |     3.313 | FAST    |
in[6] | out[1] |     9.343 | SLOW    |     2.909 | FAST    |
in[6] | out[2] |     9.991 | SLOW    |     3.186 | FAST    |
------+--------+-----------+---------+-----------+---------+



