<stg><name>axi_interfaces</name>


<trans_list>

<trans id="38652" from="1" to="2">
<condition id="70747">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38653" from="2" to="3">
<condition id="70748">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38654" from="3" to="4">
<condition id="70749">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38655" from="4" to="5">
<condition id="70750">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38656" from="5" to="6">
<condition id="70751">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38657" from="6" to="7">
<condition id="70752">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38658" from="7" to="8">
<condition id="70753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38659" from="8" to="9">
<condition id="70754">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38660" from="9" to="10">
<condition id="70755">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38661" from="10" to="11">
<condition id="70756">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38662" from="11" to="12">
<condition id="70757">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38663" from="12" to="13">
<condition id="70758">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38664" from="13" to="14">
<condition id="70759">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38665" from="14" to="15">
<condition id="70760">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38666" from="15" to="16">
<condition id="70761">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38667" from="16" to="17">
<condition id="70762">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38668" from="17" to="18">
<condition id="70763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38669" from="18" to="19">
<condition id="70764">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38670" from="19" to="20">
<condition id="70765">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38671" from="20" to="21">
<condition id="70766">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38672" from="21" to="22">
<condition id="70767">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38673" from="22" to="23">
<condition id="70768">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38674" from="23" to="24">
<condition id="70769">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38675" from="24" to="25">
<condition id="70770">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38676" from="25" to="26">
<condition id="70771">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38677" from="26" to="27">
<condition id="70772">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38678" from="27" to="28">
<condition id="70773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38679" from="28" to="29">
<condition id="70774">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38680" from="29" to="30">
<condition id="70775">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38681" from="30" to="31">
<condition id="70776">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38682" from="31" to="32">
<condition id="70777">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38683" from="32" to="33">
<condition id="70778">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38684" from="33" to="34">
<condition id="70779">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38685" from="34" to="35">
<condition id="70780">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38686" from="35" to="36">
<condition id="70781">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38687" from="36" to="37">
<condition id="70782">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38688" from="37" to="38">
<condition id="70783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38689" from="38" to="39">
<condition id="70784">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38690" from="39" to="40">
<condition id="70785">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38691" from="40" to="41">
<condition id="70786">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38692" from="41" to="42">
<condition id="70787">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38693" from="42" to="43">
<condition id="70788">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38694" from="43" to="44">
<condition id="70789">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38695" from="44" to="45">
<condition id="70790">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38696" from="45" to="46">
<condition id="70791">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38697" from="46" to="47">
<condition id="70792">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38698" from="47" to="48">
<condition id="70793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38699" from="48" to="49">
<condition id="70794">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38700" from="49" to="50">
<condition id="70795">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38701" from="50" to="51">
<condition id="70796">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38702" from="51" to="52">
<condition id="70797">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38703" from="52" to="53">
<condition id="70798">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38704" from="53" to="54">
<condition id="70799">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38705" from="54" to="55">
<condition id="70800">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38706" from="55" to="56">
<condition id="70801">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38707" from="56" to="57">
<condition id="70802">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38708" from="57" to="58">
<condition id="70803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38709" from="58" to="59">
<condition id="70804">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38710" from="59" to="60">
<condition id="70805">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38711" from="60" to="61">
<condition id="70806">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38712" from="61" to="62">
<condition id="70807">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38713" from="62" to="63">
<condition id="70808">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38714" from="63" to="64">
<condition id="70809">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38715" from="64" to="65">
<condition id="70810">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38716" from="65" to="66">
<condition id="70811">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38717" from="66" to="67">
<condition id="70812">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38718" from="67" to="68">
<condition id="70813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38719" from="68" to="69">
<condition id="70814">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38720" from="69" to="70">
<condition id="70815">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38721" from="70" to="71">
<condition id="70816">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38722" from="71" to="72">
<condition id="70817">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38723" from="72" to="73">
<condition id="70818">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38724" from="73" to="74">
<condition id="70819">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38725" from="74" to="75">
<condition id="70820">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38726" from="75" to="76">
<condition id="70821">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38727" from="76" to="77">
<condition id="70822">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38728" from="77" to="78">
<condition id="70823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38729" from="78" to="79">
<condition id="70824">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38730" from="79" to="80">
<condition id="70825">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38731" from="80" to="81">
<condition id="70826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38732" from="81" to="82">
<condition id="70827">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38733" from="82" to="83">
<condition id="70828">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38734" from="83" to="84">
<condition id="70829">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38735" from="84" to="85">
<condition id="70830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38736" from="85" to="86">
<condition id="70831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38737" from="86" to="87">
<condition id="70832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38738" from="87" to="88">
<condition id="70833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38739" from="88" to="89">
<condition id="70834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38740" from="89" to="90">
<condition id="70835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38741" from="90" to="91">
<condition id="70836">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38742" from="91" to="92">
<condition id="70837">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38743" from="92" to="93">
<condition id="70838">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38744" from="93" to="94">
<condition id="70839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38745" from="94" to="95">
<condition id="70840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38746" from="95" to="96">
<condition id="70841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38747" from="96" to="97">
<condition id="70842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38748" from="97" to="98">
<condition id="70843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38749" from="98" to="99">
<condition id="70844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38750" from="99" to="100">
<condition id="70845">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38751" from="100" to="101">
<condition id="70846">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38752" from="101" to="102">
<condition id="70847">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38753" from="102" to="103">
<condition id="70848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38754" from="103" to="104">
<condition id="70849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38755" from="104" to="105">
<condition id="70850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38756" from="105" to="106">
<condition id="70851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38757" from="106" to="107">
<condition id="70852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38758" from="107" to="108">
<condition id="70853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38759" from="108" to="109">
<condition id="70854">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38760" from="109" to="110">
<condition id="70855">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38761" from="110" to="111">
<condition id="70856">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38762" from="111" to="112">
<condition id="70857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38763" from="112" to="113">
<condition id="70858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38764" from="113" to="114">
<condition id="70859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38765" from="114" to="115">
<condition id="70860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38766" from="115" to="116">
<condition id="70861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38767" from="116" to="117">
<condition id="70862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38768" from="117" to="118">
<condition id="70863">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38769" from="118" to="119">
<condition id="70864">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38770" from="119" to="120">
<condition id="70865">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38771" from="120" to="121">
<condition id="70866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38772" from="121" to="122">
<condition id="70867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38773" from="122" to="123">
<condition id="70868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38774" from="123" to="124">
<condition id="70869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38775" from="124" to="125">
<condition id="70870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38776" from="125" to="126">
<condition id="70871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38777" from="126" to="127">
<condition id="70872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38778" from="127" to="128">
<condition id="70873">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38779" from="128" to="129">
<condition id="70874">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38780" from="129" to="130">
<condition id="70875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38781" from="130" to="131">
<condition id="70876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38782" from="131" to="132">
<condition id="70877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38783" from="132" to="133">
<condition id="70878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38784" from="133" to="134">
<condition id="70879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38785" from="134" to="135">
<condition id="70880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38786" from="135" to="136">
<condition id="70881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38787" from="136" to="137">
<condition id="70882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38788" from="137" to="138">
<condition id="70883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38789" from="138" to="139">
<condition id="70884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38790" from="139" to="140">
<condition id="70885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38791" from="140" to="141">
<condition id="70886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38792" from="141" to="142">
<condition id="70887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38793" from="142" to="143">
<condition id="70888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38794" from="143" to="144">
<condition id="70889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38795" from="144" to="145">
<condition id="70890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38796" from="145" to="146">
<condition id="70891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38797" from="146" to="147">
<condition id="70892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38798" from="147" to="148">
<condition id="70893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38799" from="148" to="149">
<condition id="70894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38800" from="149" to="150">
<condition id="70895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38801" from="150" to="151">
<condition id="70896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38802" from="151" to="152">
<condition id="70897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38803" from="152" to="153">
<condition id="70898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38804" from="153" to="154">
<condition id="70899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38805" from="154" to="155">
<condition id="70900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38806" from="155" to="156">
<condition id="70901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38807" from="156" to="157">
<condition id="70902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38808" from="157" to="158">
<condition id="70903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38809" from="158" to="159">
<condition id="70904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38810" from="159" to="160">
<condition id="70905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38811" from="160" to="161">
<condition id="70906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38812" from="161" to="162">
<condition id="70907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38813" from="162" to="163">
<condition id="70908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38814" from="163" to="164">
<condition id="70909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38815" from="164" to="165">
<condition id="70910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38816" from="165" to="166">
<condition id="70911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38817" from="166" to="167">
<condition id="70912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38818" from="167" to="168">
<condition id="70913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38819" from="168" to="169">
<condition id="70914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38820" from="169" to="170">
<condition id="70915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38821" from="170" to="171">
<condition id="70916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38822" from="171" to="172">
<condition id="70917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38823" from="172" to="173">
<condition id="70918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38824" from="173" to="174">
<condition id="70919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38825" from="174" to="175">
<condition id="70920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38826" from="175" to="176">
<condition id="70921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38827" from="176" to="177">
<condition id="70922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38828" from="177" to="178">
<condition id="70923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38829" from="178" to="179">
<condition id="70924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38830" from="179" to="180">
<condition id="70925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38831" from="180" to="181">
<condition id="70926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38832" from="181" to="182">
<condition id="70927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38833" from="182" to="183">
<condition id="70928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38834" from="183" to="184">
<condition id="70929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38835" from="184" to="185">
<condition id="70930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38836" from="185" to="186">
<condition id="70931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38837" from="186" to="187">
<condition id="70932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38838" from="187" to="188">
<condition id="70933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38839" from="188" to="189">
<condition id="70934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38840" from="189" to="190">
<condition id="70935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38841" from="190" to="191">
<condition id="70936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38842" from="191" to="192">
<condition id="70937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38843" from="192" to="193">
<condition id="70938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38844" from="193" to="194">
<condition id="70939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38845" from="194" to="195">
<condition id="70940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38846" from="195" to="196">
<condition id="70941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38847" from="196" to="197">
<condition id="70942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38848" from="197" to="198">
<condition id="70943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38849" from="198" to="199">
<condition id="70944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38850" from="199" to="200">
<condition id="70945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38851" from="200" to="201">
<condition id="70946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38852" from="201" to="202">
<condition id="70947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38853" from="202" to="203">
<condition id="70948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38854" from="203" to="204">
<condition id="70949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38855" from="204" to="205">
<condition id="70950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38856" from="205" to="206">
<condition id="70951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38857" from="206" to="207">
<condition id="70952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38858" from="207" to="208">
<condition id="70953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38859" from="208" to="209">
<condition id="70954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38860" from="209" to="210">
<condition id="70955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38861" from="210" to="211">
<condition id="70956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38862" from="211" to="212">
<condition id="70957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38863" from="212" to="213">
<condition id="70958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38864" from="213" to="214">
<condition id="70959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38865" from="214" to="215">
<condition id="70960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38866" from="215" to="216">
<condition id="70961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38867" from="216" to="217">
<condition id="70962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38868" from="217" to="218">
<condition id="70963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38869" from="218" to="219">
<condition id="70964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38870" from="219" to="220">
<condition id="70965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38871" from="220" to="221">
<condition id="70966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38872" from="221" to="222">
<condition id="70967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38873" from="222" to="223">
<condition id="70968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38874" from="223" to="224">
<condition id="70969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38875" from="224" to="225">
<condition id="70970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38876" from="225" to="226">
<condition id="70971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38877" from="226" to="227">
<condition id="70972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38878" from="227" to="228">
<condition id="70973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38879" from="228" to="229">
<condition id="70974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38880" from="229" to="230">
<condition id="70975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38881" from="230" to="231">
<condition id="70976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38882" from="231" to="232">
<condition id="70977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38883" from="232" to="233">
<condition id="70978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38884" from="233" to="234">
<condition id="70979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38885" from="234" to="235">
<condition id="70980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38886" from="235" to="236">
<condition id="70981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38887" from="236" to="237">
<condition id="70982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38888" from="237" to="238">
<condition id="70983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dinb_0_addr_65 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 0

]]></node>
<StgValue><ssdm name="dinb_0_addr_65"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %dina_1_addr = getelementptr [128 x i32]* %dina_1, i64 0, i64 1

]]></node>
<StgValue><ssdm name="dina_1_addr"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="7">
<![CDATA[
:11  %dina_1_load = load i32* %dina_1_addr, align 4

]]></node>
<StgValue><ssdm name="dina_1_load"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %dina_0_addr = getelementptr [128 x i32]* %dina_0, i64 0, i64 2

]]></node>
<StgValue><ssdm name="dina_0_addr"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="7">
<![CDATA[
:13  %dina_0_load = load i32* %dina_0_addr, align 4

]]></node>
<StgValue><ssdm name="dina_0_load"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="7">
<![CDATA[
:16  %dinb_0_load = load i32* %dinb_0_addr_65, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %dinb_1_addr = getelementptr [128 x i32]* %dinb_1, i64 0, i64 0

]]></node>
<StgValue><ssdm name="dinb_1_addr"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="7">
<![CDATA[
:18  %dinb_1_load = load i32* %dinb_1_addr, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %dinb_0_addr = getelementptr [128 x i32]* %dinb_0, i64 0, i64 1

]]></node>
<StgValue><ssdm name="dinb_0_addr"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="7">
<![CDATA[
:20  %temp = load i32* %dinb_0_addr, align 4

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="249" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="7">
<![CDATA[
:11  %dina_1_load = load i32* %dina_1_addr, align 4

]]></node>
<StgValue><ssdm name="dina_1_load"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="7">
<![CDATA[
:13  %dina_0_load = load i32* %dina_0_addr, align 4

]]></node>
<StgValue><ssdm name="dina_0_load"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="7">
<![CDATA[
:16  %dinb_0_load = load i32* %dinb_0_addr_65, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="7">
<![CDATA[
:18  %dinb_1_load = load i32* %dinb_1_addr, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="7">
<![CDATA[
:20  %temp = load i32* %dinb_0_addr, align 4

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="32">
<![CDATA[
:21  %tmp_1 = trunc i32 %temp to i8

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %tmp_1_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:23  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %tmp_9_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.14:2  %tmp_21 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %temp, i32 28, i32 31)

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="28" op_0_bw="28" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="4">
<![CDATA[
._crit_edge.14:3  %tmp_22 = call i28 @_ssdm_op_BitConcatenate.i28.i8.i8.i8.i4(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i4 %tmp_21)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge.14:4  %icmp9 = icmp ne i28 %tmp_22, 0

]]></node>
<StgValue><ssdm name="icmp9"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.14:5  br i1 %icmp9, label %16, label %._crit_edge.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_16 = getelementptr [128 x i32]* %dina_1, i64 0, i64 17

]]></node>
<StgValue><ssdm name="dina_1_addr_16"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_16 = load i32* %dina_1_addr_16, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_16"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_16 = getelementptr [128 x i32]* %dina_0, i64 0, i64 18

]]></node>
<StgValue><ssdm name="dina_0_addr_16"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_16 = load i32* %dina_0_addr_16, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_16"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_16 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 16

]]></node>
<StgValue><ssdm name="dinb_1_addr_16"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_16 = load i32* %dinb_1_addr_16, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_16"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_16 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 17

]]></node>
<StgValue><ssdm name="dinb_0_addr_16"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_16 = load i32* %dinb_0_addr_16, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_16"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.30:2  %tmp_41 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %temp, i32 29, i32 31)

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="27" op_0_bw="27" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="3">
<![CDATA[
._crit_edge.30:3  %tmp_63 = call i27 @_ssdm_op_BitConcatenate.i27.i8.i8.i8.i3(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i3 %tmp_41)

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
._crit_edge.30:4  %icmp1 = icmp ne i27 %tmp_63, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.30:5  br i1 %icmp1, label %32, label %._crit_edge.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_32 = getelementptr [128 x i32]* %dina_1, i64 0, i64 33

]]></node>
<StgValue><ssdm name="dina_1_addr_32"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_32 = load i32* %dina_1_addr_32, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_32"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_32 = getelementptr [128 x i32]* %dina_0, i64 0, i64 34

]]></node>
<StgValue><ssdm name="dina_0_addr_32"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_32 = load i32* %dina_0_addr_32, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_32"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_32 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 32

]]></node>
<StgValue><ssdm name="dinb_1_addr_32"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_32 = load i32* %dinb_1_addr_32, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_32"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_32 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 33

]]></node>
<StgValue><ssdm name="dinb_0_addr_32"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_32 = load i32* %dinb_0_addr_32, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="282" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %tmpa = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load, i32 %dina_1_load)

]]></node>
<StgValue><ssdm name="tmpa"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  %a_label = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa)

]]></node>
<StgValue><ssdm name="a_label"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:25  %out = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i8 %tmp_9_i)

]]></node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp1 = icmp eq i32 %out, 0

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:32  br i1 %tmp1, label %._crit_edge.0, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_1 = getelementptr [128 x i32]* %dina_1, i64 0, i64 2

]]></node>
<StgValue><ssdm name="dina_1_addr_1"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_1 = load i32* %dina_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_1"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_1 = getelementptr [128 x i32]* %dina_0, i64 0, i64 3

]]></node>
<StgValue><ssdm name="dina_0_addr_1"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_1 = load i32* %dina_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_1"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_1 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 1

]]></node>
<StgValue><ssdm name="dinb_1_addr_1"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_1 = load i32* %dinb_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_1"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_1 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 2

]]></node>
<StgValue><ssdm name="dinb_0_addr_1"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_1 = load i32* %dinb_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_1"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_16 = load i32* %dina_1_addr_16, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_16"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_16 = load i32* %dina_0_addr_16, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_16"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_16 = load i32* %dinb_1_addr_16, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_16"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_16 = load i32* %dinb_0_addr_16, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_16"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_32 = load i32* %dina_1_addr_32, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_32"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_32 = load i32* %dina_0_addr_32, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_32"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_32 = load i32* %dinb_1_addr_32, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_32"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_32 = load i32* %dinb_0_addr_32, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_32"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1434" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.62:2  %tmp_140 = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %temp, i32 30, i32 31)

]]></node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1435" bw="26" op_0_bw="26" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
._crit_edge.62:3  %tmp_142 = call i26 @_ssdm_op_BitConcatenate.i26.i8.i8.i8.i2(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i2 %tmp_140)

]]></node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1436" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
._crit_edge.62:4  %icmp2 = icmp ne i26 %tmp_142, 0

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.62:5  br i1 %icmp2, label %64, label %._crit_edge.63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1439" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_64 = getelementptr [128 x i32]* %dina_1, i64 0, i64 65

]]></node>
<StgValue><ssdm name="dina_1_addr_64"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1440" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_64 = load i32* %dina_1_addr_64, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_64"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_64 = getelementptr [128 x i32]* %dina_0, i64 0, i64 66

]]></node>
<StgValue><ssdm name="dina_0_addr_64"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1442" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_64 = load i32* %dina_0_addr_64, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_64"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1444" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_64 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 64

]]></node>
<StgValue><ssdm name="dinb_1_addr_64"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_64 = load i32* %dinb_1_addr_64, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_64"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1446" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_64 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 65

]]></node>
<StgValue><ssdm name="dinb_0_addr_64"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1447" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_64 = load i32* %dinb_0_addr_64, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_64"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="315" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_1 = load i32* %dina_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_1"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_1 = load i32* %dina_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_1"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_1 = load i32* %dinb_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_1"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_1 = load i32* %dinb_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_1"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.0:2  %tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %temp, i32 25, i32 31)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="31" op_0_bw="31" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="7">
<![CDATA[
._crit_edge.0:3  %tmp_3 = call i31 @_ssdm_op_BitConcatenate.i31.i8.i8.i8.i7(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i7 %tmp_2)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.0:4  %icmp = icmp ne i31 %tmp_3, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.0:5  br i1 %icmp, label %2, label %._crit_edge.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_2 = getelementptr [128 x i32]* %dina_1, i64 0, i64 3

]]></node>
<StgValue><ssdm name="dina_1_addr_2"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_2 = load i32* %dina_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_2"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_2 = getelementptr [128 x i32]* %dina_0, i64 0, i64 4

]]></node>
<StgValue><ssdm name="dina_0_addr_2"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_2 = load i32* %dina_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_2"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_2 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 2

]]></node>
<StgValue><ssdm name="dinb_1_addr_2"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_2 = load i32* %dinb_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_2"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_2 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 3

]]></node>
<StgValue><ssdm name="dinb_0_addr_2"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_2 = load i32* %dinb_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_2"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.1:2  %tmp_9 = icmp ugt i32 %out, 2

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.1:3  br i1 %tmp_9, label %3, label %._crit_edge.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_3 = getelementptr [128 x i32]* %dina_1, i64 0, i64 4

]]></node>
<StgValue><ssdm name="dina_1_addr_3"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_3 = load i32* %dina_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_3"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_3 = getelementptr [128 x i32]* %dina_0, i64 0, i64 5

]]></node>
<StgValue><ssdm name="dina_0_addr_3"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_3 = load i32* %dina_0_addr_3, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_3"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_3 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 3

]]></node>
<StgValue><ssdm name="dinb_1_addr_3"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_3 = load i32* %dinb_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_3"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_3 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 4

]]></node>
<StgValue><ssdm name="dinb_0_addr_3"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_3 = load i32* %dinb_0_addr_3, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_3"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.2:2  %tmp_4 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %temp, i32 26, i32 31)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="30" op_0_bw="30" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="6">
<![CDATA[
._crit_edge.2:3  %tmp_5 = call i30 @_ssdm_op_BitConcatenate.i30.i8.i8.i8.i6(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i6 %tmp_4)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.2:4  %icmp3 = icmp ne i30 %tmp_5, 0

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.2:5  br i1 %icmp3, label %4, label %._crit_edge.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.6:2  %tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %temp, i32 27, i32 31)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="29" op_0_bw="29" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
._crit_edge.6:3  %tmp_13 = call i29 @_ssdm_op_BitConcatenate.i29.i8.i8.i8.i5(i8 %tmp_1, i8 %tmp_1_i, i8 %tmp, i5 %tmp_12)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge.6:4  %icmp6 = icmp ne i29 %tmp_13, 0

]]></node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.6:5  br i1 %icmp6, label %8, label %._crit_edge.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_14 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_16, i32 %dina_1_load_16)

]]></node>
<StgValue><ssdm name="tmpa_1_14"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_14 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_16, i32 %dinb_1_load_16)

]]></node>
<StgValue><ssdm name="tmpb_14"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_14 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_14)

]]></node>
<StgValue><ssdm name="a_union_14"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_14 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_14)

]]></node>
<StgValue><ssdm name="b_elem_14"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_30 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_32, i32 %dina_1_load_32)

]]></node>
<StgValue><ssdm name="tmpa_1_30"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_30 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_32, i32 %dinb_1_load_32)

]]></node>
<StgValue><ssdm name="tmpb_30"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_30 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_30)

]]></node>
<StgValue><ssdm name="a_union_30"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_30 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_30)

]]></node>
<StgValue><ssdm name="b_elem_30"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1440" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_64 = load i32* %dina_1_addr_64, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_64"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1442" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_64 = load i32* %dina_0_addr_64, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_64"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1445" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_64 = load i32* %dinb_1_addr_64, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_64"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1447" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_64 = load i32* %dinb_0_addr_64, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_64"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_1, i32 %dina_1_load_1)

]]></node>
<StgValue><ssdm name="tmpa_1"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_1, i32 %dinb_1_load_1)

]]></node>
<StgValue><ssdm name="tmpb"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1)

]]></node>
<StgValue><ssdm name="a_union"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb)

]]></node>
<StgValue><ssdm name="b_elem"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_2 = load i32* %dina_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_2"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_2 = load i32* %dina_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_2"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_2 = load i32* %dinb_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_2"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_2 = load i32* %dinb_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_2"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_3 = load i32* %dina_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_3"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_3 = load i32* %dina_0_addr_3, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_3"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_3 = load i32* %dinb_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_3"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_3 = load i32* %dinb_0_addr_3, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_3"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_4 = getelementptr [128 x i32]* %dina_1, i64 0, i64 5

]]></node>
<StgValue><ssdm name="dina_1_addr_4"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_4 = load i32* %dina_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_4"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_4 = getelementptr [128 x i32]* %dina_0, i64 0, i64 6

]]></node>
<StgValue><ssdm name="dina_0_addr_4"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_4 = load i32* %dina_0_addr_4, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_4"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_4 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 4

]]></node>
<StgValue><ssdm name="dinb_1_addr_4"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_4 = load i32* %dinb_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_4"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_4 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 5

]]></node>
<StgValue><ssdm name="dinb_0_addr_4"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_4 = load i32* %dinb_0_addr_4, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_4"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.3:2  %tmp_8 = icmp ugt i32 %out, 4

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.3:3  br i1 %tmp_8, label %5, label %._crit_edge.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_5 = getelementptr [128 x i32]* %dina_1, i64 0, i64 6

]]></node>
<StgValue><ssdm name="dina_1_addr_5"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_5 = load i32* %dina_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_5"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_5 = getelementptr [128 x i32]* %dina_0, i64 0, i64 7

]]></node>
<StgValue><ssdm name="dina_0_addr_5"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_5 = load i32* %dina_0_addr_5, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_5"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_5 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 5

]]></node>
<StgValue><ssdm name="dinb_1_addr_5"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_5 = load i32* %dinb_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_5"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_5 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 6

]]></node>
<StgValue><ssdm name="dinb_0_addr_5"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_5 = load i32* %dinb_0_addr_5, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_5"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_14_23 = bitcast i64 %a_union_14 to double

]]></node>
<StgValue><ssdm name="tmp_14_23"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73713">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_14 = bitcast i64 %b_elem_14 to double

]]></node>
<StgValue><ssdm name="tmp_11_14"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73660">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_30_41 = bitcast i64 %a_union_30 to double

]]></node>
<StgValue><ssdm name="tmp_30_41"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73736">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_30 = bitcast i64 %b_elem_30 to double

]]></node>
<StgValue><ssdm name="tmp_11_30"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73693">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

]]></node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1443" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_62 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_64, i32 %dina_1_load_64)

]]></node>
<StgValue><ssdm name="tmpa_1_62"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_62 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_64, i32 %dinb_1_load_64)

]]></node>
<StgValue><ssdm name="tmpb_62"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_62 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_62)

]]></node>
<StgValue><ssdm name="a_union_62"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1451" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_62 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_62)

]]></node>
<StgValue><ssdm name="b_elem_62"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_s = bitcast i64 %a_union to double

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_6 = bitcast i64 %b_elem to double

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_2, i32 %dina_1_load_2)

]]></node>
<StgValue><ssdm name="tmpa_1_1"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_2, i32 %dinb_1_load_2)

]]></node>
<StgValue><ssdm name="tmpb_1"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_1 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_1)

]]></node>
<StgValue><ssdm name="a_union_1"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_1 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_1)

]]></node>
<StgValue><ssdm name="b_elem_1"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_3, i32 %dina_1_load_3)

]]></node>
<StgValue><ssdm name="tmpa_1_2"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_3, i32 %dinb_1_load_3)

]]></node>
<StgValue><ssdm name="tmpb_2"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_2 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_2)

]]></node>
<StgValue><ssdm name="a_union_2"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_2 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_2)

]]></node>
<StgValue><ssdm name="b_elem_2"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_4 = load i32* %dina_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_4"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_4 = load i32* %dina_0_addr_4, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_4"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_4 = load i32* %dinb_1_addr_4, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_4"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_4 = load i32* %dinb_0_addr_4, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_4"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_5 = load i32* %dina_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_5"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_5 = load i32* %dina_0_addr_5, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_5"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_5 = load i32* %dinb_1_addr_5, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_5"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_5 = load i32* %dinb_0_addr_5, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_5"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.4:2  %tmp_10 = icmp ugt i32 %out, 5

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.4:3  br i1 %tmp_10, label %6, label %._crit_edge.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_6 = getelementptr [128 x i32]* %dina_1, i64 0, i64 7

]]></node>
<StgValue><ssdm name="dina_1_addr_6"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_6 = load i32* %dina_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_6"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_6 = getelementptr [128 x i32]* %dina_0, i64 0, i64 8

]]></node>
<StgValue><ssdm name="dina_0_addr_6"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_6 = load i32* %dina_0_addr_6, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_6"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_6 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 6

]]></node>
<StgValue><ssdm name="dinb_1_addr_6"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_6 = load i32* %dinb_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_6"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_6 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 7

]]></node>
<StgValue><ssdm name="dinb_0_addr_6"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_6 = load i32* %dinb_0_addr_6, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_6"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.5:2  %tmp_11 = icmp ugt i32 %out, 6

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.5:3  br i1 %tmp_11, label %7, label %._crit_edge.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_7 = getelementptr [128 x i32]* %dina_1, i64 0, i64 8

]]></node>
<StgValue><ssdm name="dina_1_addr_7"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_7 = load i32* %dina_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_7"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_7 = getelementptr [128 x i32]* %dina_0, i64 0, i64 9

]]></node>
<StgValue><ssdm name="dina_0_addr_7"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_7 = load i32* %dina_0_addr_7, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_7"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_7 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 7

]]></node>
<StgValue><ssdm name="dinb_1_addr_7"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_7 = load i32* %dinb_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_7"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_7 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 8

]]></node>
<StgValue><ssdm name="dinb_0_addr_7"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_7 = load i32* %dinb_0_addr_7, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_7"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73661">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73694">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

]]></node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1450" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_62_70 = bitcast i64 %a_union_62 to double

]]></node>
<StgValue><ssdm name="tmp_62_70"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73739">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1452" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_62 = bitcast i64 %b_elem_62 to double

]]></node>
<StgValue><ssdm name="tmp_11_62"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73726">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62

]]></node>
<StgValue><ssdm name="tmp_12_62"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="445" st_id="7" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="446" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_1_9 = bitcast i64 %a_union_1 to double

]]></node>
<StgValue><ssdm name="tmp_1_9"/></StgValue>
</operation>

<operation id="447" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_1 = bitcast i64 %b_elem_1 to double

]]></node>
<StgValue><ssdm name="tmp_11_1"/></StgValue>
</operation>

<operation id="448" st_id="7" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_2_10 = bitcast i64 %a_union_2 to double

]]></node>
<StgValue><ssdm name="tmp_2_10"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_2 = bitcast i64 %b_elem_2 to double

]]></node>
<StgValue><ssdm name="tmp_11_2"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_3 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_4, i32 %dina_1_load_4)

]]></node>
<StgValue><ssdm name="tmpa_1_3"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_3 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_4, i32 %dinb_1_load_4)

]]></node>
<StgValue><ssdm name="tmpb_3"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_3 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_3)

]]></node>
<StgValue><ssdm name="a_union_3"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_3 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_3)

]]></node>
<StgValue><ssdm name="b_elem_3"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_4 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_5, i32 %dina_1_load_5)

]]></node>
<StgValue><ssdm name="tmpa_1_4"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_4 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_5, i32 %dinb_1_load_5)

]]></node>
<StgValue><ssdm name="tmpb_4"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_4 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_4)

]]></node>
<StgValue><ssdm name="a_union_4"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_4 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_4)

]]></node>
<StgValue><ssdm name="b_elem_4"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_6 = load i32* %dina_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_6"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_6 = load i32* %dina_0_addr_6, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_6"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_6 = load i32* %dinb_1_addr_6, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_6"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_6 = load i32* %dinb_0_addr_6, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_6"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_7 = load i32* %dina_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_7"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_7 = load i32* %dina_0_addr_7, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_7"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_7 = load i32* %dinb_1_addr_7, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_7"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_7 = load i32* %dinb_0_addr_7, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_7"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_8 = getelementptr [128 x i32]* %dina_1, i64 0, i64 9

]]></node>
<StgValue><ssdm name="dina_1_addr_8"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_8 = load i32* %dina_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_8"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_8 = getelementptr [128 x i32]* %dina_0, i64 0, i64 10

]]></node>
<StgValue><ssdm name="dina_0_addr_8"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_8 = load i32* %dina_0_addr_8, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_8"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_8 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 8

]]></node>
<StgValue><ssdm name="dinb_1_addr_8"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_8 = load i32* %dinb_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_8"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_8 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 9

]]></node>
<StgValue><ssdm name="dinb_0_addr_8"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_8 = load i32* %dinb_0_addr_8, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_8"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.7:2  %tmp_14 = icmp ugt i32 %out, 8

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.7:3  br i1 %tmp_14, label %9, label %._crit_edge.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_9 = getelementptr [128 x i32]* %dina_1, i64 0, i64 10

]]></node>
<StgValue><ssdm name="dina_1_addr_9"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_9 = load i32* %dina_1_addr_9, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_9"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_9 = getelementptr [128 x i32]* %dina_0, i64 0, i64 11

]]></node>
<StgValue><ssdm name="dina_0_addr_9"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_9 = load i32* %dina_0_addr_9, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_9"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_9 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 9

]]></node>
<StgValue><ssdm name="dinb_1_addr_9"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_9 = load i32* %dinb_1_addr_9, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_9"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_9 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 10

]]></node>
<StgValue><ssdm name="dinb_0_addr_9"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_9 = load i32* %dinb_0_addr_9, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_9"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73662">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73695">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

]]></node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73727">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62

]]></node>
<StgValue><ssdm name="tmp_12_62"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="489" st_id="8" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_3_11 = bitcast i64 %a_union_3 to double

]]></node>
<StgValue><ssdm name="tmp_3_11"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_3 = bitcast i64 %b_elem_3 to double

]]></node>
<StgValue><ssdm name="tmp_11_3"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_4_12 = bitcast i64 %a_union_4 to double

]]></node>
<StgValue><ssdm name="tmp_4_12"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73166">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_4 = bitcast i64 %b_elem_4 to double

]]></node>
<StgValue><ssdm name="tmp_11_4"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73114">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_5 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_6, i32 %dina_1_load_6)

]]></node>
<StgValue><ssdm name="tmpa_1_5"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_5 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_6, i32 %dinb_1_load_6)

]]></node>
<StgValue><ssdm name="tmpb_5"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_5 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_5)

]]></node>
<StgValue><ssdm name="a_union_5"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_5 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_5)

]]></node>
<StgValue><ssdm name="b_elem_5"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_6 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_7, i32 %dina_1_load_7)

]]></node>
<StgValue><ssdm name="tmpa_1_6"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_6 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_7, i32 %dinb_1_load_7)

]]></node>
<StgValue><ssdm name="tmpb_6"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_6 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_6)

]]></node>
<StgValue><ssdm name="a_union_6"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_6 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_6)

]]></node>
<StgValue><ssdm name="b_elem_6"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_8 = load i32* %dina_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_8"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_8 = load i32* %dina_0_addr_8, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_8"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_8 = load i32* %dinb_1_addr_8, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_8"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_8 = load i32* %dinb_0_addr_8, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_8"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_9 = load i32* %dina_1_addr_9, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_9"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_9 = load i32* %dina_0_addr_9, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_9"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_9 = load i32* %dinb_1_addr_9, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_9"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_9 = load i32* %dinb_0_addr_9, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_9"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.8:2  %tmp_15 = icmp ugt i32 %out, 9

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.8:3  br i1 %tmp_15, label %10, label %._crit_edge.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_10 = getelementptr [128 x i32]* %dina_1, i64 0, i64 11

]]></node>
<StgValue><ssdm name="dina_1_addr_10"/></StgValue>
</operation>

<operation id="517" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_10 = load i32* %dina_1_addr_10, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_10"/></StgValue>
</operation>

<operation id="518" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_10 = getelementptr [128 x i32]* %dina_0, i64 0, i64 12

]]></node>
<StgValue><ssdm name="dina_0_addr_10"/></StgValue>
</operation>

<operation id="519" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_10 = load i32* %dina_0_addr_10, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_10"/></StgValue>
</operation>

<operation id="520" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_10 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 10

]]></node>
<StgValue><ssdm name="dinb_1_addr_10"/></StgValue>
</operation>

<operation id="521" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_10 = load i32* %dinb_1_addr_10, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_10"/></StgValue>
</operation>

<operation id="522" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_10 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 11

]]></node>
<StgValue><ssdm name="dinb_0_addr_10"/></StgValue>
</operation>

<operation id="523" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_10 = load i32* %dinb_0_addr_10, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_10"/></StgValue>
</operation>

<operation id="524" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.9:2  %tmp_16 = icmp ugt i32 %out, 10

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="525" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.9:3  br i1 %tmp_16, label %11, label %._crit_edge.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_11 = getelementptr [128 x i32]* %dina_1, i64 0, i64 12

]]></node>
<StgValue><ssdm name="dina_1_addr_11"/></StgValue>
</operation>

<operation id="527" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_11 = load i32* %dina_1_addr_11, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_11"/></StgValue>
</operation>

<operation id="528" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_11 = getelementptr [128 x i32]* %dina_0, i64 0, i64 13

]]></node>
<StgValue><ssdm name="dina_0_addr_11"/></StgValue>
</operation>

<operation id="529" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_11 = load i32* %dina_0_addr_11, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_11"/></StgValue>
</operation>

<operation id="530" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_11 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 11

]]></node>
<StgValue><ssdm name="dinb_1_addr_11"/></StgValue>
</operation>

<operation id="531" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_11 = load i32* %dinb_1_addr_11, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_11"/></StgValue>
</operation>

<operation id="532" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_11 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 12

]]></node>
<StgValue><ssdm name="dinb_0_addr_11"/></StgValue>
</operation>

<operation id="533" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_11 = load i32* %dinb_0_addr_11, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_11"/></StgValue>
</operation>

<operation id="534" st_id="8" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73663">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="535" st_id="8" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73696">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

]]></node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>

<operation id="536" st_id="8" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73728">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62

]]></node>
<StgValue><ssdm name="tmp_12_62"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="537" st_id="9" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73115">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_5_13 = bitcast i64 %a_union_5 to double

]]></node>
<StgValue><ssdm name="tmp_5_13"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73341">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_5 = bitcast i64 %b_elem_5 to double

]]></node>
<StgValue><ssdm name="tmp_11_5"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73289">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_6_14 = bitcast i64 %a_union_6 to double

]]></node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73516">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_6 = bitcast i64 %b_elem_6 to double

]]></node>
<StgValue><ssdm name="tmp_11_6"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73464">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="548" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_7 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_8, i32 %dina_1_load_8)

]]></node>
<StgValue><ssdm name="tmpa_1_7"/></StgValue>
</operation>

<operation id="549" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="210" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_7 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_8, i32 %dinb_1_load_8)

]]></node>
<StgValue><ssdm name="tmpb_7"/></StgValue>
</operation>

<operation id="550" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_7 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_7)

]]></node>
<StgValue><ssdm name="a_union_7"/></StgValue>
</operation>

<operation id="551" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_7 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_7)

]]></node>
<StgValue><ssdm name="b_elem_7"/></StgValue>
</operation>

<operation id="552" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_8 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_9, i32 %dina_1_load_9)

]]></node>
<StgValue><ssdm name="tmpa_1_8"/></StgValue>
</operation>

<operation id="553" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_8 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_9, i32 %dinb_1_load_9)

]]></node>
<StgValue><ssdm name="tmpb_8"/></StgValue>
</operation>

<operation id="554" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_8 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_8)

]]></node>
<StgValue><ssdm name="a_union_8"/></StgValue>
</operation>

<operation id="555" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_8 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_8)

]]></node>
<StgValue><ssdm name="b_elem_8"/></StgValue>
</operation>

<operation id="556" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_10 = load i32* %dina_1_addr_10, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_10"/></StgValue>
</operation>

<operation id="557" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_10 = load i32* %dina_0_addr_10, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_10"/></StgValue>
</operation>

<operation id="558" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_10 = load i32* %dinb_1_addr_10, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_10"/></StgValue>
</operation>

<operation id="559" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_10 = load i32* %dinb_0_addr_10, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_10"/></StgValue>
</operation>

<operation id="560" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_11 = load i32* %dina_1_addr_11, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_11"/></StgValue>
</operation>

<operation id="561" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_11 = load i32* %dina_0_addr_11, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_11"/></StgValue>
</operation>

<operation id="562" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_11 = load i32* %dinb_1_addr_11, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_11"/></StgValue>
</operation>

<operation id="563" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_11 = load i32* %dinb_0_addr_11, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_11"/></StgValue>
</operation>

<operation id="564" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.10:2  %tmp_17 = icmp ugt i32 %out, 11

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="565" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.10:3  br i1 %tmp_17, label %12, label %._crit_edge.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_12 = getelementptr [128 x i32]* %dina_1, i64 0, i64 13

]]></node>
<StgValue><ssdm name="dina_1_addr_12"/></StgValue>
</operation>

<operation id="567" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_12 = load i32* %dina_1_addr_12, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_12"/></StgValue>
</operation>

<operation id="568" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_12 = getelementptr [128 x i32]* %dina_0, i64 0, i64 14

]]></node>
<StgValue><ssdm name="dina_0_addr_12"/></StgValue>
</operation>

<operation id="569" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_12 = load i32* %dina_0_addr_12, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_12"/></StgValue>
</operation>

<operation id="570" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_12 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 12

]]></node>
<StgValue><ssdm name="dinb_1_addr_12"/></StgValue>
</operation>

<operation id="571" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_12 = load i32* %dinb_1_addr_12, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_12"/></StgValue>
</operation>

<operation id="572" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_12 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 13

]]></node>
<StgValue><ssdm name="dinb_0_addr_12"/></StgValue>
</operation>

<operation id="573" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_12 = load i32* %dinb_0_addr_12, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_12"/></StgValue>
</operation>

<operation id="574" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.11:2  %tmp_18 = icmp ugt i32 %out, 12

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="575" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.11:3  br i1 %tmp_18, label %13, label %._crit_edge.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_13 = getelementptr [128 x i32]* %dina_1, i64 0, i64 14

]]></node>
<StgValue><ssdm name="dina_1_addr_13"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_13 = load i32* %dina_1_addr_13, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_13"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_13 = getelementptr [128 x i32]* %dina_0, i64 0, i64 15

]]></node>
<StgValue><ssdm name="dina_0_addr_13"/></StgValue>
</operation>

<operation id="579" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_13 = load i32* %dina_0_addr_13, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_13"/></StgValue>
</operation>

<operation id="580" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_13 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 13

]]></node>
<StgValue><ssdm name="dinb_1_addr_13"/></StgValue>
</operation>

<operation id="581" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_13 = load i32* %dinb_1_addr_13, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_13"/></StgValue>
</operation>

<operation id="582" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_13 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 14

]]></node>
<StgValue><ssdm name="dinb_0_addr_13"/></StgValue>
</operation>

<operation id="583" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_13 = load i32* %dinb_0_addr_13, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_13"/></StgValue>
</operation>

<operation id="584" st_id="9" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73664">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="585" st_id="9" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73697">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

]]></node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>

<operation id="586" st_id="9" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73729">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62

]]></node>
<StgValue><ssdm name="tmp_12_62"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="587" st_id="10" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73116">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73290">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="593" st_id="10" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73465">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="594" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_7_15 = bitcast i64 %a_union_7 to double

]]></node>
<StgValue><ssdm name="tmp_7_15"/></StgValue>
</operation>

<operation id="595" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73691">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_7 = bitcast i64 %b_elem_7 to double

]]></node>
<StgValue><ssdm name="tmp_11_7"/></StgValue>
</operation>

<operation id="596" st_id="10" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73639">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="597" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_8_16 = bitcast i64 %a_union_8 to double

]]></node>
<StgValue><ssdm name="tmp_8_16"/></StgValue>
</operation>

<operation id="598" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72417">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_8 = bitcast i64 %b_elem_8 to double

]]></node>
<StgValue><ssdm name="tmp_11_8"/></StgValue>
</operation>

<operation id="599" st_id="10" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72386">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="600" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_9 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_10, i32 %dina_1_load_10)

]]></node>
<StgValue><ssdm name="tmpa_1_9"/></StgValue>
</operation>

<operation id="601" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_9 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_10, i32 %dinb_1_load_10)

]]></node>
<StgValue><ssdm name="tmpb_9"/></StgValue>
</operation>

<operation id="602" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_9 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_9)

]]></node>
<StgValue><ssdm name="a_union_9"/></StgValue>
</operation>

<operation id="603" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_9 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_9)

]]></node>
<StgValue><ssdm name="b_elem_9"/></StgValue>
</operation>

<operation id="604" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_11, i32 %dina_1_load_11)

]]></node>
<StgValue><ssdm name="tmpa_1_s"/></StgValue>
</operation>

<operation id="605" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_11, i32 %dinb_1_load_11)

]]></node>
<StgValue><ssdm name="tmpb_s"/></StgValue>
</operation>

<operation id="606" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_s = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_s)

]]></node>
<StgValue><ssdm name="a_union_s"/></StgValue>
</operation>

<operation id="607" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_s = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_s)

]]></node>
<StgValue><ssdm name="b_elem_s"/></StgValue>
</operation>

<operation id="608" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_12 = load i32* %dina_1_addr_12, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_12"/></StgValue>
</operation>

<operation id="609" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_12 = load i32* %dina_0_addr_12, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_12"/></StgValue>
</operation>

<operation id="610" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_12 = load i32* %dinb_1_addr_12, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_12"/></StgValue>
</operation>

<operation id="611" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_12 = load i32* %dinb_0_addr_12, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_12"/></StgValue>
</operation>

<operation id="612" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_13 = load i32* %dina_1_addr_13, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_13"/></StgValue>
</operation>

<operation id="613" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_13 = load i32* %dina_0_addr_13, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_13"/></StgValue>
</operation>

<operation id="614" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_13 = load i32* %dinb_1_addr_13, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_13"/></StgValue>
</operation>

<operation id="615" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_13 = load i32* %dinb_0_addr_13, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_13"/></StgValue>
</operation>

<operation id="616" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.12:2  %tmp_19 = icmp ugt i32 %out, 13

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="617" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.12:3  br i1 %tmp_19, label %14, label %._crit_edge.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_14 = getelementptr [128 x i32]* %dina_1, i64 0, i64 15

]]></node>
<StgValue><ssdm name="dina_1_addr_14"/></StgValue>
</operation>

<operation id="619" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_14 = load i32* %dina_1_addr_14, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_14"/></StgValue>
</operation>

<operation id="620" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_14 = getelementptr [128 x i32]* %dina_0, i64 0, i64 16

]]></node>
<StgValue><ssdm name="dina_0_addr_14"/></StgValue>
</operation>

<operation id="621" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_14 = load i32* %dina_0_addr_14, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_14"/></StgValue>
</operation>

<operation id="622" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_14 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 14

]]></node>
<StgValue><ssdm name="dinb_1_addr_14"/></StgValue>
</operation>

<operation id="623" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_14 = load i32* %dinb_1_addr_14, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_14"/></StgValue>
</operation>

<operation id="624" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_14 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 15

]]></node>
<StgValue><ssdm name="dinb_0_addr_14"/></StgValue>
</operation>

<operation id="625" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_14 = load i32* %dinb_0_addr_14, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_14"/></StgValue>
</operation>

<operation id="626" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.13:2  %tmp_20 = icmp ugt i32 %out, 14

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="627" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.13:3  br i1 %tmp_20, label %15, label %._crit_edge.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_15 = getelementptr [128 x i32]* %dina_1, i64 0, i64 16

]]></node>
<StgValue><ssdm name="dina_1_addr_15"/></StgValue>
</operation>

<operation id="629" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_15 = load i32* %dina_1_addr_15, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_15"/></StgValue>
</operation>

<operation id="630" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_15 = getelementptr [128 x i32]* %dina_0, i64 0, i64 17

]]></node>
<StgValue><ssdm name="dina_0_addr_15"/></StgValue>
</operation>

<operation id="631" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_15 = load i32* %dina_0_addr_15, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_15"/></StgValue>
</operation>

<operation id="632" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_15 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 15

]]></node>
<StgValue><ssdm name="dinb_1_addr_15"/></StgValue>
</operation>

<operation id="633" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_15 = load i32* %dinb_1_addr_15, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_15"/></StgValue>
</operation>

<operation id="634" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_15 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 16

]]></node>
<StgValue><ssdm name="dinb_0_addr_15"/></StgValue>
</operation>

<operation id="635" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_15 = load i32* %dinb_0_addr_15, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_15"/></StgValue>
</operation>

<operation id="636" st_id="10" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73665">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="637" st_id="10" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73698">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

]]></node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>

<operation id="638" st_id="10" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73730">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62

]]></node>
<StgValue><ssdm name="tmp_12_62"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="639" st_id="11" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="640" st_id="11" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="641" st_id="11" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="642" st_id="11" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="643" st_id="11" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73117">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="644" st_id="11" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73291">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="645" st_id="11" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73466">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="646" st_id="11" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73640">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="647" st_id="11" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72387">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="648" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_9_17 = bitcast i64 %a_union_9 to double

]]></node>
<StgValue><ssdm name="tmp_9_17"/></StgValue>
</operation>

<operation id="649" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72504">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_9 = bitcast i64 %b_elem_9 to double

]]></node>
<StgValue><ssdm name="tmp_11_9"/></StgValue>
</operation>

<operation id="650" st_id="11" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72473">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="651" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_s_18 = bitcast i64 %a_union_s to double

]]></node>
<StgValue><ssdm name="tmp_s_18"/></StgValue>
</operation>

<operation id="652" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72591">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_s = bitcast i64 %b_elem_s to double

]]></node>
<StgValue><ssdm name="tmp_11_s"/></StgValue>
</operation>

<operation id="653" st_id="11" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72560">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="654" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_10 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_12, i32 %dina_1_load_12)

]]></node>
<StgValue><ssdm name="tmpa_1_10"/></StgValue>
</operation>

<operation id="655" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_10 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_12, i32 %dinb_1_load_12)

]]></node>
<StgValue><ssdm name="tmpb_10"/></StgValue>
</operation>

<operation id="656" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_10 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_10)

]]></node>
<StgValue><ssdm name="a_union_10"/></StgValue>
</operation>

<operation id="657" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_10 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_10)

]]></node>
<StgValue><ssdm name="b_elem_10"/></StgValue>
</operation>

<operation id="658" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_11 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_13, i32 %dina_1_load_13)

]]></node>
<StgValue><ssdm name="tmpa_1_11"/></StgValue>
</operation>

<operation id="659" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_11 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_13, i32 %dinb_1_load_13)

]]></node>
<StgValue><ssdm name="tmpb_11"/></StgValue>
</operation>

<operation id="660" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_11 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_11)

]]></node>
<StgValue><ssdm name="a_union_11"/></StgValue>
</operation>

<operation id="661" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_11 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_11)

]]></node>
<StgValue><ssdm name="b_elem_11"/></StgValue>
</operation>

<operation id="662" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_14 = load i32* %dina_1_addr_14, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_14"/></StgValue>
</operation>

<operation id="663" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_14 = load i32* %dina_0_addr_14, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_14"/></StgValue>
</operation>

<operation id="664" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_14 = load i32* %dinb_1_addr_14, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_14"/></StgValue>
</operation>

<operation id="665" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_14 = load i32* %dinb_0_addr_14, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_14"/></StgValue>
</operation>

<operation id="666" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_15 = load i32* %dina_1_addr_15, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_15"/></StgValue>
</operation>

<operation id="667" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_15 = load i32* %dina_0_addr_15, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_15"/></StgValue>
</operation>

<operation id="668" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_15 = load i32* %dinb_1_addr_15, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_15"/></StgValue>
</operation>

<operation id="669" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_15 = load i32* %dinb_0_addr_15, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_15"/></StgValue>
</operation>

<operation id="670" st_id="11" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73666">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="671" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.15:2  %tmp_23 = icmp ugt i32 %out, 16

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="672" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.15:3  br i1 %tmp_23, label %17, label %._crit_edge.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="673" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_17 = getelementptr [128 x i32]* %dina_1, i64 0, i64 18

]]></node>
<StgValue><ssdm name="dina_1_addr_17"/></StgValue>
</operation>

<operation id="674" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_17 = load i32* %dina_1_addr_17, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_17"/></StgValue>
</operation>

<operation id="675" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_17 = getelementptr [128 x i32]* %dina_0, i64 0, i64 19

]]></node>
<StgValue><ssdm name="dina_0_addr_17"/></StgValue>
</operation>

<operation id="676" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_17 = load i32* %dina_0_addr_17, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_17"/></StgValue>
</operation>

<operation id="677" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_17 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 17

]]></node>
<StgValue><ssdm name="dinb_1_addr_17"/></StgValue>
</operation>

<operation id="678" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_17 = load i32* %dinb_1_addr_17, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_17"/></StgValue>
</operation>

<operation id="679" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_17 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 18

]]></node>
<StgValue><ssdm name="dinb_0_addr_17"/></StgValue>
</operation>

<operation id="680" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_17 = load i32* %dinb_0_addr_17, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_17"/></StgValue>
</operation>

<operation id="681" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.16:2  %tmp_24 = icmp ugt i32 %out, 17

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="682" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.16:3  br i1 %tmp_24, label %18, label %._crit_edge.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_18 = getelementptr [128 x i32]* %dina_1, i64 0, i64 19

]]></node>
<StgValue><ssdm name="dina_1_addr_18"/></StgValue>
</operation>

<operation id="684" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_18 = load i32* %dina_1_addr_18, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_18"/></StgValue>
</operation>

<operation id="685" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_18 = getelementptr [128 x i32]* %dina_0, i64 0, i64 20

]]></node>
<StgValue><ssdm name="dina_0_addr_18"/></StgValue>
</operation>

<operation id="686" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_18 = load i32* %dina_0_addr_18, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_18"/></StgValue>
</operation>

<operation id="687" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_18 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 18

]]></node>
<StgValue><ssdm name="dinb_1_addr_18"/></StgValue>
</operation>

<operation id="688" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_18 = load i32* %dinb_1_addr_18, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_18"/></StgValue>
</operation>

<operation id="689" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_18 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 19

]]></node>
<StgValue><ssdm name="dinb_0_addr_18"/></StgValue>
</operation>

<operation id="690" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_18 = load i32* %dinb_0_addr_18, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_18"/></StgValue>
</operation>

<operation id="691" st_id="11" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73699">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

]]></node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>

<operation id="692" st_id="11" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73731">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62

]]></node>
<StgValue><ssdm name="tmp_12_62"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="693" st_id="12" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="694" st_id="12" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="695" st_id="12" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="696" st_id="12" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="697" st_id="12" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73118">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="698" st_id="12" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73292">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="699" st_id="12" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73467">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="700" st_id="12" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73641">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="701" st_id="12" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72388">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="702" st_id="12" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72474">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="703" st_id="12" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72561">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="704" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_10_19 = bitcast i64 %a_union_10 to double

]]></node>
<StgValue><ssdm name="tmp_10_19"/></StgValue>
</operation>

<operation id="705" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72678">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_10 = bitcast i64 %b_elem_10 to double

]]></node>
<StgValue><ssdm name="tmp_11_10"/></StgValue>
</operation>

<operation id="706" st_id="12" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72647">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="707" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_11_20 = bitcast i64 %a_union_11 to double

]]></node>
<StgValue><ssdm name="tmp_11_20"/></StgValue>
</operation>

<operation id="708" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73188">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_11 = bitcast i64 %b_elem_11 to double

]]></node>
<StgValue><ssdm name="tmp_11_11"/></StgValue>
</operation>

<operation id="709" st_id="12" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73135">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="710" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_12 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_14, i32 %dina_1_load_14)

]]></node>
<StgValue><ssdm name="tmpa_1_12"/></StgValue>
</operation>

<operation id="711" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_12 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_14, i32 %dinb_1_load_14)

]]></node>
<StgValue><ssdm name="tmpb_12"/></StgValue>
</operation>

<operation id="712" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_12 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_12)

]]></node>
<StgValue><ssdm name="a_union_12"/></StgValue>
</operation>

<operation id="713" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_12 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_12)

]]></node>
<StgValue><ssdm name="b_elem_12"/></StgValue>
</operation>

<operation id="714" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_13 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_15, i32 %dina_1_load_15)

]]></node>
<StgValue><ssdm name="tmpa_1_13"/></StgValue>
</operation>

<operation id="715" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_13 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_15, i32 %dinb_1_load_15)

]]></node>
<StgValue><ssdm name="tmpb_13"/></StgValue>
</operation>

<operation id="716" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_13 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_13)

]]></node>
<StgValue><ssdm name="a_union_13"/></StgValue>
</operation>

<operation id="717" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_13 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_13)

]]></node>
<StgValue><ssdm name="b_elem_13"/></StgValue>
</operation>

<operation id="718" st_id="12" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73667">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="719" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_17 = load i32* %dina_1_addr_17, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_17"/></StgValue>
</operation>

<operation id="720" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_17 = load i32* %dina_0_addr_17, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_17"/></StgValue>
</operation>

<operation id="721" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="407" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_17 = load i32* %dinb_1_addr_17, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_17"/></StgValue>
</operation>

<operation id="722" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_17 = load i32* %dinb_0_addr_17, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_17"/></StgValue>
</operation>

<operation id="723" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_18 = load i32* %dina_1_addr_18, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_18"/></StgValue>
</operation>

<operation id="724" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_18 = load i32* %dina_0_addr_18, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_18"/></StgValue>
</operation>

<operation id="725" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_18 = load i32* %dinb_1_addr_18, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_18"/></StgValue>
</operation>

<operation id="726" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_18 = load i32* %dinb_0_addr_18, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_18"/></StgValue>
</operation>

<operation id="727" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="442" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.17:2  %tmp_25 = icmp ugt i32 %out, 18

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="728" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.17:3  br i1 %tmp_25, label %19, label %._crit_edge.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_19 = getelementptr [128 x i32]* %dina_1, i64 0, i64 20

]]></node>
<StgValue><ssdm name="dina_1_addr_19"/></StgValue>
</operation>

<operation id="730" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_19 = load i32* %dina_1_addr_19, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_19"/></StgValue>
</operation>

<operation id="731" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_19 = getelementptr [128 x i32]* %dina_0, i64 0, i64 21

]]></node>
<StgValue><ssdm name="dina_0_addr_19"/></StgValue>
</operation>

<operation id="732" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_19 = load i32* %dina_0_addr_19, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_19"/></StgValue>
</operation>

<operation id="733" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_19 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 19

]]></node>
<StgValue><ssdm name="dinb_1_addr_19"/></StgValue>
</operation>

<operation id="734" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_19 = load i32* %dinb_1_addr_19, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_19"/></StgValue>
</operation>

<operation id="735" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_19 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 20

]]></node>
<StgValue><ssdm name="dinb_0_addr_19"/></StgValue>
</operation>

<operation id="736" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_19 = load i32* %dinb_0_addr_19, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_19"/></StgValue>
</operation>

<operation id="737" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="464" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.18:2  %tmp_26 = icmp ugt i32 %out, 19

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="738" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.18:3  br i1 %tmp_26, label %20, label %._crit_edge.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_20 = getelementptr [128 x i32]* %dina_1, i64 0, i64 21

]]></node>
<StgValue><ssdm name="dina_1_addr_20"/></StgValue>
</operation>

<operation id="740" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_20 = load i32* %dina_1_addr_20, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_20"/></StgValue>
</operation>

<operation id="741" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_20 = getelementptr [128 x i32]* %dina_0, i64 0, i64 22

]]></node>
<StgValue><ssdm name="dina_0_addr_20"/></StgValue>
</operation>

<operation id="742" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_20 = load i32* %dina_0_addr_20, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_20"/></StgValue>
</operation>

<operation id="743" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_20 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 20

]]></node>
<StgValue><ssdm name="dinb_1_addr_20"/></StgValue>
</operation>

<operation id="744" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_20 = load i32* %dinb_1_addr_20, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_20"/></StgValue>
</operation>

<operation id="745" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="474" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_20 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 21

]]></node>
<StgValue><ssdm name="dinb_0_addr_20"/></StgValue>
</operation>

<operation id="746" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_20 = load i32* %dinb_0_addr_20, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_20"/></StgValue>
</operation>

<operation id="747" st_id="12" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73700">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

]]></node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>

<operation id="748" st_id="12" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73732">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62

]]></node>
<StgValue><ssdm name="tmp_12_62"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="749" st_id="13" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="750" st_id="13" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="751" st_id="13" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="752" st_id="13" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="753" st_id="13" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73119">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="754" st_id="13" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73293">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="755" st_id="13" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73468">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="756" st_id="13" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73642">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="757" st_id="13" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72389">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="758" st_id="13" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72475">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="759" st_id="13" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72562">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="760" st_id="13" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72648">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="761" st_id="13" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73136">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="762" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_12_21 = bitcast i64 %a_union_12 to double

]]></node>
<StgValue><ssdm name="tmp_12_21"/></StgValue>
</operation>

<operation id="763" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73363">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_12 = bitcast i64 %b_elem_12 to double

]]></node>
<StgValue><ssdm name="tmp_11_12"/></StgValue>
</operation>

<operation id="764" st_id="13" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73310">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="765" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_13_22 = bitcast i64 %a_union_13 to double

]]></node>
<StgValue><ssdm name="tmp_13_22"/></StgValue>
</operation>

<operation id="766" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73538">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_13 = bitcast i64 %b_elem_13 to double

]]></node>
<StgValue><ssdm name="tmp_11_13"/></StgValue>
</operation>

<operation id="767" st_id="13" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73485">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="768" st_id="13" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73668">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="769" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_15 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_17, i32 %dina_1_load_17)

]]></node>
<StgValue><ssdm name="tmpa_1_15"/></StgValue>
</operation>

<operation id="770" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="410" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_15 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_17, i32 %dinb_1_load_17)

]]></node>
<StgValue><ssdm name="tmpb_15"/></StgValue>
</operation>

<operation id="771" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_15 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_15)

]]></node>
<StgValue><ssdm name="a_union_15"/></StgValue>
</operation>

<operation id="772" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_15 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_15)

]]></node>
<StgValue><ssdm name="b_elem_15"/></StgValue>
</operation>

<operation id="773" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_16 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_18, i32 %dina_1_load_18)

]]></node>
<StgValue><ssdm name="tmpa_1_16"/></StgValue>
</operation>

<operation id="774" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_16 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_18, i32 %dinb_1_load_18)

]]></node>
<StgValue><ssdm name="tmpb_16"/></StgValue>
</operation>

<operation id="775" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_16 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_16)

]]></node>
<StgValue><ssdm name="a_union_16"/></StgValue>
</operation>

<operation id="776" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_16 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_16)

]]></node>
<StgValue><ssdm name="b_elem_16"/></StgValue>
</operation>

<operation id="777" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_19 = load i32* %dina_1_addr_19, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_19"/></StgValue>
</operation>

<operation id="778" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_19 = load i32* %dina_0_addr_19, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_19"/></StgValue>
</operation>

<operation id="779" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_19 = load i32* %dinb_1_addr_19, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_19"/></StgValue>
</operation>

<operation id="780" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_19 = load i32* %dinb_0_addr_19, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_19"/></StgValue>
</operation>

<operation id="781" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_20 = load i32* %dina_1_addr_20, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_20"/></StgValue>
</operation>

<operation id="782" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_20 = load i32* %dina_0_addr_20, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_20"/></StgValue>
</operation>

<operation id="783" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_20 = load i32* %dinb_1_addr_20, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_20"/></StgValue>
</operation>

<operation id="784" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_20 = load i32* %dinb_0_addr_20, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_20"/></StgValue>
</operation>

<operation id="785" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="486" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.19:2  %tmp_27 = icmp ugt i32 %out, 20

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="786" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.19:3  br i1 %tmp_27, label %21, label %._crit_edge.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_21 = getelementptr [128 x i32]* %dina_1, i64 0, i64 22

]]></node>
<StgValue><ssdm name="dina_1_addr_21"/></StgValue>
</operation>

<operation id="788" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_21 = load i32* %dina_1_addr_21, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_21"/></StgValue>
</operation>

<operation id="789" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_21 = getelementptr [128 x i32]* %dina_0, i64 0, i64 23

]]></node>
<StgValue><ssdm name="dina_0_addr_21"/></StgValue>
</operation>

<operation id="790" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_21 = load i32* %dina_0_addr_21, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_21"/></StgValue>
</operation>

<operation id="791" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_21 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 21

]]></node>
<StgValue><ssdm name="dinb_1_addr_21"/></StgValue>
</operation>

<operation id="792" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_21 = load i32* %dinb_1_addr_21, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_21"/></StgValue>
</operation>

<operation id="793" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_21 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 22

]]></node>
<StgValue><ssdm name="dinb_0_addr_21"/></StgValue>
</operation>

<operation id="794" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_21 = load i32* %dinb_0_addr_21, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_21"/></StgValue>
</operation>

<operation id="795" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.20:2  %tmp_28 = icmp ugt i32 %out, 21

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="796" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.20:3  br i1 %tmp_28, label %22, label %._crit_edge.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_22 = getelementptr [128 x i32]* %dina_1, i64 0, i64 23

]]></node>
<StgValue><ssdm name="dina_1_addr_22"/></StgValue>
</operation>

<operation id="798" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_22 = load i32* %dina_1_addr_22, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_22"/></StgValue>
</operation>

<operation id="799" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="513" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_22 = getelementptr [128 x i32]* %dina_0, i64 0, i64 24

]]></node>
<StgValue><ssdm name="dina_0_addr_22"/></StgValue>
</operation>

<operation id="800" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_22 = load i32* %dina_0_addr_22, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_22"/></StgValue>
</operation>

<operation id="801" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="516" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_22 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 22

]]></node>
<StgValue><ssdm name="dinb_1_addr_22"/></StgValue>
</operation>

<operation id="802" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_22 = load i32* %dinb_1_addr_22, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_22"/></StgValue>
</operation>

<operation id="803" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_22 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 23

]]></node>
<StgValue><ssdm name="dinb_0_addr_22"/></StgValue>
</operation>

<operation id="804" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_22 = load i32* %dinb_0_addr_22, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_22"/></StgValue>
</operation>

<operation id="805" st_id="13" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73701">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

]]></node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>

<operation id="806" st_id="13" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73733">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62

]]></node>
<StgValue><ssdm name="tmp_12_62"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="807" st_id="14" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="808" st_id="14" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="809" st_id="14" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="810" st_id="14" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="811" st_id="14" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73120">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="812" st_id="14" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73294">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="813" st_id="14" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73469">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="814" st_id="14" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73643">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="815" st_id="14" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72390">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="816" st_id="14" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72476">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="817" st_id="14" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72563">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="818" st_id="14" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72649">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="819" st_id="14" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73137">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="820" st_id="14" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73311">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="821" st_id="14" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73486">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="822" st_id="14" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73669">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_14 = fmul double %tmp_14_23, %tmp_11_14

]]></node>
<StgValue><ssdm name="tmp_12_14"/></StgValue>
</operation>

<operation id="823" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24633">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_15_24 = bitcast i64 %a_union_15 to double

]]></node>
<StgValue><ssdm name="tmp_15_24"/></StgValue>
</operation>

<operation id="825" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71697">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_15 = bitcast i64 %b_elem_15 to double

]]></node>
<StgValue><ssdm name="tmp_11_15"/></StgValue>
</operation>

<operation id="826" st_id="14" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71677">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

]]></node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>

<operation id="827" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_16_25 = bitcast i64 %a_union_16 to double

]]></node>
<StgValue><ssdm name="tmp_16_25"/></StgValue>
</operation>

<operation id="828" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71740">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_16 = bitcast i64 %b_elem_16 to double

]]></node>
<StgValue><ssdm name="tmp_11_16"/></StgValue>
</operation>

<operation id="829" st_id="14" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71720">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

]]></node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>

<operation id="830" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_17 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_19, i32 %dina_1_load_19)

]]></node>
<StgValue><ssdm name="tmpa_1_17"/></StgValue>
</operation>

<operation id="831" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_17 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_19, i32 %dinb_1_load_19)

]]></node>
<StgValue><ssdm name="tmpb_17"/></StgValue>
</operation>

<operation id="832" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_17 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_17)

]]></node>
<StgValue><ssdm name="a_union_17"/></StgValue>
</operation>

<operation id="833" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_17 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_17)

]]></node>
<StgValue><ssdm name="b_elem_17"/></StgValue>
</operation>

<operation id="834" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_18 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_20, i32 %dina_1_load_20)

]]></node>
<StgValue><ssdm name="tmpa_1_18"/></StgValue>
</operation>

<operation id="835" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_18 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_20, i32 %dinb_1_load_20)

]]></node>
<StgValue><ssdm name="tmpb_18"/></StgValue>
</operation>

<operation id="836" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_18 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_18)

]]></node>
<StgValue><ssdm name="a_union_18"/></StgValue>
</operation>

<operation id="837" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_18 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_18)

]]></node>
<StgValue><ssdm name="b_elem_18"/></StgValue>
</operation>

<operation id="838" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_21 = load i32* %dina_1_addr_21, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_21"/></StgValue>
</operation>

<operation id="839" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_21 = load i32* %dina_0_addr_21, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_21"/></StgValue>
</operation>

<operation id="840" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="495" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_21 = load i32* %dinb_1_addr_21, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_21"/></StgValue>
</operation>

<operation id="841" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_21 = load i32* %dinb_0_addr_21, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_21"/></StgValue>
</operation>

<operation id="842" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_22 = load i32* %dina_1_addr_22, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_22"/></StgValue>
</operation>

<operation id="843" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_22 = load i32* %dina_0_addr_22, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_22"/></StgValue>
</operation>

<operation id="844" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_22 = load i32* %dinb_1_addr_22, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_22"/></StgValue>
</operation>

<operation id="845" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="519" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_22 = load i32* %dinb_0_addr_22, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_22"/></StgValue>
</operation>

<operation id="846" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.21:2  %tmp_29 = icmp ugt i32 %out, 22

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="847" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.21:3  br i1 %tmp_29, label %23, label %._crit_edge.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_23 = getelementptr [128 x i32]* %dina_1, i64 0, i64 24

]]></node>
<StgValue><ssdm name="dina_1_addr_23"/></StgValue>
</operation>

<operation id="849" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_23 = load i32* %dina_1_addr_23, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_23"/></StgValue>
</operation>

<operation id="850" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_23 = getelementptr [128 x i32]* %dina_0, i64 0, i64 25

]]></node>
<StgValue><ssdm name="dina_0_addr_23"/></StgValue>
</operation>

<operation id="851" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_23 = load i32* %dina_0_addr_23, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_23"/></StgValue>
</operation>

<operation id="852" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_23 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 23

]]></node>
<StgValue><ssdm name="dinb_1_addr_23"/></StgValue>
</operation>

<operation id="853" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_23 = load i32* %dinb_1_addr_23, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_23"/></StgValue>
</operation>

<operation id="854" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="540" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_23 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 24

]]></node>
<StgValue><ssdm name="dinb_0_addr_23"/></StgValue>
</operation>

<operation id="855" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_23 = load i32* %dinb_0_addr_23, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_23"/></StgValue>
</operation>

<operation id="856" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.22:2  %tmp_30 = icmp ugt i32 %out, 23

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="857" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.22:3  br i1 %tmp_30, label %24, label %._crit_edge.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="555" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_24 = getelementptr [128 x i32]* %dina_1, i64 0, i64 25

]]></node>
<StgValue><ssdm name="dina_1_addr_24"/></StgValue>
</operation>

<operation id="859" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_24 = load i32* %dina_1_addr_24, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_24"/></StgValue>
</operation>

<operation id="860" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_24 = getelementptr [128 x i32]* %dina_0, i64 0, i64 26

]]></node>
<StgValue><ssdm name="dina_0_addr_24"/></StgValue>
</operation>

<operation id="861" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_24 = load i32* %dina_0_addr_24, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_24"/></StgValue>
</operation>

<operation id="862" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_24 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 24

]]></node>
<StgValue><ssdm name="dinb_1_addr_24"/></StgValue>
</operation>

<operation id="863" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_24 = load i32* %dinb_1_addr_24, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_24"/></StgValue>
</operation>

<operation id="864" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="562" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_24 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 25

]]></node>
<StgValue><ssdm name="dinb_0_addr_24"/></StgValue>
</operation>

<operation id="865" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_24 = load i32* %dinb_0_addr_24, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_24"/></StgValue>
</operation>

<operation id="866" st_id="14" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73702">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_30 = fmul double %tmp_30_41, %tmp_11_30

]]></node>
<StgValue><ssdm name="tmp_12_30"/></StgValue>
</operation>

<operation id="867" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24649">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="14" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73734">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62

]]></node>
<StgValue><ssdm name="tmp_12_62"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="869" st_id="15" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_7 = fmul double %tmp_s, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="870" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="15" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="872" st_id="15" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="873" st_id="15" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="874" st_id="15" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73121">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="875" st_id="15" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73295">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="876" st_id="15" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73470">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="877" st_id="15" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73644">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="878" st_id="15" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72391">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="879" st_id="15" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72477">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="880" st_id="15" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72564">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="881" st_id="15" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72650">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="882" st_id="15" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73138">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="883" st_id="15" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73312">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="884" st_id="15" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73487">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="885" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73627">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.15:1  %gep3175_loc = phi double [ %tmp_12_14, %16 ], [ undef, %._crit_edge.14 ]

]]></node>
<StgValue><ssdm name="gep3175_loc"/></StgValue>
</operation>

<operation id="886" st_id="15" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71678">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

]]></node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>

<operation id="887" st_id="15" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71721">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

]]></node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>

<operation id="888" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_17_26 = bitcast i64 %a_union_17 to double

]]></node>
<StgValue><ssdm name="tmp_17_26"/></StgValue>
</operation>

<operation id="889" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71783">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_17 = bitcast i64 %b_elem_17 to double

]]></node>
<StgValue><ssdm name="tmp_11_17"/></StgValue>
</operation>

<operation id="890" st_id="15" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71763">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

]]></node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>

<operation id="891" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_18_27 = bitcast i64 %a_union_18 to double

]]></node>
<StgValue><ssdm name="tmp_18_27"/></StgValue>
</operation>

<operation id="892" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71826">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_18 = bitcast i64 %b_elem_18 to double

]]></node>
<StgValue><ssdm name="tmp_11_18"/></StgValue>
</operation>

<operation id="893" st_id="15" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71806">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

]]></node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>

<operation id="894" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_19 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_21, i32 %dina_1_load_21)

]]></node>
<StgValue><ssdm name="tmpa_1_19"/></StgValue>
</operation>

<operation id="895" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_19 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_21, i32 %dinb_1_load_21)

]]></node>
<StgValue><ssdm name="tmpb_19"/></StgValue>
</operation>

<operation id="896" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_19 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_19)

]]></node>
<StgValue><ssdm name="a_union_19"/></StgValue>
</operation>

<operation id="897" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_19 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_19)

]]></node>
<StgValue><ssdm name="b_elem_19"/></StgValue>
</operation>

<operation id="898" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_20 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_22, i32 %dina_1_load_22)

]]></node>
<StgValue><ssdm name="tmpa_1_20"/></StgValue>
</operation>

<operation id="899" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_20 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_22, i32 %dinb_1_load_22)

]]></node>
<StgValue><ssdm name="tmpb_20"/></StgValue>
</operation>

<operation id="900" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_20 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_20)

]]></node>
<StgValue><ssdm name="a_union_20"/></StgValue>
</operation>

<operation id="901" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_20 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_20)

]]></node>
<StgValue><ssdm name="b_elem_20"/></StgValue>
</operation>

<operation id="902" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="534" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_23 = load i32* %dina_1_addr_23, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_23"/></StgValue>
</operation>

<operation id="903" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_23 = load i32* %dina_0_addr_23, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_23"/></StgValue>
</operation>

<operation id="904" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_23 = load i32* %dinb_1_addr_23, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_23"/></StgValue>
</operation>

<operation id="905" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_23 = load i32* %dinb_0_addr_23, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_23"/></StgValue>
</operation>

<operation id="906" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_24 = load i32* %dina_1_addr_24, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_24"/></StgValue>
</operation>

<operation id="907" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="558" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_24 = load i32* %dina_0_addr_24, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_24"/></StgValue>
</operation>

<operation id="908" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="561" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_24 = load i32* %dinb_1_addr_24, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_24"/></StgValue>
</operation>

<operation id="909" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="563" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_24 = load i32* %dinb_0_addr_24, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_24"/></StgValue>
</operation>

<operation id="910" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.23:2  %tmp_34 = icmp ugt i32 %out, 24

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="911" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.23:3  br i1 %tmp_34, label %25, label %._crit_edge.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="912" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_25 = getelementptr [128 x i32]* %dina_1, i64 0, i64 26

]]></node>
<StgValue><ssdm name="dina_1_addr_25"/></StgValue>
</operation>

<operation id="913" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_25 = load i32* %dina_1_addr_25, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_25"/></StgValue>
</operation>

<operation id="914" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="579" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_25 = getelementptr [128 x i32]* %dina_0, i64 0, i64 27

]]></node>
<StgValue><ssdm name="dina_0_addr_25"/></StgValue>
</operation>

<operation id="915" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_25 = load i32* %dina_0_addr_25, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_25"/></StgValue>
</operation>

<operation id="916" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="582" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_25 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 25

]]></node>
<StgValue><ssdm name="dinb_1_addr_25"/></StgValue>
</operation>

<operation id="917" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_25 = load i32* %dinb_1_addr_25, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_25"/></StgValue>
</operation>

<operation id="918" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_25 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 26

]]></node>
<StgValue><ssdm name="dinb_0_addr_25"/></StgValue>
</operation>

<operation id="919" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_25 = load i32* %dinb_0_addr_25, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_25"/></StgValue>
</operation>

<operation id="920" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.24:2  %tmp_35 = icmp ugt i32 %out, 25

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="921" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.24:3  br i1 %tmp_35, label %26, label %._crit_edge.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="599" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_26 = getelementptr [128 x i32]* %dina_1, i64 0, i64 27

]]></node>
<StgValue><ssdm name="dina_1_addr_26"/></StgValue>
</operation>

<operation id="923" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_26 = load i32* %dina_1_addr_26, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_26"/></StgValue>
</operation>

<operation id="924" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_26 = getelementptr [128 x i32]* %dina_0, i64 0, i64 28

]]></node>
<StgValue><ssdm name="dina_0_addr_26"/></StgValue>
</operation>

<operation id="925" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_26 = load i32* %dina_0_addr_26, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_26"/></StgValue>
</operation>

<operation id="926" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_26 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 26

]]></node>
<StgValue><ssdm name="dinb_1_addr_26"/></StgValue>
</operation>

<operation id="927" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_26 = load i32* %dinb_1_addr_26, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_26"/></StgValue>
</operation>

<operation id="928" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="606" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_26 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 27

]]></node>
<StgValue><ssdm name="dinb_0_addr_26"/></StgValue>
</operation>

<operation id="929" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_26 = load i32* %dinb_0_addr_26, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_26"/></StgValue>
</operation>

<operation id="930" st_id="15" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73735">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_62 = fmul double %tmp_62_70, %tmp_11_62

]]></node>
<StgValue><ssdm name="tmp_12_62"/></StgValue>
</operation>

<operation id="931" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24681">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="932" st_id="16" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_1 = fmul double %tmp_1_9, %tmp_11_1

]]></node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="933" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24619">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="16" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_2 = fmul double %tmp_2_10, %tmp_11_2

]]></node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="935" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24620">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="936" st_id="16" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="937" st_id="16" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73122">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="938" st_id="16" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73296">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="939" st_id="16" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73471">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="940" st_id="16" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73645">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="941" st_id="16" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72392">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="942" st_id="16" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72478">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="943" st_id="16" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72565">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="944" st_id="16" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72651">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="945" st_id="16" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73139">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="946" st_id="16" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73313">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="947" st_id="16" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73488">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="948" st_id="16" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71679">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

]]></node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>

<operation id="949" st_id="16" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71722">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

]]></node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>

<operation id="950" st_id="16" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71764">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

]]></node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>

<operation id="951" st_id="16" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71807">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

]]></node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>

<operation id="952" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_19_28 = bitcast i64 %a_union_19 to double

]]></node>
<StgValue><ssdm name="tmp_19_28"/></StgValue>
</operation>

<operation id="953" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73199">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_19 = bitcast i64 %b_elem_19 to double

]]></node>
<StgValue><ssdm name="tmp_11_19"/></StgValue>
</operation>

<operation id="954" st_id="16" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73146">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

]]></node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>

<operation id="955" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="522" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_20_29 = bitcast i64 %a_union_20 to double

]]></node>
<StgValue><ssdm name="tmp_20_29"/></StgValue>
</operation>

<operation id="956" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73374">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_20_30 = bitcast i64 %b_elem_20 to double

]]></node>
<StgValue><ssdm name="tmp_11_20_30"/></StgValue>
</operation>

<operation id="957" st_id="16" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73321">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

]]></node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>

<operation id="958" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="537" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_21 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_23, i32 %dina_1_load_23)

]]></node>
<StgValue><ssdm name="tmpa_1_21"/></StgValue>
</operation>

<operation id="959" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_21 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_23, i32 %dinb_1_load_23)

]]></node>
<StgValue><ssdm name="tmpb_21"/></StgValue>
</operation>

<operation id="960" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="543" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_21 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_21)

]]></node>
<StgValue><ssdm name="a_union_21"/></StgValue>
</operation>

<operation id="961" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="545" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_21 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_21)

]]></node>
<StgValue><ssdm name="b_elem_21"/></StgValue>
</operation>

<operation id="962" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_22 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_24, i32 %dina_1_load_24)

]]></node>
<StgValue><ssdm name="tmpa_1_22"/></StgValue>
</operation>

<operation id="963" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="564" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_22 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_24, i32 %dinb_1_load_24)

]]></node>
<StgValue><ssdm name="tmpb_22"/></StgValue>
</operation>

<operation id="964" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_22 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_22)

]]></node>
<StgValue><ssdm name="a_union_22"/></StgValue>
</operation>

<operation id="965" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="567" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_22 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_22)

]]></node>
<StgValue><ssdm name="b_elem_22"/></StgValue>
</operation>

<operation id="966" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_25 = load i32* %dina_1_addr_25, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_25"/></StgValue>
</operation>

<operation id="967" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_25 = load i32* %dina_0_addr_25, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_25"/></StgValue>
</operation>

<operation id="968" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_25 = load i32* %dinb_1_addr_25, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_25"/></StgValue>
</operation>

<operation id="969" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="585" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_25 = load i32* %dinb_0_addr_25, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_25"/></StgValue>
</operation>

<operation id="970" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="600" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_26 = load i32* %dina_1_addr_26, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_26"/></StgValue>
</operation>

<operation id="971" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_26 = load i32* %dina_0_addr_26, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_26"/></StgValue>
</operation>

<operation id="972" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_26 = load i32* %dinb_1_addr_26, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_26"/></StgValue>
</operation>

<operation id="973" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_26 = load i32* %dinb_0_addr_26, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_26"/></StgValue>
</operation>

<operation id="974" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.25:2  %tmp_36 = icmp ugt i32 %out, 26

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="975" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.25:3  br i1 %tmp_36, label %27, label %._crit_edge.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="621" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_27 = getelementptr [128 x i32]* %dina_1, i64 0, i64 28

]]></node>
<StgValue><ssdm name="dina_1_addr_27"/></StgValue>
</operation>

<operation id="977" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_27 = load i32* %dina_1_addr_27, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_27"/></StgValue>
</operation>

<operation id="978" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_27 = getelementptr [128 x i32]* %dina_0, i64 0, i64 29

]]></node>
<StgValue><ssdm name="dina_0_addr_27"/></StgValue>
</operation>

<operation id="979" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_27 = load i32* %dina_0_addr_27, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_27"/></StgValue>
</operation>

<operation id="980" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_27 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 27

]]></node>
<StgValue><ssdm name="dinb_1_addr_27"/></StgValue>
</operation>

<operation id="981" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_27 = load i32* %dinb_1_addr_27, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_27"/></StgValue>
</operation>

<operation id="982" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_27 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 28

]]></node>
<StgValue><ssdm name="dinb_0_addr_27"/></StgValue>
</operation>

<operation id="983" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_27 = load i32* %dinb_0_addr_27, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_27"/></StgValue>
</operation>

<operation id="984" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.26:2  %tmp_37 = icmp ugt i32 %out, 27

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="985" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.26:3  br i1 %tmp_37, label %28, label %._crit_edge.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_28 = getelementptr [128 x i32]* %dina_1, i64 0, i64 29

]]></node>
<StgValue><ssdm name="dina_1_addr_28"/></StgValue>
</operation>

<operation id="987" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_28 = load i32* %dina_1_addr_28, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_28"/></StgValue>
</operation>

<operation id="988" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="645" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_28 = getelementptr [128 x i32]* %dina_0, i64 0, i64 30

]]></node>
<StgValue><ssdm name="dina_0_addr_28"/></StgValue>
</operation>

<operation id="989" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_28 = load i32* %dina_0_addr_28, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_28"/></StgValue>
</operation>

<operation id="990" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="648" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_28 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 28

]]></node>
<StgValue><ssdm name="dinb_1_addr_28"/></StgValue>
</operation>

<operation id="991" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_28 = load i32* %dinb_1_addr_28, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_28"/></StgValue>
</operation>

<operation id="992" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_28 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 29

]]></node>
<StgValue><ssdm name="dinb_0_addr_28"/></StgValue>
</operation>

<operation id="993" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_28 = load i32* %dinb_0_addr_28, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_28"/></StgValue>
</operation>

<operation id="994" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73658">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.31:1  %gep3127_loc = phi double [ %tmp_12_30, %32 ], [ undef, %._crit_edge.30 ]

]]></node>
<StgValue><ssdm name="gep3127_loc"/></StgValue>
</operation>

<operation id="995" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73692">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1457" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.63:1  %elem_mult_load_1_30 = phi double [ %tmp_12_62, %64 ], [ undef, %._crit_edge.62 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_30"/></StgValue>
</operation>

<operation id="996" st_id="16" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73649">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30

]]></node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>

<operation id="997" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.124_ifconv:126  br i1 %tmp1, label %._crit_edge25.0, label %126

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="998" st_id="17" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_3 = fmul double %tmp_3_11, %tmp_11_3

]]></node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="999" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24621">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1000" st_id="17" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73123">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_4 = fmul double %tmp_4_12, %tmp_11_4

]]></node>
<StgValue><ssdm name="tmp_12_4"/></StgValue>
</operation>

<operation id="1001" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24622">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="17" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73297">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="1003" st_id="17" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73472">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="1004" st_id="17" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73646">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="1005" st_id="17" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72393">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1006" st_id="17" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72479">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1007" st_id="17" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72566">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="1008" st_id="17" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72652">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="1009" st_id="17" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73140">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="1010" st_id="17" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73314">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1011" st_id="17" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73489">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1012" st_id="17" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71680">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

]]></node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>

<operation id="1013" st_id="17" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71723">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

]]></node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>

<operation id="1014" st_id="17" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71765">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

]]></node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>

<operation id="1015" st_id="17" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71808">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

]]></node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>

<operation id="1016" st_id="17" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73147">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

]]></node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>

<operation id="1017" st_id="17" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73322">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

]]></node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>

<operation id="1018" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="544" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_21_31 = bitcast i64 %a_union_21 to double

]]></node>
<StgValue><ssdm name="tmp_21_31"/></StgValue>
</operation>

<operation id="1019" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73549">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="546" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_21 = bitcast i64 %b_elem_21 to double

]]></node>
<StgValue><ssdm name="tmp_11_21"/></StgValue>
</operation>

<operation id="1020" st_id="17" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73496">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

]]></node>
<StgValue><ssdm name="tmp_12_21_32"/></StgValue>
</operation>

<operation id="1021" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_22_33 = bitcast i64 %a_union_22 to double

]]></node>
<StgValue><ssdm name="tmp_22_33"/></StgValue>
</operation>

<operation id="1022" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73724">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_22 = bitcast i64 %b_elem_22 to double

]]></node>
<StgValue><ssdm name="tmp_11_22"/></StgValue>
</operation>

<operation id="1023" st_id="17" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73671">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

]]></node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>

<operation id="1024" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="581" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_23 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_25, i32 %dina_1_load_25)

]]></node>
<StgValue><ssdm name="tmpa_1_23"/></StgValue>
</operation>

<operation id="1025" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_23 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_25, i32 %dinb_1_load_25)

]]></node>
<StgValue><ssdm name="tmpb_23"/></StgValue>
</operation>

<operation id="1026" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_23 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_23)

]]></node>
<StgValue><ssdm name="a_union_23"/></StgValue>
</operation>

<operation id="1027" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_23 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_23)

]]></node>
<StgValue><ssdm name="b_elem_23"/></StgValue>
</operation>

<operation id="1028" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="603" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_24 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_26, i32 %dina_1_load_26)

]]></node>
<StgValue><ssdm name="tmpa_1_24"/></StgValue>
</operation>

<operation id="1029" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_24 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_26, i32 %dinb_1_load_26)

]]></node>
<StgValue><ssdm name="tmpb_24"/></StgValue>
</operation>

<operation id="1030" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_24 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_24)

]]></node>
<StgValue><ssdm name="a_union_24"/></StgValue>
</operation>

<operation id="1031" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_24 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_24)

]]></node>
<StgValue><ssdm name="b_elem_24"/></StgValue>
</operation>

<operation id="1032" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_27 = load i32* %dina_1_addr_27, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_27"/></StgValue>
</operation>

<operation id="1033" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="624" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_27 = load i32* %dina_0_addr_27, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_27"/></StgValue>
</operation>

<operation id="1034" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="627" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_27 = load i32* %dinb_1_addr_27, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_27"/></StgValue>
</operation>

<operation id="1035" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_27 = load i32* %dinb_0_addr_27, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_27"/></StgValue>
</operation>

<operation id="1036" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_28 = load i32* %dina_1_addr_28, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_28"/></StgValue>
</operation>

<operation id="1037" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_28 = load i32* %dina_0_addr_28, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_28"/></StgValue>
</operation>

<operation id="1038" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_28 = load i32* %dinb_1_addr_28, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_28"/></StgValue>
</operation>

<operation id="1039" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="651" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_28 = load i32* %dinb_0_addr_28, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_28"/></StgValue>
</operation>

<operation id="1040" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.27:2  %tmp_38 = icmp ugt i32 %out, 28

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1041" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.27:3  br i1 %tmp_38, label %29, label %._crit_edge.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_29 = getelementptr [128 x i32]* %dina_1, i64 0, i64 30

]]></node>
<StgValue><ssdm name="dina_1_addr_29"/></StgValue>
</operation>

<operation id="1043" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_29 = load i32* %dina_1_addr_29, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_29"/></StgValue>
</operation>

<operation id="1044" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_29 = getelementptr [128 x i32]* %dina_0, i64 0, i64 31

]]></node>
<StgValue><ssdm name="dina_0_addr_29"/></StgValue>
</operation>

<operation id="1045" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_29 = load i32* %dina_0_addr_29, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_29"/></StgValue>
</operation>

<operation id="1046" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="670" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_29 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 29

]]></node>
<StgValue><ssdm name="dinb_1_addr_29"/></StgValue>
</operation>

<operation id="1047" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_29 = load i32* %dinb_1_addr_29, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_29"/></StgValue>
</operation>

<operation id="1048" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="672" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_29 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 30

]]></node>
<StgValue><ssdm name="dinb_0_addr_29"/></StgValue>
</operation>

<operation id="1049" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_29 = load i32* %dinb_0_addr_29, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_29"/></StgValue>
</operation>

<operation id="1050" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.28:2  %tmp_39 = icmp ugt i32 %out, 29

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1051" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.28:3  br i1 %tmp_39, label %30, label %._crit_edge.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1052" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="687" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_30 = getelementptr [128 x i32]* %dina_1, i64 0, i64 31

]]></node>
<StgValue><ssdm name="dina_1_addr_30"/></StgValue>
</operation>

<operation id="1053" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_30 = load i32* %dina_1_addr_30, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_30"/></StgValue>
</operation>

<operation id="1054" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="689" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_30 = getelementptr [128 x i32]* %dina_0, i64 0, i64 32

]]></node>
<StgValue><ssdm name="dina_0_addr_30"/></StgValue>
</operation>

<operation id="1055" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_30 = load i32* %dina_0_addr_30, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_30"/></StgValue>
</operation>

<operation id="1056" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_30 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 30

]]></node>
<StgValue><ssdm name="dinb_1_addr_30"/></StgValue>
</operation>

<operation id="1057" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_30 = load i32* %dinb_1_addr_30, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_30"/></StgValue>
</operation>

<operation id="1058" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_30 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 31

]]></node>
<StgValue><ssdm name="dinb_0_addr_30"/></StgValue>
</operation>

<operation id="1059" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_30 = load i32* %dinb_0_addr_30, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_30"/></StgValue>
</operation>

<operation id="1060" st_id="17" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73650">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30

]]></node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1061" st_id="18" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73298">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_5 = fmul double %tmp_5_13, %tmp_11_5

]]></node>
<StgValue><ssdm name="tmp_12_5"/></StgValue>
</operation>

<operation id="1062" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24623">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="18" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73473">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_6 = fmul double %tmp_6_14, %tmp_11_6

]]></node>
<StgValue><ssdm name="tmp_12_6"/></StgValue>
</operation>

<operation id="1064" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24624">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="18" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73647">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="1066" st_id="18" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72394">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1067" st_id="18" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72480">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1068" st_id="18" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72567">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="1069" st_id="18" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72653">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="1070" st_id="18" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73141">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="1071" st_id="18" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73315">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1072" st_id="18" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73490">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1073" st_id="18" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71681">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

]]></node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>

<operation id="1074" st_id="18" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71724">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

]]></node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>

<operation id="1075" st_id="18" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71766">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

]]></node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>

<operation id="1076" st_id="18" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71809">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

]]></node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>

<operation id="1077" st_id="18" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73148">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

]]></node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>

<operation id="1078" st_id="18" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73323">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

]]></node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>

<operation id="1079" st_id="18" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73497">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

]]></node>
<StgValue><ssdm name="tmp_12_21_32"/></StgValue>
</operation>

<operation id="1080" st_id="18" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73672">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

]]></node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>

<operation id="1081" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="588" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_23_34 = bitcast i64 %a_union_23 to double

]]></node>
<StgValue><ssdm name="tmp_23_34"/></StgValue>
</operation>

<operation id="1082" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72428">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_23 = bitcast i64 %b_elem_23 to double

]]></node>
<StgValue><ssdm name="tmp_11_23"/></StgValue>
</operation>

<operation id="1083" st_id="18" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72397">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

]]></node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>

<operation id="1084" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_24_35 = bitcast i64 %a_union_24 to double

]]></node>
<StgValue><ssdm name="tmp_24_35"/></StgValue>
</operation>

<operation id="1085" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72515">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="612" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_24 = bitcast i64 %b_elem_24 to double

]]></node>
<StgValue><ssdm name="tmp_11_24"/></StgValue>
</operation>

<operation id="1086" st_id="18" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72484">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

]]></node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>

<operation id="1087" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_25 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_27, i32 %dina_1_load_27)

]]></node>
<StgValue><ssdm name="tmpa_1_25"/></StgValue>
</operation>

<operation id="1088" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="630" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_25 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_27, i32 %dinb_1_load_27)

]]></node>
<StgValue><ssdm name="tmpb_25"/></StgValue>
</operation>

<operation id="1089" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_25 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_25)

]]></node>
<StgValue><ssdm name="a_union_25"/></StgValue>
</operation>

<operation id="1090" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_25 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_25)

]]></node>
<StgValue><ssdm name="b_elem_25"/></StgValue>
</operation>

<operation id="1091" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_26 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_28, i32 %dina_1_load_28)

]]></node>
<StgValue><ssdm name="tmpa_1_26"/></StgValue>
</operation>

<operation id="1092" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="652" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_26 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_28, i32 %dinb_1_load_28)

]]></node>
<StgValue><ssdm name="tmpb_26"/></StgValue>
</operation>

<operation id="1093" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_26 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_26)

]]></node>
<StgValue><ssdm name="a_union_26"/></StgValue>
</operation>

<operation id="1094" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_26 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_26)

]]></node>
<StgValue><ssdm name="b_elem_26"/></StgValue>
</operation>

<operation id="1095" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="666" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_29 = load i32* %dina_1_addr_29, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_29"/></StgValue>
</operation>

<operation id="1096" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_29 = load i32* %dina_0_addr_29, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_29"/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="671" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_29 = load i32* %dinb_1_addr_29, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_29"/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_29 = load i32* %dinb_0_addr_29, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_29"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_30 = load i32* %dina_1_addr_30, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_30"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="690" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_30 = load i32* %dina_0_addr_30, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_30"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="693" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_30 = load i32* %dinb_1_addr_30, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_30"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_30 = load i32* %dinb_0_addr_30, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_30"/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.29:2  %tmp_40 = icmp ugt i32 %out, 30

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.29:3  br i1 %tmp_40, label %31, label %._crit_edge.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_31 = getelementptr [128 x i32]* %dina_1, i64 0, i64 32

]]></node>
<StgValue><ssdm name="dina_1_addr_31"/></StgValue>
</operation>

<operation id="1106" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_31 = load i32* %dina_1_addr_31, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_31"/></StgValue>
</operation>

<operation id="1107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="711" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_31 = getelementptr [128 x i32]* %dina_0, i64 0, i64 33

]]></node>
<StgValue><ssdm name="dina_0_addr_31"/></StgValue>
</operation>

<operation id="1108" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_31 = load i32* %dina_0_addr_31, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_31"/></StgValue>
</operation>

<operation id="1109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="714" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_31 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 31

]]></node>
<StgValue><ssdm name="dinb_1_addr_31"/></StgValue>
</operation>

<operation id="1110" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_31 = load i32* %dinb_1_addr_31, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_31"/></StgValue>
</operation>

<operation id="1111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_31 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 32

]]></node>
<StgValue><ssdm name="dinb_0_addr_31"/></StgValue>
</operation>

<operation id="1112" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_31 = load i32* %dinb_0_addr_31, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_31"/></StgValue>
</operation>

<operation id="1113" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.31:2  %tmp_42 = icmp ugt i32 %out, 32

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.31:3  br i1 %tmp_42, label %33, label %._crit_edge.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_33 = getelementptr [128 x i32]* %dina_1, i64 0, i64 34

]]></node>
<StgValue><ssdm name="dina_1_addr_33"/></StgValue>
</operation>

<operation id="1116" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_33 = load i32* %dina_1_addr_33, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_33"/></StgValue>
</operation>

<operation id="1117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_33 = getelementptr [128 x i32]* %dina_0, i64 0, i64 35

]]></node>
<StgValue><ssdm name="dina_0_addr_33"/></StgValue>
</operation>

<operation id="1118" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_33 = load i32* %dina_0_addr_33, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_33"/></StgValue>
</operation>

<operation id="1119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_33 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 33

]]></node>
<StgValue><ssdm name="dinb_1_addr_33"/></StgValue>
</operation>

<operation id="1120" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_33 = load i32* %dinb_1_addr_33, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_33"/></StgValue>
</operation>

<operation id="1121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_33 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 34

]]></node>
<StgValue><ssdm name="dinb_0_addr_33"/></StgValue>
</operation>

<operation id="1122" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_33 = load i32* %dinb_0_addr_33, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_33"/></StgValue>
</operation>

<operation id="1123" st_id="18" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73651">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30

]]></node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1124" st_id="19" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73648">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_7 = fmul double %tmp_7_15, %tmp_11_7

]]></node>
<StgValue><ssdm name="tmp_12_7"/></StgValue>
</operation>

<operation id="1125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1126" st_id="19" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72395">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_8 = fmul double %tmp_8_16, %tmp_11_8

]]></node>
<StgValue><ssdm name="tmp_12_8"/></StgValue>
</operation>

<operation id="1127" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24626">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1128" st_id="19" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72481">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1129" st_id="19" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72568">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="1130" st_id="19" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72654">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="1131" st_id="19" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73142">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="1132" st_id="19" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73316">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1133" st_id="19" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73491">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1134" st_id="19" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71682">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

]]></node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>

<operation id="1135" st_id="19" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71725">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

]]></node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>

<operation id="1136" st_id="19" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71767">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

]]></node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>

<operation id="1137" st_id="19" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71810">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

]]></node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>

<operation id="1138" st_id="19" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73149">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

]]></node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>

<operation id="1139" st_id="19" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73324">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

]]></node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>

<operation id="1140" st_id="19" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73498">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

]]></node>
<StgValue><ssdm name="tmp_12_21_32"/></StgValue>
</operation>

<operation id="1141" st_id="19" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73673">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

]]></node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>

<operation id="1142" st_id="19" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72398">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

]]></node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>

<operation id="1143" st_id="19" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72485">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

]]></node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>

<operation id="1144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_25_36 = bitcast i64 %a_union_25 to double

]]></node>
<StgValue><ssdm name="tmp_25_36"/></StgValue>
</operation>

<operation id="1145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72602">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="634" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_25 = bitcast i64 %b_elem_25 to double

]]></node>
<StgValue><ssdm name="tmp_11_25"/></StgValue>
</operation>

<operation id="1146" st_id="19" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72571">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

]]></node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>

<operation id="1147" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="654" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_26_37 = bitcast i64 %a_union_26 to double

]]></node>
<StgValue><ssdm name="tmp_26_37"/></StgValue>
</operation>

<operation id="1148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72689">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_26 = bitcast i64 %b_elem_26 to double

]]></node>
<StgValue><ssdm name="tmp_11_26"/></StgValue>
</operation>

<operation id="1149" st_id="19" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72658">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

]]></node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>

<operation id="1150" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="669" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_27 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_29, i32 %dina_1_load_29)

]]></node>
<StgValue><ssdm name="tmpa_1_27"/></StgValue>
</operation>

<operation id="1151" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_27 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_29, i32 %dinb_1_load_29)

]]></node>
<StgValue><ssdm name="tmpb_27"/></StgValue>
</operation>

<operation id="1152" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_27 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_27)

]]></node>
<StgValue><ssdm name="a_union_27"/></StgValue>
</operation>

<operation id="1153" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_27 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_27)

]]></node>
<StgValue><ssdm name="b_elem_27"/></StgValue>
</operation>

<operation id="1154" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_28 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_30, i32 %dina_1_load_30)

]]></node>
<StgValue><ssdm name="tmpa_1_28"/></StgValue>
</operation>

<operation id="1155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="696" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_28 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_30, i32 %dinb_1_load_30)

]]></node>
<StgValue><ssdm name="tmpb_28"/></StgValue>
</operation>

<operation id="1156" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_28 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_28)

]]></node>
<StgValue><ssdm name="a_union_28"/></StgValue>
</operation>

<operation id="1157" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="699" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_28 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_28)

]]></node>
<StgValue><ssdm name="b_elem_28"/></StgValue>
</operation>

<operation id="1158" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_31 = load i32* %dina_1_addr_31, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_31"/></StgValue>
</operation>

<operation id="1159" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_31 = load i32* %dina_0_addr_31, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_31"/></StgValue>
</operation>

<operation id="1160" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_31 = load i32* %dinb_1_addr_31, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_31"/></StgValue>
</operation>

<operation id="1161" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="717" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_31 = load i32* %dinb_0_addr_31, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_31"/></StgValue>
</operation>

<operation id="1162" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_33 = load i32* %dina_1_addr_33, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_33"/></StgValue>
</operation>

<operation id="1163" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_33 = load i32* %dina_0_addr_33, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_33"/></StgValue>
</operation>

<operation id="1164" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_33 = load i32* %dinb_1_addr_33, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_33"/></StgValue>
</operation>

<operation id="1165" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_33 = load i32* %dinb_0_addr_33, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_33"/></StgValue>
</operation>

<operation id="1166" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.32:2  %tmp_43 = icmp ugt i32 %out, 33

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.32:3  br i1 %tmp_43, label %34, label %._crit_edge.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_34 = getelementptr [128 x i32]* %dina_1, i64 0, i64 35

]]></node>
<StgValue><ssdm name="dina_1_addr_34"/></StgValue>
</operation>

<operation id="1169" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_34 = load i32* %dina_1_addr_34, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_34"/></StgValue>
</operation>

<operation id="1170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_34 = getelementptr [128 x i32]* %dina_0, i64 0, i64 36

]]></node>
<StgValue><ssdm name="dina_0_addr_34"/></StgValue>
</operation>

<operation id="1171" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_34 = load i32* %dina_0_addr_34, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_34"/></StgValue>
</operation>

<operation id="1172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_34 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 34

]]></node>
<StgValue><ssdm name="dinb_1_addr_34"/></StgValue>
</operation>

<operation id="1173" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_34 = load i32* %dinb_1_addr_34, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_34"/></StgValue>
</operation>

<operation id="1174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_34 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 35

]]></node>
<StgValue><ssdm name="dinb_0_addr_34"/></StgValue>
</operation>

<operation id="1175" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_34 = load i32* %dinb_0_addr_34, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_34"/></StgValue>
</operation>

<operation id="1176" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.33:2  %tmp_44 = icmp ugt i32 %out, 34

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.33:3  br i1 %tmp_44, label %35, label %._crit_edge.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_35 = getelementptr [128 x i32]* %dina_1, i64 0, i64 36

]]></node>
<StgValue><ssdm name="dina_1_addr_35"/></StgValue>
</operation>

<operation id="1179" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_35 = load i32* %dina_1_addr_35, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_35"/></StgValue>
</operation>

<operation id="1180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_35 = getelementptr [128 x i32]* %dina_0, i64 0, i64 37

]]></node>
<StgValue><ssdm name="dina_0_addr_35"/></StgValue>
</operation>

<operation id="1181" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_35 = load i32* %dina_0_addr_35, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_35"/></StgValue>
</operation>

<operation id="1182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_35 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 35

]]></node>
<StgValue><ssdm name="dinb_1_addr_35"/></StgValue>
</operation>

<operation id="1183" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_35 = load i32* %dinb_1_addr_35, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_35"/></StgValue>
</operation>

<operation id="1184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_35 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 36

]]></node>
<StgValue><ssdm name="dinb_0_addr_35"/></StgValue>
</operation>

<operation id="1185" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_35 = load i32* %dinb_0_addr_35, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_35"/></StgValue>
</operation>

<operation id="1186" st_id="19" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73652">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30

]]></node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1187" st_id="20" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72482">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_9 = fmul double %tmp_9_17, %tmp_11_9

]]></node>
<StgValue><ssdm name="tmp_12_9"/></StgValue>
</operation>

<operation id="1188" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24627">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1189" st_id="20" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72569">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_s = fmul double %tmp_s_18, %tmp_11_s

]]></node>
<StgValue><ssdm name="tmp_12_s"/></StgValue>
</operation>

<operation id="1190" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24628">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1191" st_id="20" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72655">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="1192" st_id="20" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="1193" st_id="20" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73317">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1194" st_id="20" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73492">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1195" st_id="20" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71683">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

]]></node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>

<operation id="1196" st_id="20" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71726">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

]]></node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>

<operation id="1197" st_id="20" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71768">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

]]></node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>

<operation id="1198" st_id="20" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71811">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

]]></node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>

<operation id="1199" st_id="20" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73150">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

]]></node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>

<operation id="1200" st_id="20" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73325">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

]]></node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>

<operation id="1201" st_id="20" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73499">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

]]></node>
<StgValue><ssdm name="tmp_12_21_32"/></StgValue>
</operation>

<operation id="1202" st_id="20" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73674">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

]]></node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>

<operation id="1203" st_id="20" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72399">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

]]></node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>

<operation id="1204" st_id="20" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72486">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

]]></node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>

<operation id="1205" st_id="20" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72572">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

]]></node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>

<operation id="1206" st_id="20" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72659">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

]]></node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>

<operation id="1207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_27_38 = bitcast i64 %a_union_27 to double

]]></node>
<StgValue><ssdm name="tmp_27_38"/></StgValue>
</operation>

<operation id="1208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73211">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="678" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_27 = bitcast i64 %b_elem_27 to double

]]></node>
<StgValue><ssdm name="tmp_11_27"/></StgValue>
</operation>

<operation id="1209" st_id="20" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73168">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

]]></node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>

<operation id="1210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_28_39 = bitcast i64 %a_union_28 to double

]]></node>
<StgValue><ssdm name="tmp_28_39"/></StgValue>
</operation>

<operation id="1211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73386">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_28 = bitcast i64 %b_elem_28 to double

]]></node>
<StgValue><ssdm name="tmp_11_28"/></StgValue>
</operation>

<operation id="1212" st_id="20" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73343">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

]]></node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>

<operation id="1213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_29 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_31, i32 %dina_1_load_31)

]]></node>
<StgValue><ssdm name="tmpa_1_29"/></StgValue>
</operation>

<operation id="1214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_29 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_31, i32 %dinb_1_load_31)

]]></node>
<StgValue><ssdm name="tmpb_29"/></StgValue>
</operation>

<operation id="1215" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_29 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_29)

]]></node>
<StgValue><ssdm name="a_union_29"/></StgValue>
</operation>

<operation id="1216" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_29 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_29)

]]></node>
<StgValue><ssdm name="b_elem_29"/></StgValue>
</operation>

<operation id="1217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_31 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_33, i32 %dina_1_load_33)

]]></node>
<StgValue><ssdm name="tmpa_1_31"/></StgValue>
</operation>

<operation id="1218" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_31 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_33, i32 %dinb_1_load_33)

]]></node>
<StgValue><ssdm name="tmpb_31"/></StgValue>
</operation>

<operation id="1219" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_31 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_31)

]]></node>
<StgValue><ssdm name="a_union_31"/></StgValue>
</operation>

<operation id="1220" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_31 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_31)

]]></node>
<StgValue><ssdm name="b_elem_31"/></StgValue>
</operation>

<operation id="1221" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_34 = load i32* %dina_1_addr_34, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_34"/></StgValue>
</operation>

<operation id="1222" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_34 = load i32* %dina_0_addr_34, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_34"/></StgValue>
</operation>

<operation id="1223" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_34 = load i32* %dinb_1_addr_34, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_34"/></StgValue>
</operation>

<operation id="1224" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_34 = load i32* %dinb_0_addr_34, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_34"/></StgValue>
</operation>

<operation id="1225" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_35 = load i32* %dina_1_addr_35, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_35"/></StgValue>
</operation>

<operation id="1226" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_35 = load i32* %dina_0_addr_35, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_35"/></StgValue>
</operation>

<operation id="1227" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_35 = load i32* %dinb_1_addr_35, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_35"/></StgValue>
</operation>

<operation id="1228" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_35 = load i32* %dinb_0_addr_35, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_35"/></StgValue>
</operation>

<operation id="1229" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.34:2  %tmp_45 = icmp ugt i32 %out, 35

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1230" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.34:3  br i1 %tmp_45, label %36, label %._crit_edge.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1231" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_36 = getelementptr [128 x i32]* %dina_1, i64 0, i64 37

]]></node>
<StgValue><ssdm name="dina_1_addr_36"/></StgValue>
</operation>

<operation id="1232" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_36 = load i32* %dina_1_addr_36, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_36"/></StgValue>
</operation>

<operation id="1233" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_36 = getelementptr [128 x i32]* %dina_0, i64 0, i64 38

]]></node>
<StgValue><ssdm name="dina_0_addr_36"/></StgValue>
</operation>

<operation id="1234" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_36 = load i32* %dina_0_addr_36, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_36"/></StgValue>
</operation>

<operation id="1235" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_36 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 36

]]></node>
<StgValue><ssdm name="dinb_1_addr_36"/></StgValue>
</operation>

<operation id="1236" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_36 = load i32* %dinb_1_addr_36, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_36"/></StgValue>
</operation>

<operation id="1237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_36 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 37

]]></node>
<StgValue><ssdm name="dinb_0_addr_36"/></StgValue>
</operation>

<operation id="1238" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_36 = load i32* %dinb_0_addr_36, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_36"/></StgValue>
</operation>

<operation id="1239" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.35:2  %tmp_46 = icmp ugt i32 %out, 36

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.35:3  br i1 %tmp_46, label %37, label %._crit_edge.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_37 = getelementptr [128 x i32]* %dina_1, i64 0, i64 38

]]></node>
<StgValue><ssdm name="dina_1_addr_37"/></StgValue>
</operation>

<operation id="1242" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_37 = load i32* %dina_1_addr_37, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_37"/></StgValue>
</operation>

<operation id="1243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_37 = getelementptr [128 x i32]* %dina_0, i64 0, i64 39

]]></node>
<StgValue><ssdm name="dina_0_addr_37"/></StgValue>
</operation>

<operation id="1244" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_37 = load i32* %dina_0_addr_37, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_37"/></StgValue>
</operation>

<operation id="1245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_37 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 37

]]></node>
<StgValue><ssdm name="dinb_1_addr_37"/></StgValue>
</operation>

<operation id="1246" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_37 = load i32* %dinb_1_addr_37, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_37"/></StgValue>
</operation>

<operation id="1247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_37 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 38

]]></node>
<StgValue><ssdm name="dinb_0_addr_37"/></StgValue>
</operation>

<operation id="1248" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_37 = load i32* %dinb_0_addr_37, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_37"/></StgValue>
</operation>

<operation id="1249" st_id="20" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73653">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30

]]></node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1250" st_id="21" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72656">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_10 = fmul double %tmp_10_19, %tmp_11_10

]]></node>
<StgValue><ssdm name="tmp_12_10"/></StgValue>
</operation>

<operation id="1251" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1252" st_id="21" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73144">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_11 = fmul double %tmp_11_20, %tmp_11_11

]]></node>
<StgValue><ssdm name="tmp_12_11"/></StgValue>
</operation>

<operation id="1253" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24630">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1254" st_id="21" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73318">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1255" st_id="21" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73493">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1256" st_id="21" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71684">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

]]></node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>

<operation id="1257" st_id="21" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71727">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

]]></node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>

<operation id="1258" st_id="21" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71769">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

]]></node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>

<operation id="1259" st_id="21" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71812">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

]]></node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>

<operation id="1260" st_id="21" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73151">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

]]></node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>

<operation id="1261" st_id="21" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73326">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

]]></node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>

<operation id="1262" st_id="21" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73500">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

]]></node>
<StgValue><ssdm name="tmp_12_21_32"/></StgValue>
</operation>

<operation id="1263" st_id="21" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73675">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

]]></node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>

<operation id="1264" st_id="21" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72400">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

]]></node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>

<operation id="1265" st_id="21" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72487">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

]]></node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>

<operation id="1266" st_id="21" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72573">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

]]></node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>

<operation id="1267" st_id="21" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72660">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

]]></node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>

<operation id="1268" st_id="21" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73169">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

]]></node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>

<operation id="1269" st_id="21" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73344">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

]]></node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>

<operation id="1270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="720" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_29_40 = bitcast i64 %a_union_29 to double

]]></node>
<StgValue><ssdm name="tmp_29_40"/></StgValue>
</operation>

<operation id="1271" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73561">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_29 = bitcast i64 %b_elem_29 to double

]]></node>
<StgValue><ssdm name="tmp_11_29"/></StgValue>
</operation>

<operation id="1272" st_id="21" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73518">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

]]></node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>

<operation id="1273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_31 = bitcast i64 %a_union_31 to double

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71025">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_31 = bitcast i64 %b_elem_31 to double

]]></node>
<StgValue><ssdm name="tmp_11_31"/></StgValue>
</operation>

<operation id="1275" st_id="21" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71015">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

]]></node>
<StgValue><ssdm name="tmp_12_31"/></StgValue>
</operation>

<operation id="1276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_32 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_34, i32 %dina_1_load_34)

]]></node>
<StgValue><ssdm name="tmpa_1_32"/></StgValue>
</operation>

<operation id="1277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_32 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_34, i32 %dinb_1_load_34)

]]></node>
<StgValue><ssdm name="tmpb_32"/></StgValue>
</operation>

<operation id="1278" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_32 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_32)

]]></node>
<StgValue><ssdm name="a_union_32"/></StgValue>
</operation>

<operation id="1279" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_32 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_32)

]]></node>
<StgValue><ssdm name="b_elem_32"/></StgValue>
</operation>

<operation id="1280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_33 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_35, i32 %dina_1_load_35)

]]></node>
<StgValue><ssdm name="tmpa_1_33"/></StgValue>
</operation>

<operation id="1281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_33 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_35, i32 %dinb_1_load_35)

]]></node>
<StgValue><ssdm name="tmpb_33"/></StgValue>
</operation>

<operation id="1282" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_33 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_33)

]]></node>
<StgValue><ssdm name="a_union_33"/></StgValue>
</operation>

<operation id="1283" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_33 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_33)

]]></node>
<StgValue><ssdm name="b_elem_33"/></StgValue>
</operation>

<operation id="1284" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_36 = load i32* %dina_1_addr_36, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_36"/></StgValue>
</operation>

<operation id="1285" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_36 = load i32* %dina_0_addr_36, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_36"/></StgValue>
</operation>

<operation id="1286" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_36 = load i32* %dinb_1_addr_36, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_36"/></StgValue>
</operation>

<operation id="1287" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_36 = load i32* %dinb_0_addr_36, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_36"/></StgValue>
</operation>

<operation id="1288" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_37 = load i32* %dina_1_addr_37, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_37"/></StgValue>
</operation>

<operation id="1289" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_37 = load i32* %dina_0_addr_37, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_37"/></StgValue>
</operation>

<operation id="1290" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_37 = load i32* %dinb_1_addr_37, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_37"/></StgValue>
</operation>

<operation id="1291" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_37 = load i32* %dinb_0_addr_37, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_37"/></StgValue>
</operation>

<operation id="1292" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.36:2  %tmp_47 = icmp ugt i32 %out, 37

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.36:3  br i1 %tmp_47, label %38, label %._crit_edge.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1294" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_38 = getelementptr [128 x i32]* %dina_1, i64 0, i64 39

]]></node>
<StgValue><ssdm name="dina_1_addr_38"/></StgValue>
</operation>

<operation id="1295" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_38 = load i32* %dina_1_addr_38, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_38"/></StgValue>
</operation>

<operation id="1296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_38 = getelementptr [128 x i32]* %dina_0, i64 0, i64 40

]]></node>
<StgValue><ssdm name="dina_0_addr_38"/></StgValue>
</operation>

<operation id="1297" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_38 = load i32* %dina_0_addr_38, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_38"/></StgValue>
</operation>

<operation id="1298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_38 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 38

]]></node>
<StgValue><ssdm name="dinb_1_addr_38"/></StgValue>
</operation>

<operation id="1299" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_38 = load i32* %dinb_1_addr_38, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_38"/></StgValue>
</operation>

<operation id="1300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_38 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 39

]]></node>
<StgValue><ssdm name="dinb_0_addr_38"/></StgValue>
</operation>

<operation id="1301" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_38 = load i32* %dinb_0_addr_38, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_38"/></StgValue>
</operation>

<operation id="1302" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.37:2  %tmp_48 = icmp ugt i32 %out, 38

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.37:3  br i1 %tmp_48, label %39, label %._crit_edge.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_39 = getelementptr [128 x i32]* %dina_1, i64 0, i64 40

]]></node>
<StgValue><ssdm name="dina_1_addr_39"/></StgValue>
</operation>

<operation id="1305" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_39 = load i32* %dina_1_addr_39, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_39"/></StgValue>
</operation>

<operation id="1306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_39 = getelementptr [128 x i32]* %dina_0, i64 0, i64 41

]]></node>
<StgValue><ssdm name="dina_0_addr_39"/></StgValue>
</operation>

<operation id="1307" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_39 = load i32* %dina_0_addr_39, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_39"/></StgValue>
</operation>

<operation id="1308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_39 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 39

]]></node>
<StgValue><ssdm name="dinb_1_addr_39"/></StgValue>
</operation>

<operation id="1309" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_39 = load i32* %dinb_1_addr_39, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_39"/></StgValue>
</operation>

<operation id="1310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_39 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 40

]]></node>
<StgValue><ssdm name="dinb_0_addr_39"/></StgValue>
</operation>

<operation id="1311" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_39 = load i32* %dinb_0_addr_39, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_39"/></StgValue>
</operation>

<operation id="1312" st_id="21" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73654">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30

]]></node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1313" st_id="22" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73319">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_12 = fmul double %tmp_12_21, %tmp_11_12

]]></node>
<StgValue><ssdm name="tmp_12_12"/></StgValue>
</operation>

<operation id="1314" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24631">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1315" st_id="22" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73494">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_13 = fmul double %tmp_13_22, %tmp_11_13

]]></node>
<StgValue><ssdm name="tmp_12_13"/></StgValue>
</operation>

<operation id="1316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24632">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1317" st_id="22" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71685">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

]]></node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>

<operation id="1318" st_id="22" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71728">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

]]></node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>

<operation id="1319" st_id="22" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71770">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

]]></node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>

<operation id="1320" st_id="22" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71813">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

]]></node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>

<operation id="1321" st_id="22" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73152">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

]]></node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>

<operation id="1322" st_id="22" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73327">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

]]></node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>

<operation id="1323" st_id="22" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73501">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

]]></node>
<StgValue><ssdm name="tmp_12_21_32"/></StgValue>
</operation>

<operation id="1324" st_id="22" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73676">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

]]></node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>

<operation id="1325" st_id="22" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72401">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

]]></node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>

<operation id="1326" st_id="22" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72488">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

]]></node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>

<operation id="1327" st_id="22" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72574">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

]]></node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>

<operation id="1328" st_id="22" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72661">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

]]></node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>

<operation id="1329" st_id="22" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73170">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

]]></node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>

<operation id="1330" st_id="22" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73345">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

]]></node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>

<operation id="1331" st_id="22" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73519">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

]]></node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>

<operation id="1332" st_id="22" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71016">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

]]></node>
<StgValue><ssdm name="tmp_12_31"/></StgValue>
</operation>

<operation id="1333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_32 = bitcast i64 %a_union_32 to double

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71046">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_32 = bitcast i64 %b_elem_32 to double

]]></node>
<StgValue><ssdm name="tmp_11_32"/></StgValue>
</operation>

<operation id="1335" st_id="22" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71036">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

]]></node>
<StgValue><ssdm name="tmp_12_32"/></StgValue>
</operation>

<operation id="1336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_33 = bitcast i64 %a_union_33 to double

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71067">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_33 = bitcast i64 %b_elem_33 to double

]]></node>
<StgValue><ssdm name="tmp_11_33"/></StgValue>
</operation>

<operation id="1338" st_id="22" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71057">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

]]></node>
<StgValue><ssdm name="tmp_12_33"/></StgValue>
</operation>

<operation id="1339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_34 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_36, i32 %dina_1_load_36)

]]></node>
<StgValue><ssdm name="tmpa_1_34"/></StgValue>
</operation>

<operation id="1340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_34 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_36, i32 %dinb_1_load_36)

]]></node>
<StgValue><ssdm name="tmpb_34"/></StgValue>
</operation>

<operation id="1341" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_34 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_34)

]]></node>
<StgValue><ssdm name="a_union_34"/></StgValue>
</operation>

<operation id="1342" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_34 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_34)

]]></node>
<StgValue><ssdm name="b_elem_34"/></StgValue>
</operation>

<operation id="1343" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_35 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_37, i32 %dina_1_load_37)

]]></node>
<StgValue><ssdm name="tmpa_1_35"/></StgValue>
</operation>

<operation id="1344" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_35 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_37, i32 %dinb_1_load_37)

]]></node>
<StgValue><ssdm name="tmpb_35"/></StgValue>
</operation>

<operation id="1345" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_35 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_35)

]]></node>
<StgValue><ssdm name="a_union_35"/></StgValue>
</operation>

<operation id="1346" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_35 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_35)

]]></node>
<StgValue><ssdm name="b_elem_35"/></StgValue>
</operation>

<operation id="1347" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_38 = load i32* %dina_1_addr_38, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_38"/></StgValue>
</operation>

<operation id="1348" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_38 = load i32* %dina_0_addr_38, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_38"/></StgValue>
</operation>

<operation id="1349" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_38 = load i32* %dinb_1_addr_38, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_38"/></StgValue>
</operation>

<operation id="1350" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_38 = load i32* %dinb_0_addr_38, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_38"/></StgValue>
</operation>

<operation id="1351" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_39 = load i32* %dina_1_addr_39, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_39"/></StgValue>
</operation>

<operation id="1352" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_39 = load i32* %dina_0_addr_39, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_39"/></StgValue>
</operation>

<operation id="1353" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_39 = load i32* %dinb_1_addr_39, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_39"/></StgValue>
</operation>

<operation id="1354" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_39 = load i32* %dinb_0_addr_39, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_39"/></StgValue>
</operation>

<operation id="1355" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.38:2  %tmp_49 = icmp ugt i32 %out, 39

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.38:3  br i1 %tmp_49, label %40, label %._crit_edge.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_40 = getelementptr [128 x i32]* %dina_1, i64 0, i64 41

]]></node>
<StgValue><ssdm name="dina_1_addr_40"/></StgValue>
</operation>

<operation id="1358" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_40 = load i32* %dina_1_addr_40, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_40"/></StgValue>
</operation>

<operation id="1359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_40 = getelementptr [128 x i32]* %dina_0, i64 0, i64 42

]]></node>
<StgValue><ssdm name="dina_0_addr_40"/></StgValue>
</operation>

<operation id="1360" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_40 = load i32* %dina_0_addr_40, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_40"/></StgValue>
</operation>

<operation id="1361" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_40 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 40

]]></node>
<StgValue><ssdm name="dinb_1_addr_40"/></StgValue>
</operation>

<operation id="1362" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_40 = load i32* %dinb_1_addr_40, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_40"/></StgValue>
</operation>

<operation id="1363" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_40 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 41

]]></node>
<StgValue><ssdm name="dinb_0_addr_40"/></StgValue>
</operation>

<operation id="1364" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_40 = load i32* %dinb_0_addr_40, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_40"/></StgValue>
</operation>

<operation id="1365" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.39:2  %tmp_50 = icmp ugt i32 %out, 40

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.39:3  br i1 %tmp_50, label %41, label %._crit_edge.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1367" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_41 = getelementptr [128 x i32]* %dina_1, i64 0, i64 42

]]></node>
<StgValue><ssdm name="dina_1_addr_41"/></StgValue>
</operation>

<operation id="1368" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_41 = load i32* %dina_1_addr_41, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_41"/></StgValue>
</operation>

<operation id="1369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_41 = getelementptr [128 x i32]* %dina_0, i64 0, i64 43

]]></node>
<StgValue><ssdm name="dina_0_addr_41"/></StgValue>
</operation>

<operation id="1370" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_41 = load i32* %dina_0_addr_41, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_41"/></StgValue>
</operation>

<operation id="1371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_41 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 41

]]></node>
<StgValue><ssdm name="dinb_1_addr_41"/></StgValue>
</operation>

<operation id="1372" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_41 = load i32* %dinb_1_addr_41, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_41"/></StgValue>
</operation>

<operation id="1373" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_41 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 42

]]></node>
<StgValue><ssdm name="dinb_0_addr_41"/></StgValue>
</operation>

<operation id="1374" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_41 = load i32* %dinb_0_addr_41, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_41"/></StgValue>
</operation>

<operation id="1375" st_id="22" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73655">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30

]]></node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1376" st_id="23" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71686">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_15 = fmul double %tmp_15_24, %tmp_11_15

]]></node>
<StgValue><ssdm name="tmp_12_15"/></StgValue>
</operation>

<operation id="1377" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24634">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1378" st_id="23" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71729">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_16 = fmul double %tmp_16_25, %tmp_11_16

]]></node>
<StgValue><ssdm name="tmp_12_16"/></StgValue>
</operation>

<operation id="1379" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24635">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="23" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71771">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

]]></node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>

<operation id="1381" st_id="23" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71814">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

]]></node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>

<operation id="1382" st_id="23" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73153">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

]]></node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>

<operation id="1383" st_id="23" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73328">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

]]></node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>

<operation id="1384" st_id="23" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73502">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

]]></node>
<StgValue><ssdm name="tmp_12_21_32"/></StgValue>
</operation>

<operation id="1385" st_id="23" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73677">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

]]></node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>

<operation id="1386" st_id="23" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72402">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

]]></node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>

<operation id="1387" st_id="23" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72489">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

]]></node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>

<operation id="1388" st_id="23" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72575">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

]]></node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>

<operation id="1389" st_id="23" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72662">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

]]></node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>

<operation id="1390" st_id="23" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73171">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

]]></node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>

<operation id="1391" st_id="23" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73346">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

]]></node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>

<operation id="1392" st_id="23" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73520">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

]]></node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>

<operation id="1393" st_id="23" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71017">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

]]></node>
<StgValue><ssdm name="tmp_12_31"/></StgValue>
</operation>

<operation id="1394" st_id="23" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71037">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

]]></node>
<StgValue><ssdm name="tmp_12_32"/></StgValue>
</operation>

<operation id="1395" st_id="23" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71058">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

]]></node>
<StgValue><ssdm name="tmp_12_33"/></StgValue>
</operation>

<operation id="1396" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_34_42 = bitcast i64 %a_union_34 to double

]]></node>
<StgValue><ssdm name="tmp_34_42"/></StgValue>
</operation>

<operation id="1397" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71088">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_34 = bitcast i64 %b_elem_34 to double

]]></node>
<StgValue><ssdm name="tmp_11_34"/></StgValue>
</operation>

<operation id="1398" st_id="23" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71078">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

]]></node>
<StgValue><ssdm name="tmp_12_34"/></StgValue>
</operation>

<operation id="1399" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_35_43 = bitcast i64 %a_union_35 to double

]]></node>
<StgValue><ssdm name="tmp_35_43"/></StgValue>
</operation>

<operation id="1400" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73200">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_35 = bitcast i64 %b_elem_35 to double

]]></node>
<StgValue><ssdm name="tmp_11_35"/></StgValue>
</operation>

<operation id="1401" st_id="23" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73156">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

]]></node>
<StgValue><ssdm name="tmp_12_35"/></StgValue>
</operation>

<operation id="1402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_36 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_38, i32 %dina_1_load_38)

]]></node>
<StgValue><ssdm name="tmpa_1_36"/></StgValue>
</operation>

<operation id="1403" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_36 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_38, i32 %dinb_1_load_38)

]]></node>
<StgValue><ssdm name="tmpb_36"/></StgValue>
</operation>

<operation id="1404" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_36 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_36)

]]></node>
<StgValue><ssdm name="a_union_36"/></StgValue>
</operation>

<operation id="1405" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_36 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_36)

]]></node>
<StgValue><ssdm name="b_elem_36"/></StgValue>
</operation>

<operation id="1406" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_37 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_39, i32 %dina_1_load_39)

]]></node>
<StgValue><ssdm name="tmpa_1_37"/></StgValue>
</operation>

<operation id="1407" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_37 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_39, i32 %dinb_1_load_39)

]]></node>
<StgValue><ssdm name="tmpb_37"/></StgValue>
</operation>

<operation id="1408" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_37 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_37)

]]></node>
<StgValue><ssdm name="a_union_37"/></StgValue>
</operation>

<operation id="1409" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_37 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_37)

]]></node>
<StgValue><ssdm name="b_elem_37"/></StgValue>
</operation>

<operation id="1410" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_40 = load i32* %dina_1_addr_40, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_40"/></StgValue>
</operation>

<operation id="1411" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_40 = load i32* %dina_0_addr_40, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_40"/></StgValue>
</operation>

<operation id="1412" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_40 = load i32* %dinb_1_addr_40, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_40"/></StgValue>
</operation>

<operation id="1413" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_40 = load i32* %dinb_0_addr_40, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_40"/></StgValue>
</operation>

<operation id="1414" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_41 = load i32* %dina_1_addr_41, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_41"/></StgValue>
</operation>

<operation id="1415" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_41 = load i32* %dina_0_addr_41, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_41"/></StgValue>
</operation>

<operation id="1416" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_41 = load i32* %dinb_1_addr_41, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_41"/></StgValue>
</operation>

<operation id="1417" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="939" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_41 = load i32* %dinb_0_addr_41, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_41"/></StgValue>
</operation>

<operation id="1418" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.40:2  %tmp_123 = icmp ugt i32 %out, 41

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1419" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.40:3  br i1 %tmp_123, label %42, label %._crit_edge.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1420" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_42 = getelementptr [128 x i32]* %dina_1, i64 0, i64 43

]]></node>
<StgValue><ssdm name="dina_1_addr_42"/></StgValue>
</operation>

<operation id="1421" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_42 = load i32* %dina_1_addr_42, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_42"/></StgValue>
</operation>

<operation id="1422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_42 = getelementptr [128 x i32]* %dina_0, i64 0, i64 44

]]></node>
<StgValue><ssdm name="dina_0_addr_42"/></StgValue>
</operation>

<operation id="1423" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_42 = load i32* %dina_0_addr_42, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_42"/></StgValue>
</operation>

<operation id="1424" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_42 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 42

]]></node>
<StgValue><ssdm name="dinb_1_addr_42"/></StgValue>
</operation>

<operation id="1425" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_42 = load i32* %dinb_1_addr_42, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_42"/></StgValue>
</operation>

<operation id="1426" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_42 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 43

]]></node>
<StgValue><ssdm name="dinb_0_addr_42"/></StgValue>
</operation>

<operation id="1427" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_42 = load i32* %dinb_0_addr_42, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_42"/></StgValue>
</operation>

<operation id="1428" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.41:2  %tmp_125 = icmp ugt i32 %out, 42

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1429" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.41:3  br i1 %tmp_125, label %43, label %._crit_edge.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1430" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_43 = getelementptr [128 x i32]* %dina_1, i64 0, i64 44

]]></node>
<StgValue><ssdm name="dina_1_addr_43"/></StgValue>
</operation>

<operation id="1431" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_43 = load i32* %dina_1_addr_43, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_43"/></StgValue>
</operation>

<operation id="1432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_43 = getelementptr [128 x i32]* %dina_0, i64 0, i64 45

]]></node>
<StgValue><ssdm name="dina_0_addr_43"/></StgValue>
</operation>

<operation id="1433" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_43 = load i32* %dina_0_addr_43, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_43"/></StgValue>
</operation>

<operation id="1434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_43 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 43

]]></node>
<StgValue><ssdm name="dinb_1_addr_43"/></StgValue>
</operation>

<operation id="1435" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_43 = load i32* %dinb_1_addr_43, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_43"/></StgValue>
</operation>

<operation id="1436" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="982" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_43 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 44

]]></node>
<StgValue><ssdm name="dinb_0_addr_43"/></StgValue>
</operation>

<operation id="1437" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_43 = load i32* %dinb_0_addr_43, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_43"/></StgValue>
</operation>

<operation id="1438" st_id="23" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73656">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30

]]></node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71675">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.16:1  %gep3172_loc = phi double [ %tmp_12_15, %17 ], [ undef, %._crit_edge.15 ]

]]></node>
<StgValue><ssdm name="gep3172_loc"/></StgValue>
</operation>

<operation id="1440" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71718">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.17:1  %gep3169_loc = phi double [ %tmp_12_16, %18 ], [ undef, %._crit_edge.16 ]

]]></node>
<StgValue><ssdm name="gep3169_loc"/></StgValue>
</operation>

<operation id="1441" st_id="24" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71772">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_17 = fmul double %tmp_17_26, %tmp_11_17

]]></node>
<StgValue><ssdm name="tmp_12_17"/></StgValue>
</operation>

<operation id="1442" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24636">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="24" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71815">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_18 = fmul double %tmp_18_27, %tmp_11_18

]]></node>
<StgValue><ssdm name="tmp_12_18"/></StgValue>
</operation>

<operation id="1444" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24637">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="24" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73154">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

]]></node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>

<operation id="1446" st_id="24" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73329">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

]]></node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>

<operation id="1447" st_id="24" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73503">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

]]></node>
<StgValue><ssdm name="tmp_12_21_32"/></StgValue>
</operation>

<operation id="1448" st_id="24" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73678">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

]]></node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>

<operation id="1449" st_id="24" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72403">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

]]></node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>

<operation id="1450" st_id="24" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72490">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

]]></node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>

<operation id="1451" st_id="24" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72576">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

]]></node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>

<operation id="1452" st_id="24" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72663">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

]]></node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>

<operation id="1453" st_id="24" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73172">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

]]></node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>

<operation id="1454" st_id="24" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73347">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

]]></node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>

<operation id="1455" st_id="24" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73521">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

]]></node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>

<operation id="1456" st_id="24" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71018">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

]]></node>
<StgValue><ssdm name="tmp_12_31"/></StgValue>
</operation>

<operation id="1457" st_id="24" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71038">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

]]></node>
<StgValue><ssdm name="tmp_12_32"/></StgValue>
</operation>

<operation id="1458" st_id="24" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71059">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

]]></node>
<StgValue><ssdm name="tmp_12_33"/></StgValue>
</operation>

<operation id="1459" st_id="24" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71079">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

]]></node>
<StgValue><ssdm name="tmp_12_34"/></StgValue>
</operation>

<operation id="1460" st_id="24" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73157">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

]]></node>
<StgValue><ssdm name="tmp_12_35"/></StgValue>
</operation>

<operation id="1461" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_36_44 = bitcast i64 %a_union_36 to double

]]></node>
<StgValue><ssdm name="tmp_36_44"/></StgValue>
</operation>

<operation id="1462" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73375">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_36 = bitcast i64 %b_elem_36 to double

]]></node>
<StgValue><ssdm name="tmp_11_36"/></StgValue>
</operation>

<operation id="1463" st_id="24" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73331">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

]]></node>
<StgValue><ssdm name="tmp_12_36"/></StgValue>
</operation>

<operation id="1464" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_37_45 = bitcast i64 %a_union_37 to double

]]></node>
<StgValue><ssdm name="tmp_37_45"/></StgValue>
</operation>

<operation id="1465" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73550">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_37 = bitcast i64 %b_elem_37 to double

]]></node>
<StgValue><ssdm name="tmp_11_37"/></StgValue>
</operation>

<operation id="1466" st_id="24" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73506">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

]]></node>
<StgValue><ssdm name="tmp_12_37"/></StgValue>
</operation>

<operation id="1467" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_38 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_40, i32 %dina_1_load_40)

]]></node>
<StgValue><ssdm name="tmpa_1_38"/></StgValue>
</operation>

<operation id="1468" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="918" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_38 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_40, i32 %dinb_1_load_40)

]]></node>
<StgValue><ssdm name="tmpb_38"/></StgValue>
</operation>

<operation id="1469" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_38 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_38)

]]></node>
<StgValue><ssdm name="a_union_38"/></StgValue>
</operation>

<operation id="1470" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_38 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_38)

]]></node>
<StgValue><ssdm name="b_elem_38"/></StgValue>
</operation>

<operation id="1471" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="935" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_39 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_41, i32 %dina_1_load_41)

]]></node>
<StgValue><ssdm name="tmpa_1_39"/></StgValue>
</operation>

<operation id="1472" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_39 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_41, i32 %dinb_1_load_41)

]]></node>
<StgValue><ssdm name="tmpb_39"/></StgValue>
</operation>

<operation id="1473" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_39 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_39)

]]></node>
<StgValue><ssdm name="a_union_39"/></StgValue>
</operation>

<operation id="1474" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="943" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_39 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_39)

]]></node>
<StgValue><ssdm name="b_elem_39"/></StgValue>
</operation>

<operation id="1475" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_42 = load i32* %dina_1_addr_42, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_42"/></StgValue>
</operation>

<operation id="1476" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_42 = load i32* %dina_0_addr_42, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_42"/></StgValue>
</operation>

<operation id="1477" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_42 = load i32* %dinb_1_addr_42, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_42"/></StgValue>
</operation>

<operation id="1478" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="961" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_42 = load i32* %dinb_0_addr_42, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_42"/></StgValue>
</operation>

<operation id="1479" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_43 = load i32* %dina_1_addr_43, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_43"/></StgValue>
</operation>

<operation id="1480" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_43 = load i32* %dina_0_addr_43, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_43"/></StgValue>
</operation>

<operation id="1481" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_43 = load i32* %dinb_1_addr_43, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_43"/></StgValue>
</operation>

<operation id="1482" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_43 = load i32* %dinb_0_addr_43, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_43"/></StgValue>
</operation>

<operation id="1483" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.42:2  %tmp_126 = icmp ugt i32 %out, 43

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1484" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.42:3  br i1 %tmp_126, label %44, label %._crit_edge.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_44 = getelementptr [128 x i32]* %dina_1, i64 0, i64 45

]]></node>
<StgValue><ssdm name="dina_1_addr_44"/></StgValue>
</operation>

<operation id="1486" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_44 = load i32* %dina_1_addr_44, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_44"/></StgValue>
</operation>

<operation id="1487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="999" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_44 = getelementptr [128 x i32]* %dina_0, i64 0, i64 46

]]></node>
<StgValue><ssdm name="dina_0_addr_44"/></StgValue>
</operation>

<operation id="1488" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_44 = load i32* %dina_0_addr_44, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_44"/></StgValue>
</operation>

<operation id="1489" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1002" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_44 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 44

]]></node>
<StgValue><ssdm name="dinb_1_addr_44"/></StgValue>
</operation>

<operation id="1490" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_44 = load i32* %dinb_1_addr_44, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_44"/></StgValue>
</operation>

<operation id="1491" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_44 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 45

]]></node>
<StgValue><ssdm name="dinb_0_addr_44"/></StgValue>
</operation>

<operation id="1492" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_44 = load i32* %dinb_0_addr_44, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_44"/></StgValue>
</operation>

<operation id="1493" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.43:2  %tmp_127 = icmp ugt i32 %out, 44

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1494" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.43:3  br i1 %tmp_127, label %45, label %._crit_edge.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1495" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_45 = getelementptr [128 x i32]* %dina_1, i64 0, i64 46

]]></node>
<StgValue><ssdm name="dina_1_addr_45"/></StgValue>
</operation>

<operation id="1496" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_45 = load i32* %dina_1_addr_45, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_45"/></StgValue>
</operation>

<operation id="1497" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_45 = getelementptr [128 x i32]* %dina_0, i64 0, i64 47

]]></node>
<StgValue><ssdm name="dina_0_addr_45"/></StgValue>
</operation>

<operation id="1498" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_45 = load i32* %dina_0_addr_45, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_45"/></StgValue>
</operation>

<operation id="1499" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1024" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_45 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 45

]]></node>
<StgValue><ssdm name="dinb_1_addr_45"/></StgValue>
</operation>

<operation id="1500" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_45 = load i32* %dinb_1_addr_45, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_45"/></StgValue>
</operation>

<operation id="1501" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_45 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 46

]]></node>
<StgValue><ssdm name="dinb_0_addr_45"/></StgValue>
</operation>

<operation id="1502" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_45 = load i32* %dinb_0_addr_45, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_45"/></StgValue>
</operation>

<operation id="1503" st_id="24" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73657">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:63  %tmp_17_30 = fadd double %gep3127_loc, %elem_mult_load_1_30

]]></node>
<StgValue><ssdm name="tmp_17_30"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1504" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71761">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.18:1  %gep3166_loc = phi double [ %tmp_12_17, %19 ], [ undef, %._crit_edge.17 ]

]]></node>
<StgValue><ssdm name="gep3166_loc"/></StgValue>
</operation>

<operation id="1505" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71804">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.19:1  %gep3163_loc = phi double [ %tmp_12_18, %20 ], [ undef, %._crit_edge.18 ]

]]></node>
<StgValue><ssdm name="gep3163_loc"/></StgValue>
</operation>

<operation id="1506" st_id="25" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73155">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_19 = fmul double %tmp_19_28, %tmp_11_19

]]></node>
<StgValue><ssdm name="tmp_12_19"/></StgValue>
</operation>

<operation id="1507" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24638">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="25" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73330">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_20 = fmul double %tmp_20_29, %tmp_11_20_30

]]></node>
<StgValue><ssdm name="tmp_12_20"/></StgValue>
</operation>

<operation id="1509" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24639">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="526" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1510" st_id="25" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73504">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

]]></node>
<StgValue><ssdm name="tmp_12_21_32"/></StgValue>
</operation>

<operation id="1511" st_id="25" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73679">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

]]></node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>

<operation id="1512" st_id="25" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72404">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

]]></node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>

<operation id="1513" st_id="25" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72491">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

]]></node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>

<operation id="1514" st_id="25" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72577">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

]]></node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>

<operation id="1515" st_id="25" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72664">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

]]></node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>

<operation id="1516" st_id="25" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73173">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

]]></node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>

<operation id="1517" st_id="25" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73348">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

]]></node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>

<operation id="1518" st_id="25" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73522">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

]]></node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>

<operation id="1519" st_id="25" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71019">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

]]></node>
<StgValue><ssdm name="tmp_12_31"/></StgValue>
</operation>

<operation id="1520" st_id="25" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71039">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

]]></node>
<StgValue><ssdm name="tmp_12_32"/></StgValue>
</operation>

<operation id="1521" st_id="25" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71060">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

]]></node>
<StgValue><ssdm name="tmp_12_33"/></StgValue>
</operation>

<operation id="1522" st_id="25" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71080">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

]]></node>
<StgValue><ssdm name="tmp_12_34"/></StgValue>
</operation>

<operation id="1523" st_id="25" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73158">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

]]></node>
<StgValue><ssdm name="tmp_12_35"/></StgValue>
</operation>

<operation id="1524" st_id="25" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73332">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

]]></node>
<StgValue><ssdm name="tmp_12_36"/></StgValue>
</operation>

<operation id="1525" st_id="25" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73507">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

]]></node>
<StgValue><ssdm name="tmp_12_37"/></StgValue>
</operation>

<operation id="1526" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_38_46 = bitcast i64 %a_union_38 to double

]]></node>
<StgValue><ssdm name="tmp_38_46"/></StgValue>
</operation>

<operation id="1527" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73725">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_38 = bitcast i64 %b_elem_38 to double

]]></node>
<StgValue><ssdm name="tmp_11_38"/></StgValue>
</operation>

<operation id="1528" st_id="25" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73681">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

]]></node>
<StgValue><ssdm name="tmp_12_38"/></StgValue>
</operation>

<operation id="1529" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_39_47 = bitcast i64 %a_union_39 to double

]]></node>
<StgValue><ssdm name="tmp_39_47"/></StgValue>
</operation>

<operation id="1530" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72429">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_39 = bitcast i64 %b_elem_39 to double

]]></node>
<StgValue><ssdm name="tmp_11_39"/></StgValue>
</operation>

<operation id="1531" st_id="25" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72407">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

]]></node>
<StgValue><ssdm name="tmp_12_39"/></StgValue>
</operation>

<operation id="1532" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="957" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_40 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_42, i32 %dina_1_load_42)

]]></node>
<StgValue><ssdm name="tmpa_1_40"/></StgValue>
</operation>

<operation id="1533" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="962" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_40 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_42, i32 %dinb_1_load_42)

]]></node>
<StgValue><ssdm name="tmpb_40"/></StgValue>
</operation>

<operation id="1534" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_40 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_40)

]]></node>
<StgValue><ssdm name="a_union_40"/></StgValue>
</operation>

<operation id="1535" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_40 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_40)

]]></node>
<StgValue><ssdm name="b_elem_40"/></StgValue>
</operation>

<operation id="1536" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_41 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_43, i32 %dina_1_load_43)

]]></node>
<StgValue><ssdm name="tmpa_1_41"/></StgValue>
</operation>

<operation id="1537" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_41 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_43, i32 %dinb_1_load_43)

]]></node>
<StgValue><ssdm name="tmpb_41"/></StgValue>
</operation>

<operation id="1538" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_41 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_41)

]]></node>
<StgValue><ssdm name="a_union_41"/></StgValue>
</operation>

<operation id="1539" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="987" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_41 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_41)

]]></node>
<StgValue><ssdm name="b_elem_41"/></StgValue>
</operation>

<operation id="1540" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_44 = load i32* %dina_1_addr_44, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_44"/></StgValue>
</operation>

<operation id="1541" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_44 = load i32* %dina_0_addr_44, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_44"/></StgValue>
</operation>

<operation id="1542" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1003" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_44 = load i32* %dinb_1_addr_44, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_44"/></StgValue>
</operation>

<operation id="1543" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_44 = load i32* %dinb_0_addr_44, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_44"/></StgValue>
</operation>

<operation id="1544" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_45 = load i32* %dina_1_addr_45, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_45"/></StgValue>
</operation>

<operation id="1545" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_45 = load i32* %dina_0_addr_45, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_45"/></StgValue>
</operation>

<operation id="1546" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_45 = load i32* %dinb_1_addr_45, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_45"/></StgValue>
</operation>

<operation id="1547" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_45 = load i32* %dinb_0_addr_45, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_45"/></StgValue>
</operation>

<operation id="1548" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.44:2  %tmp_128 = icmp ugt i32 %out, 45

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1549" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.44:3  br i1 %tmp_128, label %46, label %._crit_edge.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1550" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1041" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_46 = getelementptr [128 x i32]* %dina_1, i64 0, i64 47

]]></node>
<StgValue><ssdm name="dina_1_addr_46"/></StgValue>
</operation>

<operation id="1551" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_46 = load i32* %dina_1_addr_46, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_46"/></StgValue>
</operation>

<operation id="1552" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_46 = getelementptr [128 x i32]* %dina_0, i64 0, i64 48

]]></node>
<StgValue><ssdm name="dina_0_addr_46"/></StgValue>
</operation>

<operation id="1553" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_46 = load i32* %dina_0_addr_46, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_46"/></StgValue>
</operation>

<operation id="1554" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_46 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 46

]]></node>
<StgValue><ssdm name="dinb_1_addr_46"/></StgValue>
</operation>

<operation id="1555" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_46 = load i32* %dinb_1_addr_46, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_46"/></StgValue>
</operation>

<operation id="1556" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1048" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_46 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 47

]]></node>
<StgValue><ssdm name="dinb_0_addr_46"/></StgValue>
</operation>

<operation id="1557" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_46 = load i32* %dinb_0_addr_46, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_46"/></StgValue>
</operation>

<operation id="1558" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1060" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.45:2  %tmp_129 = icmp ugt i32 %out, 46

]]></node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1559" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.45:3  br i1 %tmp_129, label %47, label %._crit_edge.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1560" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1063" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_47 = getelementptr [128 x i32]* %dina_1, i64 0, i64 48

]]></node>
<StgValue><ssdm name="dina_1_addr_47"/></StgValue>
</operation>

<operation id="1561" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1064" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_47 = load i32* %dina_1_addr_47, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_47"/></StgValue>
</operation>

<operation id="1562" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1065" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_47 = getelementptr [128 x i32]* %dina_0, i64 0, i64 49

]]></node>
<StgValue><ssdm name="dina_0_addr_47"/></StgValue>
</operation>

<operation id="1563" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1066" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_47 = load i32* %dina_0_addr_47, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_47"/></StgValue>
</operation>

<operation id="1564" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1068" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_47 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 47

]]></node>
<StgValue><ssdm name="dinb_1_addr_47"/></StgValue>
</operation>

<operation id="1565" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_47 = load i32* %dinb_1_addr_47, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_47"/></StgValue>
</operation>

<operation id="1566" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_47 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 48

]]></node>
<StgValue><ssdm name="dinb_0_addr_47"/></StgValue>
</operation>

<operation id="1567" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_47 = load i32* %dinb_0_addr_47, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_47"/></StgValue>
</operation>

<operation id="1568" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73617">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2314" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:64  %elem_mult_load_4_14 = select i1 %icmp2, double %tmp_17_30, double %gep3127_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_14"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1569" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73112">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.20:1  %gep3160_loc = phi double [ %tmp_12_19, %21 ], [ undef, %._crit_edge.19 ]

]]></node>
<StgValue><ssdm name="gep3160_loc"/></StgValue>
</operation>

<operation id="1570" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73287">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.21:1  %gep3157_loc = phi double [ %tmp_12_20, %22 ], [ undef, %._crit_edge.20 ]

]]></node>
<StgValue><ssdm name="gep3157_loc"/></StgValue>
</operation>

<operation id="1571" st_id="26" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73505">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_21_32 = fmul double %tmp_21_31, %tmp_11_21

]]></node>
<StgValue><ssdm name="tmp_12_21_32"/></StgValue>
</operation>

<operation id="1572" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24640">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1573" st_id="26" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73680">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_22 = fmul double %tmp_22_33, %tmp_11_22

]]></node>
<StgValue><ssdm name="tmp_12_22"/></StgValue>
</operation>

<operation id="1574" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24641">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="570" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1575" st_id="26" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72405">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

]]></node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>

<operation id="1576" st_id="26" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72492">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

]]></node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>

<operation id="1577" st_id="26" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72578">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

]]></node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>

<operation id="1578" st_id="26" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72665">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

]]></node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>

<operation id="1579" st_id="26" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73174">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

]]></node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>

<operation id="1580" st_id="26" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73349">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

]]></node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>

<operation id="1581" st_id="26" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73523">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

]]></node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>

<operation id="1582" st_id="26" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71020">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

]]></node>
<StgValue><ssdm name="tmp_12_31"/></StgValue>
</operation>

<operation id="1583" st_id="26" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71040">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

]]></node>
<StgValue><ssdm name="tmp_12_32"/></StgValue>
</operation>

<operation id="1584" st_id="26" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71061">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

]]></node>
<StgValue><ssdm name="tmp_12_33"/></StgValue>
</operation>

<operation id="1585" st_id="26" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71081">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

]]></node>
<StgValue><ssdm name="tmp_12_34"/></StgValue>
</operation>

<operation id="1586" st_id="26" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73159">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

]]></node>
<StgValue><ssdm name="tmp_12_35"/></StgValue>
</operation>

<operation id="1587" st_id="26" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73333">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

]]></node>
<StgValue><ssdm name="tmp_12_36"/></StgValue>
</operation>

<operation id="1588" st_id="26" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73508">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

]]></node>
<StgValue><ssdm name="tmp_12_37"/></StgValue>
</operation>

<operation id="1589" st_id="26" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73682">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

]]></node>
<StgValue><ssdm name="tmp_12_38"/></StgValue>
</operation>

<operation id="1590" st_id="26" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72408">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

]]></node>
<StgValue><ssdm name="tmp_12_39"/></StgValue>
</operation>

<operation id="1591" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="964" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_40_48 = bitcast i64 %a_union_40 to double

]]></node>
<StgValue><ssdm name="tmp_40_48"/></StgValue>
</operation>

<operation id="1592" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72516">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="966" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_40 = bitcast i64 %b_elem_40 to double

]]></node>
<StgValue><ssdm name="tmp_11_40"/></StgValue>
</operation>

<operation id="1593" st_id="26" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72494">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

]]></node>
<StgValue><ssdm name="tmp_12_40"/></StgValue>
</operation>

<operation id="1594" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="986" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_41_49 = bitcast i64 %a_union_41 to double

]]></node>
<StgValue><ssdm name="tmp_41_49"/></StgValue>
</operation>

<operation id="1595" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72603">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="988" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_41 = bitcast i64 %b_elem_41 to double

]]></node>
<StgValue><ssdm name="tmp_11_41"/></StgValue>
</operation>

<operation id="1596" st_id="26" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72581">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

]]></node>
<StgValue><ssdm name="tmp_12_41"/></StgValue>
</operation>

<operation id="1597" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1001" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_42 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_44, i32 %dina_1_load_44)

]]></node>
<StgValue><ssdm name="tmpa_1_42"/></StgValue>
</operation>

<operation id="1598" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_42 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_44, i32 %dinb_1_load_44)

]]></node>
<StgValue><ssdm name="tmpb_42"/></StgValue>
</operation>

<operation id="1599" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1007" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_42 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_42)

]]></node>
<StgValue><ssdm name="a_union_42"/></StgValue>
</operation>

<operation id="1600" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_42 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_42)

]]></node>
<StgValue><ssdm name="b_elem_42"/></StgValue>
</operation>

<operation id="1601" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_43 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_45, i32 %dina_1_load_45)

]]></node>
<StgValue><ssdm name="tmpa_1_43"/></StgValue>
</operation>

<operation id="1602" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_43 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_45, i32 %dinb_1_load_45)

]]></node>
<StgValue><ssdm name="tmpb_43"/></StgValue>
</operation>

<operation id="1603" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_43 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_43)

]]></node>
<StgValue><ssdm name="a_union_43"/></StgValue>
</operation>

<operation id="1604" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_43 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_43)

]]></node>
<StgValue><ssdm name="b_elem_43"/></StgValue>
</operation>

<operation id="1605" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1042" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_46 = load i32* %dina_1_addr_46, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_46"/></StgValue>
</operation>

<operation id="1606" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_46 = load i32* %dina_0_addr_46, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_46"/></StgValue>
</operation>

<operation id="1607" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1047" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_46 = load i32* %dinb_1_addr_46, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_46"/></StgValue>
</operation>

<operation id="1608" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_46 = load i32* %dinb_0_addr_46, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_46"/></StgValue>
</operation>

<operation id="1609" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1064" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_47 = load i32* %dina_1_addr_47, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_47"/></StgValue>
</operation>

<operation id="1610" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1066" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_47 = load i32* %dina_0_addr_47, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_47"/></StgValue>
</operation>

<operation id="1611" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_47 = load i32* %dinb_1_addr_47, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_47"/></StgValue>
</operation>

<operation id="1612" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_47 = load i32* %dinb_0_addr_47, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_47"/></StgValue>
</operation>

<operation id="1613" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.46:2  %tmp_130 = icmp ugt i32 %out, 47

]]></node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1614" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.46:3  br i1 %tmp_130, label %48, label %._crit_edge.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1615" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1085" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_48 = getelementptr [128 x i32]* %dina_1, i64 0, i64 49

]]></node>
<StgValue><ssdm name="dina_1_addr_48"/></StgValue>
</operation>

<operation id="1616" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1086" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_48 = load i32* %dina_1_addr_48, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_48"/></StgValue>
</operation>

<operation id="1617" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1087" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_48 = getelementptr [128 x i32]* %dina_0, i64 0, i64 50

]]></node>
<StgValue><ssdm name="dina_0_addr_48"/></StgValue>
</operation>

<operation id="1618" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_48 = load i32* %dina_0_addr_48, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_48"/></StgValue>
</operation>

<operation id="1619" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1090" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_48 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 48

]]></node>
<StgValue><ssdm name="dinb_1_addr_48"/></StgValue>
</operation>

<operation id="1620" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_48 = load i32* %dinb_1_addr_48, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_48"/></StgValue>
</operation>

<operation id="1621" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_48 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 49

]]></node>
<StgValue><ssdm name="dinb_0_addr_48"/></StgValue>
</operation>

<operation id="1622" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_48 = load i32* %dinb_0_addr_48, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_48"/></StgValue>
</operation>

<operation id="1623" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.47:2  %tmp_131 = icmp ugt i32 %out, 48

]]></node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1624" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.47:3  br i1 %tmp_131, label %49, label %._crit_edge.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1625" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_49 = getelementptr [128 x i32]* %dina_1, i64 0, i64 50

]]></node>
<StgValue><ssdm name="dina_1_addr_49"/></StgValue>
</operation>

<operation id="1626" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1108" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_49 = load i32* %dina_1_addr_49, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_49"/></StgValue>
</operation>

<operation id="1627" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1109" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_49 = getelementptr [128 x i32]* %dina_0, i64 0, i64 51

]]></node>
<StgValue><ssdm name="dina_0_addr_49"/></StgValue>
</operation>

<operation id="1628" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1110" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_49 = load i32* %dina_0_addr_49, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_49"/></StgValue>
</operation>

<operation id="1629" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_49 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 49

]]></node>
<StgValue><ssdm name="dinb_1_addr_49"/></StgValue>
</operation>

<operation id="1630" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_49 = load i32* %dinb_1_addr_49, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_49"/></StgValue>
</operation>

<operation id="1631" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_49 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 50

]]></node>
<StgValue><ssdm name="dinb_0_addr_49"/></StgValue>
</operation>

<operation id="1632" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_49 = load i32* %dinb_0_addr_49, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_49"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1633" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73462">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.22:1  %gep3154_loc = phi double [ %tmp_12_21_32, %23 ], [ undef, %._crit_edge.21 ]

]]></node>
<StgValue><ssdm name="gep3154_loc"/></StgValue>
</operation>

<operation id="1634" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73637">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="573" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.23:1  %gep3151_loc = phi double [ %tmp_12_22, %24 ], [ undef, %._crit_edge.22 ]

]]></node>
<StgValue><ssdm name="gep3151_loc"/></StgValue>
</operation>

<operation id="1635" st_id="27" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72406">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_23 = fmul double %tmp_23_34, %tmp_11_23

]]></node>
<StgValue><ssdm name="tmp_12_23"/></StgValue>
</operation>

<operation id="1636" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24642">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1637" st_id="27" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72493">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_24 = fmul double %tmp_24_35, %tmp_11_24

]]></node>
<StgValue><ssdm name="tmp_12_24"/></StgValue>
</operation>

<operation id="1638" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24643">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="27" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72579">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

]]></node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>

<operation id="1640" st_id="27" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72666">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

]]></node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>

<operation id="1641" st_id="27" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73175">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

]]></node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>

<operation id="1642" st_id="27" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73350">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

]]></node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>

<operation id="1643" st_id="27" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73524">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

]]></node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>

<operation id="1644" st_id="27" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71021">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

]]></node>
<StgValue><ssdm name="tmp_12_31"/></StgValue>
</operation>

<operation id="1645" st_id="27" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71041">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

]]></node>
<StgValue><ssdm name="tmp_12_32"/></StgValue>
</operation>

<operation id="1646" st_id="27" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71062">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

]]></node>
<StgValue><ssdm name="tmp_12_33"/></StgValue>
</operation>

<operation id="1647" st_id="27" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71082">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

]]></node>
<StgValue><ssdm name="tmp_12_34"/></StgValue>
</operation>

<operation id="1648" st_id="27" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73160">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

]]></node>
<StgValue><ssdm name="tmp_12_35"/></StgValue>
</operation>

<operation id="1649" st_id="27" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73334">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

]]></node>
<StgValue><ssdm name="tmp_12_36"/></StgValue>
</operation>

<operation id="1650" st_id="27" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73509">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

]]></node>
<StgValue><ssdm name="tmp_12_37"/></StgValue>
</operation>

<operation id="1651" st_id="27" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73683">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

]]></node>
<StgValue><ssdm name="tmp_12_38"/></StgValue>
</operation>

<operation id="1652" st_id="27" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72409">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

]]></node>
<StgValue><ssdm name="tmp_12_39"/></StgValue>
</operation>

<operation id="1653" st_id="27" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72495">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

]]></node>
<StgValue><ssdm name="tmp_12_40"/></StgValue>
</operation>

<operation id="1654" st_id="27" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72582">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

]]></node>
<StgValue><ssdm name="tmp_12_41"/></StgValue>
</operation>

<operation id="1655" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_42_50 = bitcast i64 %a_union_42 to double

]]></node>
<StgValue><ssdm name="tmp_42_50"/></StgValue>
</operation>

<operation id="1656" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72690">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_42 = bitcast i64 %b_elem_42 to double

]]></node>
<StgValue><ssdm name="tmp_11_42"/></StgValue>
</operation>

<operation id="1657" st_id="27" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72668">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

]]></node>
<StgValue><ssdm name="tmp_12_42"/></StgValue>
</operation>

<operation id="1658" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_43_51 = bitcast i64 %a_union_43 to double

]]></node>
<StgValue><ssdm name="tmp_43_51"/></StgValue>
</operation>

<operation id="1659" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73212">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1032" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_43 = bitcast i64 %b_elem_43 to double

]]></node>
<StgValue><ssdm name="tmp_11_43"/></StgValue>
</operation>

<operation id="1660" st_id="27" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73178">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

]]></node>
<StgValue><ssdm name="tmp_12_43"/></StgValue>
</operation>

<operation id="1661" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_44 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_46, i32 %dina_1_load_46)

]]></node>
<StgValue><ssdm name="tmpa_1_44"/></StgValue>
</operation>

<operation id="1662" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_44 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_46, i32 %dinb_1_load_46)

]]></node>
<StgValue><ssdm name="tmpb_44"/></StgValue>
</operation>

<operation id="1663" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_44 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_44)

]]></node>
<StgValue><ssdm name="a_union_44"/></StgValue>
</operation>

<operation id="1664" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1053" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_44 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_44)

]]></node>
<StgValue><ssdm name="b_elem_44"/></StgValue>
</operation>

<operation id="1665" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1067" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_45 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_47, i32 %dina_1_load_47)

]]></node>
<StgValue><ssdm name="tmpa_1_45"/></StgValue>
</operation>

<operation id="1666" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_45 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_47, i32 %dinb_1_load_47)

]]></node>
<StgValue><ssdm name="tmpb_45"/></StgValue>
</operation>

<operation id="1667" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_45 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_45)

]]></node>
<StgValue><ssdm name="a_union_45"/></StgValue>
</operation>

<operation id="1668" st_id="27" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_45 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_45)

]]></node>
<StgValue><ssdm name="b_elem_45"/></StgValue>
</operation>

<operation id="1669" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1086" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_48 = load i32* %dina_1_addr_48, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_48"/></StgValue>
</operation>

<operation id="1670" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1088" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_48 = load i32* %dina_0_addr_48, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_48"/></StgValue>
</operation>

<operation id="1671" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_48 = load i32* %dinb_1_addr_48, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_48"/></StgValue>
</operation>

<operation id="1672" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_48 = load i32* %dinb_0_addr_48, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_48"/></StgValue>
</operation>

<operation id="1673" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1108" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_49 = load i32* %dina_1_addr_49, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_49"/></StgValue>
</operation>

<operation id="1674" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1110" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_49 = load i32* %dina_0_addr_49, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_49"/></StgValue>
</operation>

<operation id="1675" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1113" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_49 = load i32* %dinb_1_addr_49, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_49"/></StgValue>
</operation>

<operation id="1676" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1115" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_49 = load i32* %dinb_0_addr_49, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_49"/></StgValue>
</operation>

<operation id="1677" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.48:2  %tmp_132 = icmp ugt i32 %out, 49

]]></node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1678" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.48:3  br i1 %tmp_132, label %50, label %._crit_edge.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1679" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_50 = getelementptr [128 x i32]* %dina_1, i64 0, i64 51

]]></node>
<StgValue><ssdm name="dina_1_addr_50"/></StgValue>
</operation>

<operation id="1680" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_50 = load i32* %dina_1_addr_50, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_50"/></StgValue>
</operation>

<operation id="1681" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_50 = getelementptr [128 x i32]* %dina_0, i64 0, i64 52

]]></node>
<StgValue><ssdm name="dina_0_addr_50"/></StgValue>
</operation>

<operation id="1682" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1132" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_50 = load i32* %dina_0_addr_50, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_50"/></StgValue>
</operation>

<operation id="1683" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1134" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_50 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 50

]]></node>
<StgValue><ssdm name="dinb_1_addr_50"/></StgValue>
</operation>

<operation id="1684" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_50 = load i32* %dinb_1_addr_50, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_50"/></StgValue>
</operation>

<operation id="1685" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1136" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_50 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 51

]]></node>
<StgValue><ssdm name="dinb_0_addr_50"/></StgValue>
</operation>

<operation id="1686" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_50 = load i32* %dinb_0_addr_50, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_50"/></StgValue>
</operation>

<operation id="1687" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.49:2  %tmp_133 = icmp ugt i32 %out, 50

]]></node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1688" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.49:3  br i1 %tmp_133, label %51, label %._crit_edge.50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1689" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_51 = getelementptr [128 x i32]* %dina_1, i64 0, i64 52

]]></node>
<StgValue><ssdm name="dina_1_addr_51"/></StgValue>
</operation>

<operation id="1690" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_51 = load i32* %dina_1_addr_51, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_51"/></StgValue>
</operation>

<operation id="1691" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_51 = getelementptr [128 x i32]* %dina_0, i64 0, i64 53

]]></node>
<StgValue><ssdm name="dina_0_addr_51"/></StgValue>
</operation>

<operation id="1692" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_51 = load i32* %dina_0_addr_51, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_51"/></StgValue>
</operation>

<operation id="1693" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1156" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_51 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 51

]]></node>
<StgValue><ssdm name="dinb_1_addr_51"/></StgValue>
</operation>

<operation id="1694" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_51 = load i32* %dinb_1_addr_51, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_51"/></StgValue>
</operation>

<operation id="1695" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1158" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_51 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 52

]]></node>
<StgValue><ssdm name="dinb_0_addr_51"/></StgValue>
</operation>

<operation id="1696" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1159" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_51 = load i32* %dinb_0_addr_51, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_51"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1697" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72384">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.24:1  %gep3148_loc = phi double [ %tmp_12_23, %25 ], [ undef, %._crit_edge.23 ]

]]></node>
<StgValue><ssdm name="gep3148_loc"/></StgValue>
</operation>

<operation id="1698" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72471">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="617" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.25:1  %gep3145_loc = phi double [ %tmp_12_24, %26 ], [ undef, %._crit_edge.24 ]

]]></node>
<StgValue><ssdm name="gep3145_loc"/></StgValue>
</operation>

<operation id="1699" st_id="28" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72580">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_25 = fmul double %tmp_25_36, %tmp_11_25

]]></node>
<StgValue><ssdm name="tmp_12_25"/></StgValue>
</operation>

<operation id="1700" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24644">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="636" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1701" st_id="28" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72667">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="657" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_26 = fmul double %tmp_26_37, %tmp_11_26

]]></node>
<StgValue><ssdm name="tmp_12_26"/></StgValue>
</operation>

<operation id="1702" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24645">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1703" st_id="28" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73176">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

]]></node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>

<operation id="1704" st_id="28" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73351">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

]]></node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>

<operation id="1705" st_id="28" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73525">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

]]></node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>

<operation id="1706" st_id="28" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71022">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

]]></node>
<StgValue><ssdm name="tmp_12_31"/></StgValue>
</operation>

<operation id="1707" st_id="28" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71042">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

]]></node>
<StgValue><ssdm name="tmp_12_32"/></StgValue>
</operation>

<operation id="1708" st_id="28" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71063">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

]]></node>
<StgValue><ssdm name="tmp_12_33"/></StgValue>
</operation>

<operation id="1709" st_id="28" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71083">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

]]></node>
<StgValue><ssdm name="tmp_12_34"/></StgValue>
</operation>

<operation id="1710" st_id="28" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73161">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

]]></node>
<StgValue><ssdm name="tmp_12_35"/></StgValue>
</operation>

<operation id="1711" st_id="28" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73335">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

]]></node>
<StgValue><ssdm name="tmp_12_36"/></StgValue>
</operation>

<operation id="1712" st_id="28" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73510">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

]]></node>
<StgValue><ssdm name="tmp_12_37"/></StgValue>
</operation>

<operation id="1713" st_id="28" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73684">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

]]></node>
<StgValue><ssdm name="tmp_12_38"/></StgValue>
</operation>

<operation id="1714" st_id="28" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72410">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

]]></node>
<StgValue><ssdm name="tmp_12_39"/></StgValue>
</operation>

<operation id="1715" st_id="28" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72496">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

]]></node>
<StgValue><ssdm name="tmp_12_40"/></StgValue>
</operation>

<operation id="1716" st_id="28" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72583">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

]]></node>
<StgValue><ssdm name="tmp_12_41"/></StgValue>
</operation>

<operation id="1717" st_id="28" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72669">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

]]></node>
<StgValue><ssdm name="tmp_12_42"/></StgValue>
</operation>

<operation id="1718" st_id="28" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73179">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

]]></node>
<StgValue><ssdm name="tmp_12_43"/></StgValue>
</operation>

<operation id="1719" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_44_52 = bitcast i64 %a_union_44 to double

]]></node>
<StgValue><ssdm name="tmp_44_52"/></StgValue>
</operation>

<operation id="1720" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73387">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1054" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_44 = bitcast i64 %b_elem_44 to double

]]></node>
<StgValue><ssdm name="tmp_11_44"/></StgValue>
</operation>

<operation id="1721" st_id="28" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73353">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

]]></node>
<StgValue><ssdm name="tmp_12_44"/></StgValue>
</operation>

<operation id="1722" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_45_53 = bitcast i64 %a_union_45 to double

]]></node>
<StgValue><ssdm name="tmp_45_53"/></StgValue>
</operation>

<operation id="1723" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73562">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_45 = bitcast i64 %b_elem_45 to double

]]></node>
<StgValue><ssdm name="tmp_11_45"/></StgValue>
</operation>

<operation id="1724" st_id="28" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73528">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

]]></node>
<StgValue><ssdm name="tmp_12_45"/></StgValue>
</operation>

<operation id="1725" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1089" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_46 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_48, i32 %dina_1_load_48)

]]></node>
<StgValue><ssdm name="tmpa_1_46"/></StgValue>
</operation>

<operation id="1726" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_46 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_48, i32 %dinb_1_load_48)

]]></node>
<StgValue><ssdm name="tmpb_46"/></StgValue>
</operation>

<operation id="1727" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1095" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_46 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_46)

]]></node>
<StgValue><ssdm name="a_union_46"/></StgValue>
</operation>

<operation id="1728" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_46 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_46)

]]></node>
<StgValue><ssdm name="b_elem_46"/></StgValue>
</operation>

<operation id="1729" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1111" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_47 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_49, i32 %dina_1_load_49)

]]></node>
<StgValue><ssdm name="tmpa_1_47"/></StgValue>
</operation>

<operation id="1730" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1116" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_47 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_49, i32 %dinb_1_load_49)

]]></node>
<StgValue><ssdm name="tmpb_47"/></StgValue>
</operation>

<operation id="1731" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_47 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_47)

]]></node>
<StgValue><ssdm name="a_union_47"/></StgValue>
</operation>

<operation id="1732" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_47 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_47)

]]></node>
<StgValue><ssdm name="b_elem_47"/></StgValue>
</operation>

<operation id="1733" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_50 = load i32* %dina_1_addr_50, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_50"/></StgValue>
</operation>

<operation id="1734" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1132" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_50 = load i32* %dina_0_addr_50, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_50"/></StgValue>
</operation>

<operation id="1735" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_50 = load i32* %dinb_1_addr_50, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_50"/></StgValue>
</operation>

<operation id="1736" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1137" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_50 = load i32* %dinb_0_addr_50, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_50"/></StgValue>
</operation>

<operation id="1737" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_51 = load i32* %dina_1_addr_51, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_51"/></StgValue>
</operation>

<operation id="1738" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_51 = load i32* %dina_0_addr_51, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_51"/></StgValue>
</operation>

<operation id="1739" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_51 = load i32* %dinb_1_addr_51, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_51"/></StgValue>
</operation>

<operation id="1740" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1159" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_51 = load i32* %dinb_0_addr_51, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_51"/></StgValue>
</operation>

<operation id="1741" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.50:2  %tmp_51 = icmp ugt i32 %out, 51

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1742" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.50:3  br i1 %tmp_51, label %52, label %._crit_edge.51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1743" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1173" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_52 = getelementptr [128 x i32]* %dina_1, i64 0, i64 53

]]></node>
<StgValue><ssdm name="dina_1_addr_52"/></StgValue>
</operation>

<operation id="1744" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_52 = load i32* %dina_1_addr_52, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_52"/></StgValue>
</operation>

<operation id="1745" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1175" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_52 = getelementptr [128 x i32]* %dina_0, i64 0, i64 54

]]></node>
<StgValue><ssdm name="dina_0_addr_52"/></StgValue>
</operation>

<operation id="1746" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_52 = load i32* %dina_0_addr_52, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_52"/></StgValue>
</operation>

<operation id="1747" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1178" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_52 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 52

]]></node>
<StgValue><ssdm name="dinb_1_addr_52"/></StgValue>
</operation>

<operation id="1748" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_52 = load i32* %dinb_1_addr_52, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_52"/></StgValue>
</operation>

<operation id="1749" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_52 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 53

]]></node>
<StgValue><ssdm name="dinb_0_addr_52"/></StgValue>
</operation>

<operation id="1750" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_52 = load i32* %dinb_0_addr_52, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_52"/></StgValue>
</operation>

<operation id="1751" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.51:2  %tmp_52 = icmp ugt i32 %out, 52

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1752" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.51:3  br i1 %tmp_52, label %53, label %._crit_edge.52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1753" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1195" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_53 = getelementptr [128 x i32]* %dina_1, i64 0, i64 54

]]></node>
<StgValue><ssdm name="dina_1_addr_53"/></StgValue>
</operation>

<operation id="1754" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1196" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_53 = load i32* %dina_1_addr_53, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_53"/></StgValue>
</operation>

<operation id="1755" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1197" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_53 = getelementptr [128 x i32]* %dina_0, i64 0, i64 55

]]></node>
<StgValue><ssdm name="dina_0_addr_53"/></StgValue>
</operation>

<operation id="1756" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_53 = load i32* %dina_0_addr_53, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_53"/></StgValue>
</operation>

<operation id="1757" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1200" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_53 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 53

]]></node>
<StgValue><ssdm name="dinb_1_addr_53"/></StgValue>
</operation>

<operation id="1758" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_53 = load i32* %dinb_1_addr_53, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_53"/></StgValue>
</operation>

<operation id="1759" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1202" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_53 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 54

]]></node>
<StgValue><ssdm name="dinb_0_addr_53"/></StgValue>
</operation>

<operation id="1760" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1203" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_53 = load i32* %dinb_0_addr_53, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_53"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1761" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72558">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="639" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.26:1  %gep3142_loc = phi double [ %tmp_12_25, %27 ], [ undef, %._crit_edge.25 ]

]]></node>
<StgValue><ssdm name="gep3142_loc"/></StgValue>
</operation>

<operation id="1762" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72645">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.27:1  %gep3139_loc = phi double [ %tmp_12_26, %28 ], [ undef, %._crit_edge.26 ]

]]></node>
<StgValue><ssdm name="gep3139_loc"/></StgValue>
</operation>

<operation id="1763" st_id="29" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73177">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_27 = fmul double %tmp_27_38, %tmp_11_27

]]></node>
<StgValue><ssdm name="tmp_12_27"/></StgValue>
</operation>

<operation id="1764" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24646">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1765" st_id="29" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73352">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_28 = fmul double %tmp_28_39, %tmp_11_28

]]></node>
<StgValue><ssdm name="tmp_12_28"/></StgValue>
</operation>

<operation id="1766" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24647">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="702" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1767" st_id="29" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73526">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

]]></node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>

<operation id="1768" st_id="29" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71023">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

]]></node>
<StgValue><ssdm name="tmp_12_31"/></StgValue>
</operation>

<operation id="1769" st_id="29" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71043">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

]]></node>
<StgValue><ssdm name="tmp_12_32"/></StgValue>
</operation>

<operation id="1770" st_id="29" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71064">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

]]></node>
<StgValue><ssdm name="tmp_12_33"/></StgValue>
</operation>

<operation id="1771" st_id="29" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71084">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

]]></node>
<StgValue><ssdm name="tmp_12_34"/></StgValue>
</operation>

<operation id="1772" st_id="29" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73162">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

]]></node>
<StgValue><ssdm name="tmp_12_35"/></StgValue>
</operation>

<operation id="1773" st_id="29" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73336">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

]]></node>
<StgValue><ssdm name="tmp_12_36"/></StgValue>
</operation>

<operation id="1774" st_id="29" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73511">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

]]></node>
<StgValue><ssdm name="tmp_12_37"/></StgValue>
</operation>

<operation id="1775" st_id="29" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73685">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

]]></node>
<StgValue><ssdm name="tmp_12_38"/></StgValue>
</operation>

<operation id="1776" st_id="29" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72411">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

]]></node>
<StgValue><ssdm name="tmp_12_39"/></StgValue>
</operation>

<operation id="1777" st_id="29" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72497">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

]]></node>
<StgValue><ssdm name="tmp_12_40"/></StgValue>
</operation>

<operation id="1778" st_id="29" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72584">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

]]></node>
<StgValue><ssdm name="tmp_12_41"/></StgValue>
</operation>

<operation id="1779" st_id="29" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72670">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

]]></node>
<StgValue><ssdm name="tmp_12_42"/></StgValue>
</operation>

<operation id="1780" st_id="29" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73180">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

]]></node>
<StgValue><ssdm name="tmp_12_43"/></StgValue>
</operation>

<operation id="1781" st_id="29" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73354">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

]]></node>
<StgValue><ssdm name="tmp_12_44"/></StgValue>
</operation>

<operation id="1782" st_id="29" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73529">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

]]></node>
<StgValue><ssdm name="tmp_12_45"/></StgValue>
</operation>

<operation id="1783" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_46_54 = bitcast i64 %a_union_46 to double

]]></node>
<StgValue><ssdm name="tmp_46_54"/></StgValue>
</operation>

<operation id="1784" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73737">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_46 = bitcast i64 %b_elem_46 to double

]]></node>
<StgValue><ssdm name="tmp_11_46"/></StgValue>
</operation>

<operation id="1785" st_id="29" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73703">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

]]></node>
<StgValue><ssdm name="tmp_12_46"/></StgValue>
</operation>

<operation id="1786" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1118" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_47_55 = bitcast i64 %a_union_47 to double

]]></node>
<StgValue><ssdm name="tmp_47_55"/></StgValue>
</operation>

<operation id="1787" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71698">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1120" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_47 = bitcast i64 %b_elem_47 to double

]]></node>
<StgValue><ssdm name="tmp_11_47"/></StgValue>
</operation>

<operation id="1788" st_id="29" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71687">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

]]></node>
<StgValue><ssdm name="tmp_12_47"/></StgValue>
</operation>

<operation id="1789" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_48 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_50, i32 %dina_1_load_50)

]]></node>
<StgValue><ssdm name="tmpa_1_48"/></StgValue>
</operation>

<operation id="1790" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1138" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_48 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_50, i32 %dinb_1_load_50)

]]></node>
<StgValue><ssdm name="tmpb_48"/></StgValue>
</operation>

<operation id="1791" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_48 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_48)

]]></node>
<StgValue><ssdm name="a_union_48"/></StgValue>
</operation>

<operation id="1792" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_48 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_48)

]]></node>
<StgValue><ssdm name="b_elem_48"/></StgValue>
</operation>

<operation id="1793" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1155" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_49 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_51, i32 %dina_1_load_51)

]]></node>
<StgValue><ssdm name="tmpa_1_49"/></StgValue>
</operation>

<operation id="1794" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1160" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_49 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_51, i32 %dinb_1_load_51)

]]></node>
<StgValue><ssdm name="tmpb_49"/></StgValue>
</operation>

<operation id="1795" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_49 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_49)

]]></node>
<StgValue><ssdm name="a_union_49"/></StgValue>
</operation>

<operation id="1796" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_49 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_49)

]]></node>
<StgValue><ssdm name="b_elem_49"/></StgValue>
</operation>

<operation id="1797" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_52 = load i32* %dina_1_addr_52, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_52"/></StgValue>
</operation>

<operation id="1798" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_52 = load i32* %dina_0_addr_52, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_52"/></StgValue>
</operation>

<operation id="1799" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_52 = load i32* %dinb_1_addr_52, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_52"/></StgValue>
</operation>

<operation id="1800" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_52 = load i32* %dinb_0_addr_52, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_52"/></StgValue>
</operation>

<operation id="1801" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1196" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_53 = load i32* %dina_1_addr_53, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_53"/></StgValue>
</operation>

<operation id="1802" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_53 = load i32* %dina_0_addr_53, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_53"/></StgValue>
</operation>

<operation id="1803" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_53 = load i32* %dinb_1_addr_53, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_53"/></StgValue>
</operation>

<operation id="1804" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1203" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_53 = load i32* %dinb_0_addr_53, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_53"/></StgValue>
</operation>

<operation id="1805" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.52:2  %tmp_53 = icmp ugt i32 %out, 53

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1806" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.52:3  br i1 %tmp_53, label %54, label %._crit_edge.53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1807" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1217" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_54 = getelementptr [128 x i32]* %dina_1, i64 0, i64 55

]]></node>
<StgValue><ssdm name="dina_1_addr_54"/></StgValue>
</operation>

<operation id="1808" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_54 = load i32* %dina_1_addr_54, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_54"/></StgValue>
</operation>

<operation id="1809" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1219" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_54 = getelementptr [128 x i32]* %dina_0, i64 0, i64 56

]]></node>
<StgValue><ssdm name="dina_0_addr_54"/></StgValue>
</operation>

<operation id="1810" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_54 = load i32* %dina_0_addr_54, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_54"/></StgValue>
</operation>

<operation id="1811" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_54 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 54

]]></node>
<StgValue><ssdm name="dinb_1_addr_54"/></StgValue>
</operation>

<operation id="1812" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_54 = load i32* %dinb_1_addr_54, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_54"/></StgValue>
</operation>

<operation id="1813" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1224" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_54 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 55

]]></node>
<StgValue><ssdm name="dinb_0_addr_54"/></StgValue>
</operation>

<operation id="1814" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_54 = load i32* %dinb_0_addr_54, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_54"/></StgValue>
</operation>

<operation id="1815" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1236" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.53:2  %tmp_54 = icmp ugt i32 %out, 54

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1816" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.53:3  br i1 %tmp_54, label %55, label %._crit_edge.54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1817" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1239" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_55 = getelementptr [128 x i32]* %dina_1, i64 0, i64 56

]]></node>
<StgValue><ssdm name="dina_1_addr_55"/></StgValue>
</operation>

<operation id="1818" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_55 = load i32* %dina_1_addr_55, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_55"/></StgValue>
</operation>

<operation id="1819" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1241" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_55 = getelementptr [128 x i32]* %dina_0, i64 0, i64 57

]]></node>
<StgValue><ssdm name="dina_0_addr_55"/></StgValue>
</operation>

<operation id="1820" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1242" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_55 = load i32* %dina_0_addr_55, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_55"/></StgValue>
</operation>

<operation id="1821" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1244" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_55 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 55

]]></node>
<StgValue><ssdm name="dinb_1_addr_55"/></StgValue>
</operation>

<operation id="1822" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_55 = load i32* %dinb_1_addr_55, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_55"/></StgValue>
</operation>

<operation id="1823" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_55 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 56

]]></node>
<StgValue><ssdm name="dinb_0_addr_55"/></StgValue>
</operation>

<operation id="1824" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_55 = load i32* %dinb_0_addr_55, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_55"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1825" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73133">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.28:1  %gep3136_loc = phi double [ %tmp_12_27, %29 ], [ undef, %._crit_edge.27 ]

]]></node>
<StgValue><ssdm name="gep3136_loc"/></StgValue>
</operation>

<operation id="1826" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73308">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="705" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.29:1  %gep3133_loc = phi double [ %tmp_12_28, %30 ], [ undef, %._crit_edge.28 ]

]]></node>
<StgValue><ssdm name="gep3133_loc"/></StgValue>
</operation>

<operation id="1827" st_id="30" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73527">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="723" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_29 = fmul double %tmp_29_40, %tmp_11_29

]]></node>
<StgValue><ssdm name="tmp_12_29"/></StgValue>
</operation>

<operation id="1828" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24648">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="724" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1829" st_id="30" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71024">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_31 = fmul double %tmp_31, %tmp_11_31

]]></node>
<StgValue><ssdm name="tmp_12_31"/></StgValue>
</operation>

<operation id="1830" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24650">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1831" st_id="30" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71044">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

]]></node>
<StgValue><ssdm name="tmp_12_32"/></StgValue>
</operation>

<operation id="1832" st_id="30" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71065">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

]]></node>
<StgValue><ssdm name="tmp_12_33"/></StgValue>
</operation>

<operation id="1833" st_id="30" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71085">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

]]></node>
<StgValue><ssdm name="tmp_12_34"/></StgValue>
</operation>

<operation id="1834" st_id="30" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73163">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

]]></node>
<StgValue><ssdm name="tmp_12_35"/></StgValue>
</operation>

<operation id="1835" st_id="30" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73337">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

]]></node>
<StgValue><ssdm name="tmp_12_36"/></StgValue>
</operation>

<operation id="1836" st_id="30" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73512">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

]]></node>
<StgValue><ssdm name="tmp_12_37"/></StgValue>
</operation>

<operation id="1837" st_id="30" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73686">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

]]></node>
<StgValue><ssdm name="tmp_12_38"/></StgValue>
</operation>

<operation id="1838" st_id="30" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72412">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

]]></node>
<StgValue><ssdm name="tmp_12_39"/></StgValue>
</operation>

<operation id="1839" st_id="30" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72498">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

]]></node>
<StgValue><ssdm name="tmp_12_40"/></StgValue>
</operation>

<operation id="1840" st_id="30" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72585">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

]]></node>
<StgValue><ssdm name="tmp_12_41"/></StgValue>
</operation>

<operation id="1841" st_id="30" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72671">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

]]></node>
<StgValue><ssdm name="tmp_12_42"/></StgValue>
</operation>

<operation id="1842" st_id="30" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73181">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

]]></node>
<StgValue><ssdm name="tmp_12_43"/></StgValue>
</operation>

<operation id="1843" st_id="30" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73355">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

]]></node>
<StgValue><ssdm name="tmp_12_44"/></StgValue>
</operation>

<operation id="1844" st_id="30" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73530">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

]]></node>
<StgValue><ssdm name="tmp_12_45"/></StgValue>
</operation>

<operation id="1845" st_id="30" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73704">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

]]></node>
<StgValue><ssdm name="tmp_12_46"/></StgValue>
</operation>

<operation id="1846" st_id="30" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71688">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

]]></node>
<StgValue><ssdm name="tmp_12_47"/></StgValue>
</operation>

<operation id="1847" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_48_56 = bitcast i64 %a_union_48 to double

]]></node>
<StgValue><ssdm name="tmp_48_56"/></StgValue>
</operation>

<operation id="1848" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71741">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1142" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_48 = bitcast i64 %b_elem_48 to double

]]></node>
<StgValue><ssdm name="tmp_11_48"/></StgValue>
</operation>

<operation id="1849" st_id="30" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71730">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

]]></node>
<StgValue><ssdm name="tmp_12_48"/></StgValue>
</operation>

<operation id="1850" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1162" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_49_57 = bitcast i64 %a_union_49 to double

]]></node>
<StgValue><ssdm name="tmp_49_57"/></StgValue>
</operation>

<operation id="1851" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71784">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1164" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_49 = bitcast i64 %b_elem_49 to double

]]></node>
<StgValue><ssdm name="tmp_11_49"/></StgValue>
</operation>

<operation id="1852" st_id="30" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71773">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

]]></node>
<StgValue><ssdm name="tmp_12_49"/></StgValue>
</operation>

<operation id="1853" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_50 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_52, i32 %dina_1_load_52)

]]></node>
<StgValue><ssdm name="tmpa_1_50"/></StgValue>
</operation>

<operation id="1854" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_50 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_52, i32 %dinb_1_load_52)

]]></node>
<StgValue><ssdm name="tmpb_50"/></StgValue>
</operation>

<operation id="1855" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_50 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_50)

]]></node>
<StgValue><ssdm name="a_union_50"/></StgValue>
</operation>

<operation id="1856" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_50 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_50)

]]></node>
<StgValue><ssdm name="b_elem_50"/></StgValue>
</operation>

<operation id="1857" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_51 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_53, i32 %dina_1_load_53)

]]></node>
<StgValue><ssdm name="tmpa_1_51"/></StgValue>
</operation>

<operation id="1858" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1204" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_51 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_53, i32 %dinb_1_load_53)

]]></node>
<StgValue><ssdm name="tmpb_51"/></StgValue>
</operation>

<operation id="1859" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_51 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_51)

]]></node>
<StgValue><ssdm name="a_union_51"/></StgValue>
</operation>

<operation id="1860" st_id="30" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_51 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_51)

]]></node>
<StgValue><ssdm name="b_elem_51"/></StgValue>
</operation>

<operation id="1861" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_54 = load i32* %dina_1_addr_54, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_54"/></StgValue>
</operation>

<operation id="1862" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_54 = load i32* %dina_0_addr_54, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_54"/></StgValue>
</operation>

<operation id="1863" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_54 = load i32* %dinb_1_addr_54, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_54"/></StgValue>
</operation>

<operation id="1864" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_54 = load i32* %dinb_0_addr_54, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_54"/></StgValue>
</operation>

<operation id="1865" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1240" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_55 = load i32* %dina_1_addr_55, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_55"/></StgValue>
</operation>

<operation id="1866" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1242" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_55 = load i32* %dina_0_addr_55, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_55"/></StgValue>
</operation>

<operation id="1867" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_55 = load i32* %dinb_1_addr_55, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_55"/></StgValue>
</operation>

<operation id="1868" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_55 = load i32* %dinb_0_addr_55, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_55"/></StgValue>
</operation>

<operation id="1869" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.54:2  %tmp_55 = icmp ugt i32 %out, 55

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1870" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.54:3  br i1 %tmp_55, label %56, label %._crit_edge.55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1871" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_56 = getelementptr [128 x i32]* %dina_1, i64 0, i64 57

]]></node>
<StgValue><ssdm name="dina_1_addr_56"/></StgValue>
</operation>

<operation id="1872" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1262" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_56 = load i32* %dina_1_addr_56, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_56"/></StgValue>
</operation>

<operation id="1873" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1263" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_56 = getelementptr [128 x i32]* %dina_0, i64 0, i64 58

]]></node>
<StgValue><ssdm name="dina_0_addr_56"/></StgValue>
</operation>

<operation id="1874" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1264" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_56 = load i32* %dina_0_addr_56, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_56"/></StgValue>
</operation>

<operation id="1875" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_56 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 56

]]></node>
<StgValue><ssdm name="dinb_1_addr_56"/></StgValue>
</operation>

<operation id="1876" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_56 = load i32* %dinb_1_addr_56, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_56"/></StgValue>
</operation>

<operation id="1877" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_56 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 57

]]></node>
<StgValue><ssdm name="dinb_0_addr_56"/></StgValue>
</operation>

<operation id="1878" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_56 = load i32* %dinb_0_addr_56, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_56"/></StgValue>
</operation>

<operation id="1879" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.55:2  %tmp_56 = icmp ugt i32 %out, 56

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1880" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.55:3  br i1 %tmp_56, label %57, label %._crit_edge.56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1881" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1283" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_57 = getelementptr [128 x i32]* %dina_1, i64 0, i64 58

]]></node>
<StgValue><ssdm name="dina_1_addr_57"/></StgValue>
</operation>

<operation id="1882" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1284" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_57 = load i32* %dina_1_addr_57, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_57"/></StgValue>
</operation>

<operation id="1883" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_57 = getelementptr [128 x i32]* %dina_0, i64 0, i64 59

]]></node>
<StgValue><ssdm name="dina_0_addr_57"/></StgValue>
</operation>

<operation id="1884" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_57 = load i32* %dina_0_addr_57, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_57"/></StgValue>
</operation>

<operation id="1885" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1288" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_57 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 57

]]></node>
<StgValue><ssdm name="dinb_1_addr_57"/></StgValue>
</operation>

<operation id="1886" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_57 = load i32* %dinb_1_addr_57, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_57"/></StgValue>
</operation>

<operation id="1887" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1290" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_57 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 58

]]></node>
<StgValue><ssdm name="dinb_0_addr_57"/></StgValue>
</operation>

<operation id="1888" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_57 = load i32* %dinb_0_addr_57, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_57"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1889" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.0:1  %gep3220_loc = phi double [ undef, %0 ], [ %tmp_7, %1 ]

]]></node>
<StgValue><ssdm name="gep3220_loc"/></StgValue>
</operation>

<operation id="1890" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73483">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.30:1  %gep3130_loc = phi double [ %tmp_12_29, %31 ], [ undef, %._crit_edge.29 ]

]]></node>
<StgValue><ssdm name="gep3130_loc"/></StgValue>
</operation>

<operation id="1891" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71014">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.32:1  %elem_mult_load_1 = phi double [ %tmp_12_31, %33 ], [ undef, %._crit_edge.31 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1"/></StgValue>
</operation>

<operation id="1892" st_id="31" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71045">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_32 = fmul double %tmp_32, %tmp_11_32

]]></node>
<StgValue><ssdm name="tmp_12_32"/></StgValue>
</operation>

<operation id="1893" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24651">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1894" st_id="31" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71066">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_33 = fmul double %tmp_33, %tmp_11_33

]]></node>
<StgValue><ssdm name="tmp_12_33"/></StgValue>
</operation>

<operation id="1895" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24652">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1896" st_id="31" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71086">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

]]></node>
<StgValue><ssdm name="tmp_12_34"/></StgValue>
</operation>

<operation id="1897" st_id="31" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73164">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

]]></node>
<StgValue><ssdm name="tmp_12_35"/></StgValue>
</operation>

<operation id="1898" st_id="31" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73338">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

]]></node>
<StgValue><ssdm name="tmp_12_36"/></StgValue>
</operation>

<operation id="1899" st_id="31" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73513">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

]]></node>
<StgValue><ssdm name="tmp_12_37"/></StgValue>
</operation>

<operation id="1900" st_id="31" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73687">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

]]></node>
<StgValue><ssdm name="tmp_12_38"/></StgValue>
</operation>

<operation id="1901" st_id="31" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72413">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

]]></node>
<StgValue><ssdm name="tmp_12_39"/></StgValue>
</operation>

<operation id="1902" st_id="31" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72499">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

]]></node>
<StgValue><ssdm name="tmp_12_40"/></StgValue>
</operation>

<operation id="1903" st_id="31" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72586">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

]]></node>
<StgValue><ssdm name="tmp_12_41"/></StgValue>
</operation>

<operation id="1904" st_id="31" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72672">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

]]></node>
<StgValue><ssdm name="tmp_12_42"/></StgValue>
</operation>

<operation id="1905" st_id="31" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73182">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

]]></node>
<StgValue><ssdm name="tmp_12_43"/></StgValue>
</operation>

<operation id="1906" st_id="31" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73356">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

]]></node>
<StgValue><ssdm name="tmp_12_44"/></StgValue>
</operation>

<operation id="1907" st_id="31" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73531">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

]]></node>
<StgValue><ssdm name="tmp_12_45"/></StgValue>
</operation>

<operation id="1908" st_id="31" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73705">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

]]></node>
<StgValue><ssdm name="tmp_12_46"/></StgValue>
</operation>

<operation id="1909" st_id="31" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71689">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

]]></node>
<StgValue><ssdm name="tmp_12_47"/></StgValue>
</operation>

<operation id="1910" st_id="31" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71731">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

]]></node>
<StgValue><ssdm name="tmp_12_48"/></StgValue>
</operation>

<operation id="1911" st_id="31" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71774">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

]]></node>
<StgValue><ssdm name="tmp_12_49"/></StgValue>
</operation>

<operation id="1912" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1184" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_50_58 = bitcast i64 %a_union_50 to double

]]></node>
<StgValue><ssdm name="tmp_50_58"/></StgValue>
</operation>

<operation id="1913" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71827">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1186" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_50 = bitcast i64 %b_elem_50 to double

]]></node>
<StgValue><ssdm name="tmp_11_50"/></StgValue>
</operation>

<operation id="1914" st_id="31" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71816">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

]]></node>
<StgValue><ssdm name="tmp_12_50"/></StgValue>
</operation>

<operation id="1915" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1206" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_51_59 = bitcast i64 %a_union_51 to double

]]></node>
<StgValue><ssdm name="tmp_51_59"/></StgValue>
</operation>

<operation id="1916" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73213">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1208" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_51 = bitcast i64 %b_elem_51 to double

]]></node>
<StgValue><ssdm name="tmp_11_51"/></StgValue>
</operation>

<operation id="1917" st_id="31" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73189">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

]]></node>
<StgValue><ssdm name="tmp_12_51"/></StgValue>
</operation>

<operation id="1918" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1221" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_52 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_54, i32 %dina_1_load_54)

]]></node>
<StgValue><ssdm name="tmpa_1_52"/></StgValue>
</operation>

<operation id="1919" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1226" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_52 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_54, i32 %dinb_1_load_54)

]]></node>
<StgValue><ssdm name="tmpb_52"/></StgValue>
</operation>

<operation id="1920" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_52 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_52)

]]></node>
<StgValue><ssdm name="a_union_52"/></StgValue>
</operation>

<operation id="1921" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_52 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_52)

]]></node>
<StgValue><ssdm name="b_elem_52"/></StgValue>
</operation>

<operation id="1922" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_53 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_55, i32 %dina_1_load_55)

]]></node>
<StgValue><ssdm name="tmpa_1_53"/></StgValue>
</operation>

<operation id="1923" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1248" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_53 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_55, i32 %dinb_1_load_55)

]]></node>
<StgValue><ssdm name="tmpb_53"/></StgValue>
</operation>

<operation id="1924" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_53 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_53)

]]></node>
<StgValue><ssdm name="a_union_53"/></StgValue>
</operation>

<operation id="1925" st_id="31" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_53 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_53)

]]></node>
<StgValue><ssdm name="b_elem_53"/></StgValue>
</operation>

<operation id="1926" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1262" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_56 = load i32* %dina_1_addr_56, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_56"/></StgValue>
</operation>

<operation id="1927" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1264" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_56 = load i32* %dina_0_addr_56, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_56"/></StgValue>
</operation>

<operation id="1928" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_56 = load i32* %dinb_1_addr_56, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_56"/></StgValue>
</operation>

<operation id="1929" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_56 = load i32* %dinb_0_addr_56, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_56"/></StgValue>
</operation>

<operation id="1930" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1284" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_57 = load i32* %dina_1_addr_57, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_57"/></StgValue>
</operation>

<operation id="1931" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_57 = load i32* %dina_0_addr_57, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_57"/></StgValue>
</operation>

<operation id="1932" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_57 = load i32* %dinb_1_addr_57, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_57"/></StgValue>
</operation>

<operation id="1933" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_57 = load i32* %dinb_0_addr_57, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_57"/></StgValue>
</operation>

<operation id="1934" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.56:2  %tmp_57 = icmp ugt i32 %out, 57

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1935" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.56:3  br i1 %tmp_57, label %58, label %._crit_edge.57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1936" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1305" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_58 = getelementptr [128 x i32]* %dina_1, i64 0, i64 59

]]></node>
<StgValue><ssdm name="dina_1_addr_58"/></StgValue>
</operation>

<operation id="1937" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1306" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_58 = load i32* %dina_1_addr_58, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_58"/></StgValue>
</operation>

<operation id="1938" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1307" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_58 = getelementptr [128 x i32]* %dina_0, i64 0, i64 60

]]></node>
<StgValue><ssdm name="dina_0_addr_58"/></StgValue>
</operation>

<operation id="1939" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1308" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_58 = load i32* %dina_0_addr_58, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_58"/></StgValue>
</operation>

<operation id="1940" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1310" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_58 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 58

]]></node>
<StgValue><ssdm name="dinb_1_addr_58"/></StgValue>
</operation>

<operation id="1941" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_58 = load i32* %dinb_1_addr_58, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_58"/></StgValue>
</operation>

<operation id="1942" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1312" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_58 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 59

]]></node>
<StgValue><ssdm name="dinb_0_addr_58"/></StgValue>
</operation>

<operation id="1943" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_58 = load i32* %dinb_0_addr_58, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_58"/></StgValue>
</operation>

<operation id="1944" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1324" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.57:2  %tmp_58 = icmp ugt i32 %out, 58

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1945" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.57:3  br i1 %tmp_58, label %59, label %._crit_edge.58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1946" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1327" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_59 = getelementptr [128 x i32]* %dina_1, i64 0, i64 60

]]></node>
<StgValue><ssdm name="dina_1_addr_59"/></StgValue>
</operation>

<operation id="1947" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1328" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_59 = load i32* %dina_1_addr_59, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_59"/></StgValue>
</operation>

<operation id="1948" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1329" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_59 = getelementptr [128 x i32]* %dina_0, i64 0, i64 61

]]></node>
<StgValue><ssdm name="dina_0_addr_59"/></StgValue>
</operation>

<operation id="1949" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1330" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_59 = load i32* %dina_0_addr_59, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_59"/></StgValue>
</operation>

<operation id="1950" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1332" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_59 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 59

]]></node>
<StgValue><ssdm name="dinb_1_addr_59"/></StgValue>
</operation>

<operation id="1951" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_59 = load i32* %dinb_1_addr_59, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_59"/></StgValue>
</operation>

<operation id="1952" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1334" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_59 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 60

]]></node>
<StgValue><ssdm name="dinb_0_addr_59"/></StgValue>
</operation>

<operation id="1953" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_59 = load i32* %dinb_0_addr_59, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_59"/></StgValue>
</operation>

<operation id="1954" st_id="31" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71005">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1955" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.1:1  %gep3217_loc = phi double [ %tmp_12_1, %2 ], [ undef, %._crit_edge.0 ]

]]></node>
<StgValue><ssdm name="gep3217_loc"/></StgValue>
</operation>

<operation id="1956" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71035">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.33:1  %elem_mult_load_1_1 = phi double [ %tmp_12_32, %34 ], [ undef, %._crit_edge.32 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_1"/></StgValue>
</operation>

<operation id="1957" st_id="32" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71087">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_34 = fmul double %tmp_34_42, %tmp_11_34

]]></node>
<StgValue><ssdm name="tmp_12_34"/></StgValue>
</operation>

<operation id="1958" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24653">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1959" st_id="32" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73165">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_35 = fmul double %tmp_35_43, %tmp_11_35

]]></node>
<StgValue><ssdm name="tmp_12_35"/></StgValue>
</operation>

<operation id="1960" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24654">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1961" st_id="32" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73339">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

]]></node>
<StgValue><ssdm name="tmp_12_36"/></StgValue>
</operation>

<operation id="1962" st_id="32" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73514">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

]]></node>
<StgValue><ssdm name="tmp_12_37"/></StgValue>
</operation>

<operation id="1963" st_id="32" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73688">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

]]></node>
<StgValue><ssdm name="tmp_12_38"/></StgValue>
</operation>

<operation id="1964" st_id="32" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72414">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

]]></node>
<StgValue><ssdm name="tmp_12_39"/></StgValue>
</operation>

<operation id="1965" st_id="32" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72500">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

]]></node>
<StgValue><ssdm name="tmp_12_40"/></StgValue>
</operation>

<operation id="1966" st_id="32" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72587">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

]]></node>
<StgValue><ssdm name="tmp_12_41"/></StgValue>
</operation>

<operation id="1967" st_id="32" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72673">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

]]></node>
<StgValue><ssdm name="tmp_12_42"/></StgValue>
</operation>

<operation id="1968" st_id="32" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73183">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

]]></node>
<StgValue><ssdm name="tmp_12_43"/></StgValue>
</operation>

<operation id="1969" st_id="32" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73357">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

]]></node>
<StgValue><ssdm name="tmp_12_44"/></StgValue>
</operation>

<operation id="1970" st_id="32" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73532">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

]]></node>
<StgValue><ssdm name="tmp_12_45"/></StgValue>
</operation>

<operation id="1971" st_id="32" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73706">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

]]></node>
<StgValue><ssdm name="tmp_12_46"/></StgValue>
</operation>

<operation id="1972" st_id="32" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71690">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

]]></node>
<StgValue><ssdm name="tmp_12_47"/></StgValue>
</operation>

<operation id="1973" st_id="32" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71732">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

]]></node>
<StgValue><ssdm name="tmp_12_48"/></StgValue>
</operation>

<operation id="1974" st_id="32" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71775">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

]]></node>
<StgValue><ssdm name="tmp_12_49"/></StgValue>
</operation>

<operation id="1975" st_id="32" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71817">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

]]></node>
<StgValue><ssdm name="tmp_12_50"/></StgValue>
</operation>

<operation id="1976" st_id="32" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73190">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

]]></node>
<StgValue><ssdm name="tmp_12_51"/></StgValue>
</operation>

<operation id="1977" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1228" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_52_60 = bitcast i64 %a_union_52 to double

]]></node>
<StgValue><ssdm name="tmp_52_60"/></StgValue>
</operation>

<operation id="1978" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73388">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1230" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_52 = bitcast i64 %b_elem_52 to double

]]></node>
<StgValue><ssdm name="tmp_11_52"/></StgValue>
</operation>

<operation id="1979" st_id="32" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73364">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

]]></node>
<StgValue><ssdm name="tmp_12_52"/></StgValue>
</operation>

<operation id="1980" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_53_61 = bitcast i64 %a_union_53 to double

]]></node>
<StgValue><ssdm name="tmp_53_61"/></StgValue>
</operation>

<operation id="1981" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73563">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1252" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_53 = bitcast i64 %b_elem_53 to double

]]></node>
<StgValue><ssdm name="tmp_11_53"/></StgValue>
</operation>

<operation id="1982" st_id="32" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73539">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

]]></node>
<StgValue><ssdm name="tmp_12_53"/></StgValue>
</operation>

<operation id="1983" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1265" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_54 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_56, i32 %dina_1_load_56)

]]></node>
<StgValue><ssdm name="tmpa_1_54"/></StgValue>
</operation>

<operation id="1984" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1270" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_54 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_56, i32 %dinb_1_load_56)

]]></node>
<StgValue><ssdm name="tmpb_54"/></StgValue>
</operation>

<operation id="1985" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_54 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_54)

]]></node>
<StgValue><ssdm name="a_union_54"/></StgValue>
</operation>

<operation id="1986" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_54 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_54)

]]></node>
<StgValue><ssdm name="b_elem_54"/></StgValue>
</operation>

<operation id="1987" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1287" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_55 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_57, i32 %dina_1_load_57)

]]></node>
<StgValue><ssdm name="tmpa_1_55"/></StgValue>
</operation>

<operation id="1988" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1292" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_55 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_57, i32 %dinb_1_load_57)

]]></node>
<StgValue><ssdm name="tmpb_55"/></StgValue>
</operation>

<operation id="1989" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_55 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_55)

]]></node>
<StgValue><ssdm name="a_union_55"/></StgValue>
</operation>

<operation id="1990" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_55 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_55)

]]></node>
<StgValue><ssdm name="b_elem_55"/></StgValue>
</operation>

<operation id="1991" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1306" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_58 = load i32* %dina_1_addr_58, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_58"/></StgValue>
</operation>

<operation id="1992" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1308" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_58 = load i32* %dina_0_addr_58, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_58"/></StgValue>
</operation>

<operation id="1993" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_58 = load i32* %dinb_1_addr_58, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_58"/></StgValue>
</operation>

<operation id="1994" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_58 = load i32* %dinb_0_addr_58, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_58"/></StgValue>
</operation>

<operation id="1995" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1328" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_59 = load i32* %dina_1_addr_59, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_59"/></StgValue>
</operation>

<operation id="1996" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1330" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_59 = load i32* %dina_0_addr_59, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_59"/></StgValue>
</operation>

<operation id="1997" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_59 = load i32* %dinb_1_addr_59, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_59"/></StgValue>
</operation>

<operation id="1998" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_59 = load i32* %dinb_0_addr_59, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_59"/></StgValue>
</operation>

<operation id="1999" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1346" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.58:2  %tmp_59 = icmp ugt i32 %out, 59

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2000" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.58:3  br i1 %tmp_59, label %60, label %._crit_edge.59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2001" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1349" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_60 = getelementptr [128 x i32]* %dina_1, i64 0, i64 61

]]></node>
<StgValue><ssdm name="dina_1_addr_60"/></StgValue>
</operation>

<operation id="2002" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_60 = load i32* %dina_1_addr_60, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_60"/></StgValue>
</operation>

<operation id="2003" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1351" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_60 = getelementptr [128 x i32]* %dina_0, i64 0, i64 62

]]></node>
<StgValue><ssdm name="dina_0_addr_60"/></StgValue>
</operation>

<operation id="2004" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1352" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_60 = load i32* %dina_0_addr_60, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_60"/></StgValue>
</operation>

<operation id="2005" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1354" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_60 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 60

]]></node>
<StgValue><ssdm name="dinb_1_addr_60"/></StgValue>
</operation>

<operation id="2006" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1355" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_60 = load i32* %dinb_1_addr_60, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_60"/></StgValue>
</operation>

<operation id="2007" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1356" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_60 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 61

]]></node>
<StgValue><ssdm name="dinb_0_addr_60"/></StgValue>
</operation>

<operation id="2008" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_60 = load i32* %dinb_0_addr_60, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_60"/></StgValue>
</operation>

<operation id="2009" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.59:2  %tmp_60 = icmp ugt i32 %out, 60

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2010" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.59:3  br i1 %tmp_60, label %61, label %._crit_edge.60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2011" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1371" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_61 = getelementptr [128 x i32]* %dina_1, i64 0, i64 62

]]></node>
<StgValue><ssdm name="dina_1_addr_61"/></StgValue>
</operation>

<operation id="2012" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1372" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_61 = load i32* %dina_1_addr_61, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_61"/></StgValue>
</operation>

<operation id="2013" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1373" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_61 = getelementptr [128 x i32]* %dina_0, i64 0, i64 63

]]></node>
<StgValue><ssdm name="dina_0_addr_61"/></StgValue>
</operation>

<operation id="2014" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1374" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_61 = load i32* %dina_0_addr_61, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_61"/></StgValue>
</operation>

<operation id="2015" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_61 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 61

]]></node>
<StgValue><ssdm name="dinb_1_addr_61"/></StgValue>
</operation>

<operation id="2016" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_61 = load i32* %dinb_1_addr_61, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_61"/></StgValue>
</operation>

<operation id="2017" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_61 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 62

]]></node>
<StgValue><ssdm name="dinb_0_addr_61"/></StgValue>
</operation>

<operation id="2018" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_61 = load i32* %dinb_0_addr_61, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_61"/></StgValue>
</operation>

<operation id="2019" st_id="32" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71006">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2020" st_id="32" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71026">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2021" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.2:1  %gep3214_loc = phi double [ %tmp_12_2, %3 ], [ undef, %._crit_edge.1 ]

]]></node>
<StgValue><ssdm name="gep3214_loc"/></StgValue>
</operation>

<operation id="2022" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71056">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.34:1  %elem_mult_load_1_2 = phi double [ %tmp_12_33, %35 ], [ undef, %._crit_edge.33 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_2"/></StgValue>
</operation>

<operation id="2023" st_id="33" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73340">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_36 = fmul double %tmp_36_44, %tmp_11_36

]]></node>
<StgValue><ssdm name="tmp_12_36"/></StgValue>
</operation>

<operation id="2024" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24655">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2025" st_id="33" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73515">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_37 = fmul double %tmp_37_45, %tmp_11_37

]]></node>
<StgValue><ssdm name="tmp_12_37"/></StgValue>
</operation>

<operation id="2026" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24656">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2027" st_id="33" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73689">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

]]></node>
<StgValue><ssdm name="tmp_12_38"/></StgValue>
</operation>

<operation id="2028" st_id="33" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72415">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

]]></node>
<StgValue><ssdm name="tmp_12_39"/></StgValue>
</operation>

<operation id="2029" st_id="33" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72501">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

]]></node>
<StgValue><ssdm name="tmp_12_40"/></StgValue>
</operation>

<operation id="2030" st_id="33" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72588">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

]]></node>
<StgValue><ssdm name="tmp_12_41"/></StgValue>
</operation>

<operation id="2031" st_id="33" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72674">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

]]></node>
<StgValue><ssdm name="tmp_12_42"/></StgValue>
</operation>

<operation id="2032" st_id="33" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73184">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

]]></node>
<StgValue><ssdm name="tmp_12_43"/></StgValue>
</operation>

<operation id="2033" st_id="33" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73358">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

]]></node>
<StgValue><ssdm name="tmp_12_44"/></StgValue>
</operation>

<operation id="2034" st_id="33" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73533">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

]]></node>
<StgValue><ssdm name="tmp_12_45"/></StgValue>
</operation>

<operation id="2035" st_id="33" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73707">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

]]></node>
<StgValue><ssdm name="tmp_12_46"/></StgValue>
</operation>

<operation id="2036" st_id="33" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71691">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

]]></node>
<StgValue><ssdm name="tmp_12_47"/></StgValue>
</operation>

<operation id="2037" st_id="33" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71733">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

]]></node>
<StgValue><ssdm name="tmp_12_48"/></StgValue>
</operation>

<operation id="2038" st_id="33" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71776">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

]]></node>
<StgValue><ssdm name="tmp_12_49"/></StgValue>
</operation>

<operation id="2039" st_id="33" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71818">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

]]></node>
<StgValue><ssdm name="tmp_12_50"/></StgValue>
</operation>

<operation id="2040" st_id="33" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73191">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

]]></node>
<StgValue><ssdm name="tmp_12_51"/></StgValue>
</operation>

<operation id="2041" st_id="33" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73365">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

]]></node>
<StgValue><ssdm name="tmp_12_52"/></StgValue>
</operation>

<operation id="2042" st_id="33" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73540">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

]]></node>
<StgValue><ssdm name="tmp_12_53"/></StgValue>
</operation>

<operation id="2043" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_54_62 = bitcast i64 %a_union_54 to double

]]></node>
<StgValue><ssdm name="tmp_54_62"/></StgValue>
</operation>

<operation id="2044" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73738">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1274" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_54 = bitcast i64 %b_elem_54 to double

]]></node>
<StgValue><ssdm name="tmp_11_54"/></StgValue>
</operation>

<operation id="2045" st_id="33" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73714">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

]]></node>
<StgValue><ssdm name="tmp_12_54"/></StgValue>
</operation>

<operation id="2046" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1294" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_55_63 = bitcast i64 %a_union_55 to double

]]></node>
<StgValue><ssdm name="tmp_55_63"/></StgValue>
</operation>

<operation id="2047" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72430">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1296" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_55 = bitcast i64 %b_elem_55 to double

]]></node>
<StgValue><ssdm name="tmp_11_55"/></StgValue>
</operation>

<operation id="2048" st_id="33" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72418">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

]]></node>
<StgValue><ssdm name="tmp_12_55"/></StgValue>
</operation>

<operation id="2049" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1309" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_56 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_58, i32 %dina_1_load_58)

]]></node>
<StgValue><ssdm name="tmpa_1_56"/></StgValue>
</operation>

<operation id="2050" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1314" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_56 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_58, i32 %dinb_1_load_58)

]]></node>
<StgValue><ssdm name="tmpb_56"/></StgValue>
</operation>

<operation id="2051" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_56 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_56)

]]></node>
<StgValue><ssdm name="a_union_56"/></StgValue>
</operation>

<operation id="2052" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_56 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_56)

]]></node>
<StgValue><ssdm name="b_elem_56"/></StgValue>
</operation>

<operation id="2053" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1331" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_57 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_59, i32 %dina_1_load_59)

]]></node>
<StgValue><ssdm name="tmpa_1_57"/></StgValue>
</operation>

<operation id="2054" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_57 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_59, i32 %dinb_1_load_59)

]]></node>
<StgValue><ssdm name="tmpb_57"/></StgValue>
</operation>

<operation id="2055" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_57 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_57)

]]></node>
<StgValue><ssdm name="a_union_57"/></StgValue>
</operation>

<operation id="2056" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_57 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_57)

]]></node>
<StgValue><ssdm name="b_elem_57"/></StgValue>
</operation>

<operation id="2057" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_60 = load i32* %dina_1_addr_60, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_60"/></StgValue>
</operation>

<operation id="2058" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1352" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_60 = load i32* %dina_0_addr_60, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_60"/></StgValue>
</operation>

<operation id="2059" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1355" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_60 = load i32* %dinb_1_addr_60, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_60"/></StgValue>
</operation>

<operation id="2060" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_60 = load i32* %dinb_0_addr_60, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_60"/></StgValue>
</operation>

<operation id="2061" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1372" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_61 = load i32* %dina_1_addr_61, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_61"/></StgValue>
</operation>

<operation id="2062" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1374" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_61 = load i32* %dina_0_addr_61, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_61"/></StgValue>
</operation>

<operation id="2063" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_61 = load i32* %dinb_1_addr_61, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_61"/></StgValue>
</operation>

<operation id="2064" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_61 = load i32* %dinb_0_addr_61, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_61"/></StgValue>
</operation>

<operation id="2065" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1390" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.60:2  %tmp_61 = icmp ugt i32 %out, 61

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2066" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.60:3  br i1 %tmp_61, label %62, label %._crit_edge.61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2067" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1393" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_62 = getelementptr [128 x i32]* %dina_1, i64 0, i64 63

]]></node>
<StgValue><ssdm name="dina_1_addr_62"/></StgValue>
</operation>

<operation id="2068" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_62 = load i32* %dina_1_addr_62, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_62"/></StgValue>
</operation>

<operation id="2069" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1395" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_62 = getelementptr [128 x i32]* %dina_0, i64 0, i64 64

]]></node>
<StgValue><ssdm name="dina_0_addr_62"/></StgValue>
</operation>

<operation id="2070" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1396" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_62 = load i32* %dina_0_addr_62, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_62"/></StgValue>
</operation>

<operation id="2071" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1398" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_62 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 62

]]></node>
<StgValue><ssdm name="dinb_1_addr_62"/></StgValue>
</operation>

<operation id="2072" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_62 = load i32* %dinb_1_addr_62, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_62"/></StgValue>
</operation>

<operation id="2073" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1400" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_62 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 63

]]></node>
<StgValue><ssdm name="dinb_0_addr_62"/></StgValue>
</operation>

<operation id="2074" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_62 = load i32* %dinb_0_addr_62, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_62"/></StgValue>
</operation>

<operation id="2075" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1412" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.61:2  %tmp_62 = icmp ugt i32 %out, 62

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2076" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1413" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.61:3  br i1 %tmp_62, label %63, label %._crit_edge.62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2077" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_63 = getelementptr [128 x i32]* %dina_1, i64 0, i64 64

]]></node>
<StgValue><ssdm name="dina_1_addr_63"/></StgValue>
</operation>

<operation id="2078" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_63 = load i32* %dina_1_addr_63, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_63"/></StgValue>
</operation>

<operation id="2079" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1417" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_63 = getelementptr [128 x i32]* %dina_0, i64 0, i64 65

]]></node>
<StgValue><ssdm name="dina_0_addr_63"/></StgValue>
</operation>

<operation id="2080" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1418" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_63 = load i32* %dina_0_addr_63, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_63"/></StgValue>
</operation>

<operation id="2081" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1420" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dinb_1_addr_63 = getelementptr [128 x i32]* %dinb_1, i64 0, i64 63

]]></node>
<StgValue><ssdm name="dinb_1_addr_63"/></StgValue>
</operation>

<operation id="2082" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_63 = load i32* %dinb_1_addr_63, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_63"/></StgValue>
</operation>

<operation id="2083" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1422" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dinb_0_addr_63 = getelementptr [128 x i32]* %dinb_0, i64 0, i64 64

]]></node>
<StgValue><ssdm name="dinb_0_addr_63"/></StgValue>
</operation>

<operation id="2084" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1423" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_63 = load i32* %dinb_0_addr_63, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_63"/></StgValue>
</operation>

<operation id="2085" st_id="33" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71007">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2086" st_id="33" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71027">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="2087" st_id="33" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71047">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2088" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.3:1  %gep3211_loc = phi double [ %tmp_12_3, %4 ], [ undef, %._crit_edge.2 ]

]]></node>
<StgValue><ssdm name="gep3211_loc"/></StgValue>
</operation>

<operation id="2089" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71077">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.35:1  %elem_mult_load_1_3 = phi double [ %tmp_12_34, %36 ], [ undef, %._crit_edge.34 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_3"/></StgValue>
</operation>

<operation id="2090" st_id="34" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73690">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_38 = fmul double %tmp_38_46, %tmp_11_38

]]></node>
<StgValue><ssdm name="tmp_12_38"/></StgValue>
</operation>

<operation id="2091" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24657">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2092" st_id="34" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72416">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_39 = fmul double %tmp_39_47, %tmp_11_39

]]></node>
<StgValue><ssdm name="tmp_12_39"/></StgValue>
</operation>

<operation id="2093" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24658">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2094" st_id="34" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72502">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

]]></node>
<StgValue><ssdm name="tmp_12_40"/></StgValue>
</operation>

<operation id="2095" st_id="34" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72589">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

]]></node>
<StgValue><ssdm name="tmp_12_41"/></StgValue>
</operation>

<operation id="2096" st_id="34" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72675">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

]]></node>
<StgValue><ssdm name="tmp_12_42"/></StgValue>
</operation>

<operation id="2097" st_id="34" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73185">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

]]></node>
<StgValue><ssdm name="tmp_12_43"/></StgValue>
</operation>

<operation id="2098" st_id="34" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73359">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

]]></node>
<StgValue><ssdm name="tmp_12_44"/></StgValue>
</operation>

<operation id="2099" st_id="34" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73534">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

]]></node>
<StgValue><ssdm name="tmp_12_45"/></StgValue>
</operation>

<operation id="2100" st_id="34" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73708">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

]]></node>
<StgValue><ssdm name="tmp_12_46"/></StgValue>
</operation>

<operation id="2101" st_id="34" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71692">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

]]></node>
<StgValue><ssdm name="tmp_12_47"/></StgValue>
</operation>

<operation id="2102" st_id="34" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71734">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

]]></node>
<StgValue><ssdm name="tmp_12_48"/></StgValue>
</operation>

<operation id="2103" st_id="34" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71777">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

]]></node>
<StgValue><ssdm name="tmp_12_49"/></StgValue>
</operation>

<operation id="2104" st_id="34" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71819">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

]]></node>
<StgValue><ssdm name="tmp_12_50"/></StgValue>
</operation>

<operation id="2105" st_id="34" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73192">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

]]></node>
<StgValue><ssdm name="tmp_12_51"/></StgValue>
</operation>

<operation id="2106" st_id="34" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73366">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

]]></node>
<StgValue><ssdm name="tmp_12_52"/></StgValue>
</operation>

<operation id="2107" st_id="34" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73541">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

]]></node>
<StgValue><ssdm name="tmp_12_53"/></StgValue>
</operation>

<operation id="2108" st_id="34" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73715">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

]]></node>
<StgValue><ssdm name="tmp_12_54"/></StgValue>
</operation>

<operation id="2109" st_id="34" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72419">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

]]></node>
<StgValue><ssdm name="tmp_12_55"/></StgValue>
</operation>

<operation id="2110" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1316" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_56_64 = bitcast i64 %a_union_56 to double

]]></node>
<StgValue><ssdm name="tmp_56_64"/></StgValue>
</operation>

<operation id="2111" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72517">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1318" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_56 = bitcast i64 %b_elem_56 to double

]]></node>
<StgValue><ssdm name="tmp_11_56"/></StgValue>
</operation>

<operation id="2112" st_id="34" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72505">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

]]></node>
<StgValue><ssdm name="tmp_12_56"/></StgValue>
</operation>

<operation id="2113" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1338" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_57_65 = bitcast i64 %a_union_57 to double

]]></node>
<StgValue><ssdm name="tmp_57_65"/></StgValue>
</operation>

<operation id="2114" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72604">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_57 = bitcast i64 %b_elem_57 to double

]]></node>
<StgValue><ssdm name="tmp_11_57"/></StgValue>
</operation>

<operation id="2115" st_id="34" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72592">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

]]></node>
<StgValue><ssdm name="tmp_12_57"/></StgValue>
</operation>

<operation id="2116" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1353" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_58 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_60, i32 %dina_1_load_60)

]]></node>
<StgValue><ssdm name="tmpa_1_58"/></StgValue>
</operation>

<operation id="2117" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_58 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_60, i32 %dinb_1_load_60)

]]></node>
<StgValue><ssdm name="tmpb_58"/></StgValue>
</operation>

<operation id="2118" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_58 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_58)

]]></node>
<StgValue><ssdm name="a_union_58"/></StgValue>
</operation>

<operation id="2119" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_58 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_58)

]]></node>
<StgValue><ssdm name="b_elem_58"/></StgValue>
</operation>

<operation id="2120" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_59 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_61, i32 %dina_1_load_61)

]]></node>
<StgValue><ssdm name="tmpa_1_59"/></StgValue>
</operation>

<operation id="2121" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1380" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_59 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_61, i32 %dinb_1_load_61)

]]></node>
<StgValue><ssdm name="tmpb_59"/></StgValue>
</operation>

<operation id="2122" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_59 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_59)

]]></node>
<StgValue><ssdm name="a_union_59"/></StgValue>
</operation>

<operation id="2123" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_59 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_59)

]]></node>
<StgValue><ssdm name="b_elem_59"/></StgValue>
</operation>

<operation id="2124" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_62 = load i32* %dina_1_addr_62, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_62"/></StgValue>
</operation>

<operation id="2125" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1396" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_62 = load i32* %dina_0_addr_62, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_62"/></StgValue>
</operation>

<operation id="2126" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1399" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_62 = load i32* %dinb_1_addr_62, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_62"/></StgValue>
</operation>

<operation id="2127" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_62 = load i32* %dinb_0_addr_62, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_62"/></StgValue>
</operation>

<operation id="2128" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_63 = load i32* %dina_1_addr_63, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_63"/></StgValue>
</operation>

<operation id="2129" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1418" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_63 = load i32* %dina_0_addr_63, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_63"/></StgValue>
</operation>

<operation id="2130" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1421" bw="32" op_0_bw="7">
<![CDATA[
:6  %dinb_1_load_63 = load i32* %dinb_1_addr_63, align 4

]]></node>
<StgValue><ssdm name="dinb_1_load_63"/></StgValue>
</operation>

<operation id="2131" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1423" bw="32" op_0_bw="7">
<![CDATA[
:8  %dinb_0_load_63 = load i32* %dinb_0_addr_63, align 4

]]></node>
<StgValue><ssdm name="dinb_0_load_63"/></StgValue>
</operation>

<operation id="2132" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1458" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.63:2  %tmp_64 = icmp ugt i32 %out, 64

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2133" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1459" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.63:3  br i1 %tmp_64, label %65, label %._crit_edge.64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2134" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26516">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1461" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_65 = getelementptr [128 x i32]* %dina_1, i64 0, i64 66

]]></node>
<StgValue><ssdm name="dina_1_addr_65"/></StgValue>
</operation>

<operation id="2135" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26516">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1462" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_65 = load i32* %dina_1_addr_65, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_65"/></StgValue>
</operation>

<operation id="2136" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26516">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1463" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_65 = getelementptr [128 x i32]* %dina_0, i64 0, i64 67

]]></node>
<StgValue><ssdm name="dina_0_addr_65"/></StgValue>
</operation>

<operation id="2137" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26516">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1464" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_65 = load i32* %dina_0_addr_65, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_65"/></StgValue>
</operation>

<operation id="2138" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1471" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.64:1  %tmp_65 = icmp ugt i32 %out, 65

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2139" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.64:2  br i1 %tmp_65, label %66, label %._crit_edge.65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2140" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26578">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1474" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_66 = getelementptr [128 x i32]* %dina_1, i64 0, i64 67

]]></node>
<StgValue><ssdm name="dina_1_addr_66"/></StgValue>
</operation>

<operation id="2141" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26578">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1475" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_66 = load i32* %dina_1_addr_66, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_66"/></StgValue>
</operation>

<operation id="2142" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26578">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1476" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_66 = getelementptr [128 x i32]* %dina_0, i64 0, i64 68

]]></node>
<StgValue><ssdm name="dina_0_addr_66"/></StgValue>
</operation>

<operation id="2143" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26578">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1477" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_66 = load i32* %dina_0_addr_66, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_66"/></StgValue>
</operation>

<operation id="2144" st_id="34" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71008">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2145" st_id="34" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71028">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="2146" st_id="34" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71048">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="2147" st_id="34" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71068">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2148" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73091">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.4:1  %gep3208_loc = phi double [ %tmp_12_4, %5 ], [ undef, %._crit_edge.3 ]

]]></node>
<StgValue><ssdm name="gep3208_loc"/></StgValue>
</operation>

<operation id="2149" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73113">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.36:1  %elem_mult_load_1_4 = phi double [ %tmp_12_35, %37 ], [ undef, %._crit_edge.35 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_4"/></StgValue>
</operation>

<operation id="2150" st_id="35" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72503">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="967" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_40 = fmul double %tmp_40_48, %tmp_11_40

]]></node>
<StgValue><ssdm name="tmp_12_40"/></StgValue>
</operation>

<operation id="2151" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24659">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2152" st_id="35" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72590">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_41 = fmul double %tmp_41_49, %tmp_11_41

]]></node>
<StgValue><ssdm name="tmp_12_41"/></StgValue>
</operation>

<operation id="2153" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24660">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="990" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2154" st_id="35" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72676">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

]]></node>
<StgValue><ssdm name="tmp_12_42"/></StgValue>
</operation>

<operation id="2155" st_id="35" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73186">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

]]></node>
<StgValue><ssdm name="tmp_12_43"/></StgValue>
</operation>

<operation id="2156" st_id="35" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73360">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

]]></node>
<StgValue><ssdm name="tmp_12_44"/></StgValue>
</operation>

<operation id="2157" st_id="35" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73535">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

]]></node>
<StgValue><ssdm name="tmp_12_45"/></StgValue>
</operation>

<operation id="2158" st_id="35" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73709">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

]]></node>
<StgValue><ssdm name="tmp_12_46"/></StgValue>
</operation>

<operation id="2159" st_id="35" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71693">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

]]></node>
<StgValue><ssdm name="tmp_12_47"/></StgValue>
</operation>

<operation id="2160" st_id="35" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71735">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

]]></node>
<StgValue><ssdm name="tmp_12_48"/></StgValue>
</operation>

<operation id="2161" st_id="35" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71778">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

]]></node>
<StgValue><ssdm name="tmp_12_49"/></StgValue>
</operation>

<operation id="2162" st_id="35" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71820">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

]]></node>
<StgValue><ssdm name="tmp_12_50"/></StgValue>
</operation>

<operation id="2163" st_id="35" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73193">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

]]></node>
<StgValue><ssdm name="tmp_12_51"/></StgValue>
</operation>

<operation id="2164" st_id="35" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73367">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

]]></node>
<StgValue><ssdm name="tmp_12_52"/></StgValue>
</operation>

<operation id="2165" st_id="35" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73542">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

]]></node>
<StgValue><ssdm name="tmp_12_53"/></StgValue>
</operation>

<operation id="2166" st_id="35" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73716">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

]]></node>
<StgValue><ssdm name="tmp_12_54"/></StgValue>
</operation>

<operation id="2167" st_id="35" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72420">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

]]></node>
<StgValue><ssdm name="tmp_12_55"/></StgValue>
</operation>

<operation id="2168" st_id="35" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72506">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

]]></node>
<StgValue><ssdm name="tmp_12_56"/></StgValue>
</operation>

<operation id="2169" st_id="35" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72593">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

]]></node>
<StgValue><ssdm name="tmp_12_57"/></StgValue>
</operation>

<operation id="2170" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1360" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_58_66 = bitcast i64 %a_union_58 to double

]]></node>
<StgValue><ssdm name="tmp_58_66"/></StgValue>
</operation>

<operation id="2171" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72691">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1362" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_58 = bitcast i64 %b_elem_58 to double

]]></node>
<StgValue><ssdm name="tmp_11_58"/></StgValue>
</operation>

<operation id="2172" st_id="35" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72679">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

]]></node>
<StgValue><ssdm name="tmp_12_58"/></StgValue>
</operation>

<operation id="2173" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1382" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_59_67 = bitcast i64 %a_union_59 to double

]]></node>
<StgValue><ssdm name="tmp_59_67"/></StgValue>
</operation>

<operation id="2174" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73214">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1384" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_59 = bitcast i64 %b_elem_59 to double

]]></node>
<StgValue><ssdm name="tmp_11_59"/></StgValue>
</operation>

<operation id="2175" st_id="35" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73201">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

]]></node>
<StgValue><ssdm name="tmp_12_59"/></StgValue>
</operation>

<operation id="2176" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1397" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_60 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_62, i32 %dina_1_load_62)

]]></node>
<StgValue><ssdm name="tmpa_1_60"/></StgValue>
</operation>

<operation id="2177" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_60 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_62, i32 %dinb_1_load_62)

]]></node>
<StgValue><ssdm name="tmpb_60"/></StgValue>
</operation>

<operation id="2178" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1403" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_60 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_60)

]]></node>
<StgValue><ssdm name="a_union_60"/></StgValue>
</operation>

<operation id="2179" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_60 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_60)

]]></node>
<StgValue><ssdm name="b_elem_60"/></StgValue>
</operation>

<operation id="2180" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1419" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_61 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_63, i32 %dina_1_load_63)

]]></node>
<StgValue><ssdm name="tmpa_1_61"/></StgValue>
</operation>

<operation id="2181" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1424" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %tmpb_61 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dinb_0_load_63, i32 %dinb_1_load_63)

]]></node>
<StgValue><ssdm name="tmpb_61"/></StgValue>
</operation>

<operation id="2182" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %a_union_61 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_61)

]]></node>
<StgValue><ssdm name="a_union_61"/></StgValue>
</operation>

<operation id="2183" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %b_elem_61 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpb_61)

]]></node>
<StgValue><ssdm name="b_elem_61"/></StgValue>
</operation>

<operation id="2184" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26516">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1462" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_65 = load i32* %dina_1_addr_65, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_65"/></StgValue>
</operation>

<operation id="2185" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26516">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1464" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_65 = load i32* %dina_0_addr_65, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_65"/></StgValue>
</operation>

<operation id="2186" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26578">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1475" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_66 = load i32* %dina_1_addr_66, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_66"/></StgValue>
</operation>

<operation id="2187" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26578">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1477" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_66 = load i32* %dina_0_addr_66, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_66"/></StgValue>
</operation>

<operation id="2188" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1484" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.65:1  %tmp_66 = icmp ugt i32 %out, 66

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2189" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.65:2  br i1 %tmp_66, label %67, label %._crit_edge.66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2190" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26641">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1487" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_67 = getelementptr [128 x i32]* %dina_1, i64 0, i64 68

]]></node>
<StgValue><ssdm name="dina_1_addr_67"/></StgValue>
</operation>

<operation id="2191" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26641">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_67 = load i32* %dina_1_addr_67, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_67"/></StgValue>
</operation>

<operation id="2192" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26641">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1489" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_67 = getelementptr [128 x i32]* %dina_0, i64 0, i64 69

]]></node>
<StgValue><ssdm name="dina_0_addr_67"/></StgValue>
</operation>

<operation id="2193" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26641">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_67 = load i32* %dina_0_addr_67, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_67"/></StgValue>
</operation>

<operation id="2194" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1497" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.66:1  %tmp_67 = icmp ugt i32 %out, 67

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2195" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.66:2  br i1 %tmp_67, label %68, label %._crit_edge.67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2196" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26705">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1500" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_68 = getelementptr [128 x i32]* %dina_1, i64 0, i64 69

]]></node>
<StgValue><ssdm name="dina_1_addr_68"/></StgValue>
</operation>

<operation id="2197" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26705">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_68 = load i32* %dina_1_addr_68, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_68"/></StgValue>
</operation>

<operation id="2198" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26705">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1502" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_68 = getelementptr [128 x i32]* %dina_0, i64 0, i64 70

]]></node>
<StgValue><ssdm name="dina_0_addr_68"/></StgValue>
</operation>

<operation id="2199" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26705">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_68 = load i32* %dina_0_addr_68, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_68"/></StgValue>
</operation>

<operation id="2200" st_id="35" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71009">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2201" st_id="35" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71029">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="2202" st_id="35" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71049">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="2203" st_id="35" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71069">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="2204" st_id="35" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73082">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

]]></node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2205" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73266">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.5:1  %gep3205_loc = phi double [ %tmp_12_5, %6 ], [ undef, %._crit_edge.4 ]

]]></node>
<StgValue><ssdm name="gep3205_loc"/></StgValue>
</operation>

<operation id="2206" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73288">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.37:1  %elem_mult_load_1_5 = phi double [ %tmp_12_36, %38 ], [ undef, %._crit_edge.36 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_5"/></StgValue>
</operation>

<operation id="2207" st_id="36" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72677">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1011" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_42 = fmul double %tmp_42_50, %tmp_11_42

]]></node>
<StgValue><ssdm name="tmp_12_42"/></StgValue>
</operation>

<operation id="2208" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24661">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1012" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2209" st_id="36" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73187">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_43 = fmul double %tmp_43_51, %tmp_11_43

]]></node>
<StgValue><ssdm name="tmp_12_43"/></StgValue>
</operation>

<operation id="2210" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24662">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2211" st_id="36" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73361">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

]]></node>
<StgValue><ssdm name="tmp_12_44"/></StgValue>
</operation>

<operation id="2212" st_id="36" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73536">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

]]></node>
<StgValue><ssdm name="tmp_12_45"/></StgValue>
</operation>

<operation id="2213" st_id="36" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73710">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

]]></node>
<StgValue><ssdm name="tmp_12_46"/></StgValue>
</operation>

<operation id="2214" st_id="36" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71694">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

]]></node>
<StgValue><ssdm name="tmp_12_47"/></StgValue>
</operation>

<operation id="2215" st_id="36" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71736">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

]]></node>
<StgValue><ssdm name="tmp_12_48"/></StgValue>
</operation>

<operation id="2216" st_id="36" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71779">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

]]></node>
<StgValue><ssdm name="tmp_12_49"/></StgValue>
</operation>

<operation id="2217" st_id="36" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71821">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

]]></node>
<StgValue><ssdm name="tmp_12_50"/></StgValue>
</operation>

<operation id="2218" st_id="36" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73194">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

]]></node>
<StgValue><ssdm name="tmp_12_51"/></StgValue>
</operation>

<operation id="2219" st_id="36" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73368">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

]]></node>
<StgValue><ssdm name="tmp_12_52"/></StgValue>
</operation>

<operation id="2220" st_id="36" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73543">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

]]></node>
<StgValue><ssdm name="tmp_12_53"/></StgValue>
</operation>

<operation id="2221" st_id="36" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73717">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

]]></node>
<StgValue><ssdm name="tmp_12_54"/></StgValue>
</operation>

<operation id="2222" st_id="36" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72421">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

]]></node>
<StgValue><ssdm name="tmp_12_55"/></StgValue>
</operation>

<operation id="2223" st_id="36" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72507">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

]]></node>
<StgValue><ssdm name="tmp_12_56"/></StgValue>
</operation>

<operation id="2224" st_id="36" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72594">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

]]></node>
<StgValue><ssdm name="tmp_12_57"/></StgValue>
</operation>

<operation id="2225" st_id="36" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72680">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

]]></node>
<StgValue><ssdm name="tmp_12_58"/></StgValue>
</operation>

<operation id="2226" st_id="36" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73202">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

]]></node>
<StgValue><ssdm name="tmp_12_59"/></StgValue>
</operation>

<operation id="2227" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1404" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_60_68 = bitcast i64 %a_union_60 to double

]]></node>
<StgValue><ssdm name="tmp_60_68"/></StgValue>
</operation>

<operation id="2228" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73389">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1406" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_60 = bitcast i64 %b_elem_60 to double

]]></node>
<StgValue><ssdm name="tmp_11_60"/></StgValue>
</operation>

<operation id="2229" st_id="36" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73376">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

]]></node>
<StgValue><ssdm name="tmp_12_60"/></StgValue>
</operation>

<operation id="2230" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1426" bw="64" op_0_bw="64">
<![CDATA[
:11  %tmp_61_69 = bitcast i64 %a_union_61 to double

]]></node>
<StgValue><ssdm name="tmp_61_69"/></StgValue>
</operation>

<operation id="2231" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73564">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="64" op_0_bw="64">
<![CDATA[
:13  %tmp_11_61 = bitcast i64 %b_elem_61 to double

]]></node>
<StgValue><ssdm name="tmp_11_61"/></StgValue>
</operation>

<operation id="2232" st_id="36" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73551">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

]]></node>
<StgValue><ssdm name="tmp_12_61"/></StgValue>
</operation>

<operation id="2233" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26516">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1465" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_63 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_65, i32 %dina_1_load_65)

]]></node>
<StgValue><ssdm name="tmpa_1_63"/></StgValue>
</operation>

<operation id="2234" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26516">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_63 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_63)

]]></node>
<StgValue><ssdm name="a_union_63"/></StgValue>
</operation>

<operation id="2235" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26516">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1467" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_63_71 = bitcast i64 %a_union_63 to double

]]></node>
<StgValue><ssdm name="tmp_63_71"/></StgValue>
</operation>

<operation id="2236" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26516">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2237" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26578">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1478" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_64 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_66, i32 %dina_1_load_66)

]]></node>
<StgValue><ssdm name="tmpa_1_64"/></StgValue>
</operation>

<operation id="2238" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26578">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1479" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_64 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_64)

]]></node>
<StgValue><ssdm name="a_union_64"/></StgValue>
</operation>

<operation id="2239" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26578">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1480" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_64_72 = bitcast i64 %a_union_64 to double

]]></node>
<StgValue><ssdm name="tmp_64_72"/></StgValue>
</operation>

<operation id="2240" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26578">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1481" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2241" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26641">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1488" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_67 = load i32* %dina_1_addr_67, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_67"/></StgValue>
</operation>

<operation id="2242" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26641">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1490" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_67 = load i32* %dina_0_addr_67, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_67"/></StgValue>
</operation>

<operation id="2243" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26705">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1501" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_68 = load i32* %dina_1_addr_68, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_68"/></StgValue>
</operation>

<operation id="2244" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26705">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1503" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_68 = load i32* %dina_0_addr_68, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_68"/></StgValue>
</operation>

<operation id="2245" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1510" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.67:1  %tmp_68 = icmp ugt i32 %out, 68

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2246" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1511" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.67:2  br i1 %tmp_68, label %69, label %._crit_edge.68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2247" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26770">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1513" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_69 = getelementptr [128 x i32]* %dina_1, i64 0, i64 70

]]></node>
<StgValue><ssdm name="dina_1_addr_69"/></StgValue>
</operation>

<operation id="2248" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26770">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1514" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_69 = load i32* %dina_1_addr_69, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_69"/></StgValue>
</operation>

<operation id="2249" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26770">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1515" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_69 = getelementptr [128 x i32]* %dina_0, i64 0, i64 71

]]></node>
<StgValue><ssdm name="dina_0_addr_69"/></StgValue>
</operation>

<operation id="2250" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26770">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1516" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_69 = load i32* %dina_0_addr_69, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_69"/></StgValue>
</operation>

<operation id="2251" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1523" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.68:1  %tmp_69 = icmp ugt i32 %out, 69

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="2252" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1524" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.68:2  br i1 %tmp_69, label %70, label %._crit_edge.69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2253" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26836">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1526" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_70 = getelementptr [128 x i32]* %dina_1, i64 0, i64 71

]]></node>
<StgValue><ssdm name="dina_1_addr_70"/></StgValue>
</operation>

<operation id="2254" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26836">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1527" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_70 = load i32* %dina_1_addr_70, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_70"/></StgValue>
</operation>

<operation id="2255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26836">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1528" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_70 = getelementptr [128 x i32]* %dina_0, i64 0, i64 72

]]></node>
<StgValue><ssdm name="dina_0_addr_70"/></StgValue>
</operation>

<operation id="2256" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26836">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1529" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_70 = load i32* %dina_0_addr_70, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_70"/></StgValue>
</operation>

<operation id="2257" st_id="36" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71010">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2258" st_id="36" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71030">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="2259" st_id="36" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71050">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="2260" st_id="36" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71070">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="2261" st_id="36" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73083">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

]]></node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="2262" st_id="36" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73257">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

]]></node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2263" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73441">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.6:1  %gep3202_loc = phi double [ %tmp_12_6, %7 ], [ undef, %._crit_edge.5 ]

]]></node>
<StgValue><ssdm name="gep3202_loc"/></StgValue>
</operation>

<operation id="2264" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73463">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.38:1  %elem_mult_load_1_6 = phi double [ %tmp_12_37, %39 ], [ undef, %._crit_edge.37 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_6"/></StgValue>
</operation>

<operation id="2265" st_id="37" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73362">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_44 = fmul double %tmp_44_52, %tmp_11_44

]]></node>
<StgValue><ssdm name="tmp_12_44"/></StgValue>
</operation>

<operation id="2266" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24663">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1056" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2267" st_id="37" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73537">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_45 = fmul double %tmp_45_53, %tmp_11_45

]]></node>
<StgValue><ssdm name="tmp_12_45"/></StgValue>
</operation>

<operation id="2268" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24664">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2269" st_id="37" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73711">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

]]></node>
<StgValue><ssdm name="tmp_12_46"/></StgValue>
</operation>

<operation id="2270" st_id="37" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71695">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

]]></node>
<StgValue><ssdm name="tmp_12_47"/></StgValue>
</operation>

<operation id="2271" st_id="37" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71737">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

]]></node>
<StgValue><ssdm name="tmp_12_48"/></StgValue>
</operation>

<operation id="2272" st_id="37" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71780">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

]]></node>
<StgValue><ssdm name="tmp_12_49"/></StgValue>
</operation>

<operation id="2273" st_id="37" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71822">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

]]></node>
<StgValue><ssdm name="tmp_12_50"/></StgValue>
</operation>

<operation id="2274" st_id="37" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73195">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

]]></node>
<StgValue><ssdm name="tmp_12_51"/></StgValue>
</operation>

<operation id="2275" st_id="37" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73369">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

]]></node>
<StgValue><ssdm name="tmp_12_52"/></StgValue>
</operation>

<operation id="2276" st_id="37" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73544">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

]]></node>
<StgValue><ssdm name="tmp_12_53"/></StgValue>
</operation>

<operation id="2277" st_id="37" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73718">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

]]></node>
<StgValue><ssdm name="tmp_12_54"/></StgValue>
</operation>

<operation id="2278" st_id="37" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72422">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

]]></node>
<StgValue><ssdm name="tmp_12_55"/></StgValue>
</operation>

<operation id="2279" st_id="37" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72508">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

]]></node>
<StgValue><ssdm name="tmp_12_56"/></StgValue>
</operation>

<operation id="2280" st_id="37" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72595">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

]]></node>
<StgValue><ssdm name="tmp_12_57"/></StgValue>
</operation>

<operation id="2281" st_id="37" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72681">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

]]></node>
<StgValue><ssdm name="tmp_12_58"/></StgValue>
</operation>

<operation id="2282" st_id="37" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73203">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

]]></node>
<StgValue><ssdm name="tmp_12_59"/></StgValue>
</operation>

<operation id="2283" st_id="37" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73377">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

]]></node>
<StgValue><ssdm name="tmp_12_60"/></StgValue>
</operation>

<operation id="2284" st_id="37" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73552">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

]]></node>
<StgValue><ssdm name="tmp_12_61"/></StgValue>
</operation>

<operation id="2285" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26641">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1491" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_65 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_67, i32 %dina_1_load_67)

]]></node>
<StgValue><ssdm name="tmpa_1_65"/></StgValue>
</operation>

<operation id="2286" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26641">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_65 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_65)

]]></node>
<StgValue><ssdm name="a_union_65"/></StgValue>
</operation>

<operation id="2287" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26641">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1493" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_65_73 = bitcast i64 %a_union_65 to double

]]></node>
<StgValue><ssdm name="tmp_65_73"/></StgValue>
</operation>

<operation id="2288" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26641">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1494" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2289" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26705">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1504" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_66 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_68, i32 %dina_1_load_68)

]]></node>
<StgValue><ssdm name="tmpa_1_66"/></StgValue>
</operation>

<operation id="2290" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26705">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1505" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_66 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_66)

]]></node>
<StgValue><ssdm name="a_union_66"/></StgValue>
</operation>

<operation id="2291" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26705">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1506" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_66_74 = bitcast i64 %a_union_66 to double

]]></node>
<StgValue><ssdm name="tmp_66_74"/></StgValue>
</operation>

<operation id="2292" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26705">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1507" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2293" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26770">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1514" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_69 = load i32* %dina_1_addr_69, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_69"/></StgValue>
</operation>

<operation id="2294" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26770">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1516" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_69 = load i32* %dina_0_addr_69, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_69"/></StgValue>
</operation>

<operation id="2295" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26836">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1527" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_70 = load i32* %dina_1_addr_70, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_70"/></StgValue>
</operation>

<operation id="2296" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26836">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1529" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_70 = load i32* %dina_0_addr_70, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_70"/></StgValue>
</operation>

<operation id="2297" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1536" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.69:1  %tmp_70 = icmp ugt i32 %out, 70

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2298" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1537" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.69:2  br i1 %tmp_70, label %71, label %._crit_edge.70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2299" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26903">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1539" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_71 = getelementptr [128 x i32]* %dina_1, i64 0, i64 72

]]></node>
<StgValue><ssdm name="dina_1_addr_71"/></StgValue>
</operation>

<operation id="2300" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26903">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1540" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_71 = load i32* %dina_1_addr_71, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_71"/></StgValue>
</operation>

<operation id="2301" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26903">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1541" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_71 = getelementptr [128 x i32]* %dina_0, i64 0, i64 73

]]></node>
<StgValue><ssdm name="dina_0_addr_71"/></StgValue>
</operation>

<operation id="2302" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26903">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1542" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_71 = load i32* %dina_0_addr_71, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_71"/></StgValue>
</operation>

<operation id="2303" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1549" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.70:1  %tmp_71 = icmp ugt i32 %out, 71

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="2304" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.70:2  br i1 %tmp_71, label %72, label %._crit_edge.71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2305" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26971">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1552" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_72 = getelementptr [128 x i32]* %dina_1, i64 0, i64 73

]]></node>
<StgValue><ssdm name="dina_1_addr_72"/></StgValue>
</operation>

<operation id="2306" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26971">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1553" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_72 = load i32* %dina_1_addr_72, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_72"/></StgValue>
</operation>

<operation id="2307" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26971">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1554" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_72 = getelementptr [128 x i32]* %dina_0, i64 0, i64 74

]]></node>
<StgValue><ssdm name="dina_0_addr_72"/></StgValue>
</operation>

<operation id="2308" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26971">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1555" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_72 = load i32* %dina_0_addr_72, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_72"/></StgValue>
</operation>

<operation id="2309" st_id="37" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71011">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2310" st_id="37" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71031">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="2311" st_id="37" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71051">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="2312" st_id="37" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71071">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="2313" st_id="37" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73084">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

]]></node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="2314" st_id="37" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73258">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

]]></node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="2315" st_id="37" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73432">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

]]></node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2316" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73616">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.7:1  %gep3199_loc = phi double [ %tmp_12_7, %8 ], [ undef, %._crit_edge.6 ]

]]></node>
<StgValue><ssdm name="gep3199_loc"/></StgValue>
</operation>

<operation id="2317" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73638">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.39:1  %elem_mult_load_1_7 = phi double [ %tmp_12_38, %40 ], [ undef, %._crit_edge.38 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_7"/></StgValue>
</operation>

<operation id="2318" st_id="38" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73712">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_46 = fmul double %tmp_46_54, %tmp_11_46

]]></node>
<StgValue><ssdm name="tmp_12_46"/></StgValue>
</operation>

<operation id="2319" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24665">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2320" st_id="38" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71696">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_47 = fmul double %tmp_47_55, %tmp_11_47

]]></node>
<StgValue><ssdm name="tmp_12_47"/></StgValue>
</operation>

<operation id="2321" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24666">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1122" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2322" st_id="38" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71738">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

]]></node>
<StgValue><ssdm name="tmp_12_48"/></StgValue>
</operation>

<operation id="2323" st_id="38" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71781">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

]]></node>
<StgValue><ssdm name="tmp_12_49"/></StgValue>
</operation>

<operation id="2324" st_id="38" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71823">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

]]></node>
<StgValue><ssdm name="tmp_12_50"/></StgValue>
</operation>

<operation id="2325" st_id="38" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73196">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

]]></node>
<StgValue><ssdm name="tmp_12_51"/></StgValue>
</operation>

<operation id="2326" st_id="38" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73370">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

]]></node>
<StgValue><ssdm name="tmp_12_52"/></StgValue>
</operation>

<operation id="2327" st_id="38" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73545">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

]]></node>
<StgValue><ssdm name="tmp_12_53"/></StgValue>
</operation>

<operation id="2328" st_id="38" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73719">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

]]></node>
<StgValue><ssdm name="tmp_12_54"/></StgValue>
</operation>

<operation id="2329" st_id="38" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72423">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

]]></node>
<StgValue><ssdm name="tmp_12_55"/></StgValue>
</operation>

<operation id="2330" st_id="38" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72509">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

]]></node>
<StgValue><ssdm name="tmp_12_56"/></StgValue>
</operation>

<operation id="2331" st_id="38" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72596">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

]]></node>
<StgValue><ssdm name="tmp_12_57"/></StgValue>
</operation>

<operation id="2332" st_id="38" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72682">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

]]></node>
<StgValue><ssdm name="tmp_12_58"/></StgValue>
</operation>

<operation id="2333" st_id="38" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73204">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

]]></node>
<StgValue><ssdm name="tmp_12_59"/></StgValue>
</operation>

<operation id="2334" st_id="38" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73378">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

]]></node>
<StgValue><ssdm name="tmp_12_60"/></StgValue>
</operation>

<operation id="2335" st_id="38" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73553">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

]]></node>
<StgValue><ssdm name="tmp_12_61"/></StgValue>
</operation>

<operation id="2336" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26770">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1517" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_67 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_69, i32 %dina_1_load_69)

]]></node>
<StgValue><ssdm name="tmpa_1_67"/></StgValue>
</operation>

<operation id="2337" st_id="38" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26770">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1518" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_67 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_67)

]]></node>
<StgValue><ssdm name="a_union_67"/></StgValue>
</operation>

<operation id="2338" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26836">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1530" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_68 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_70, i32 %dina_1_load_70)

]]></node>
<StgValue><ssdm name="tmpa_1_68"/></StgValue>
</operation>

<operation id="2339" st_id="38" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26836">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1531" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_68 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_68)

]]></node>
<StgValue><ssdm name="a_union_68"/></StgValue>
</operation>

<operation id="2340" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26903">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1540" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_71 = load i32* %dina_1_addr_71, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_71"/></StgValue>
</operation>

<operation id="2341" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26903">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1542" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_71 = load i32* %dina_0_addr_71, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_71"/></StgValue>
</operation>

<operation id="2342" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26971">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1553" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_72 = load i32* %dina_1_addr_72, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_72"/></StgValue>
</operation>

<operation id="2343" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26971">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1555" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_72 = load i32* %dina_0_addr_72, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_72"/></StgValue>
</operation>

<operation id="2344" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1562" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.71:1  %tmp_72 = icmp ugt i32 %out, 72

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="2345" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.71:2  br i1 %tmp_72, label %73, label %._crit_edge.72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2346" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27040">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1565" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_73 = getelementptr [128 x i32]* %dina_1, i64 0, i64 74

]]></node>
<StgValue><ssdm name="dina_1_addr_73"/></StgValue>
</operation>

<operation id="2347" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27040">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1566" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_73 = load i32* %dina_1_addr_73, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_73"/></StgValue>
</operation>

<operation id="2348" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27040">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1567" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_73 = getelementptr [128 x i32]* %dina_0, i64 0, i64 75

]]></node>
<StgValue><ssdm name="dina_0_addr_73"/></StgValue>
</operation>

<operation id="2349" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27040">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1568" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_73 = load i32* %dina_0_addr_73, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_73"/></StgValue>
</operation>

<operation id="2350" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1575" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.72:1  %tmp_73 = icmp ugt i32 %out, 73

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="2351" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.72:2  br i1 %tmp_73, label %74, label %._crit_edge.73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2352" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27110">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1578" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_74 = getelementptr [128 x i32]* %dina_1, i64 0, i64 75

]]></node>
<StgValue><ssdm name="dina_1_addr_74"/></StgValue>
</operation>

<operation id="2353" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27110">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_74 = load i32* %dina_1_addr_74, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_74"/></StgValue>
</operation>

<operation id="2354" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27110">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1580" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_74 = getelementptr [128 x i32]* %dina_0, i64 0, i64 76

]]></node>
<StgValue><ssdm name="dina_0_addr_74"/></StgValue>
</operation>

<operation id="2355" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27110">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1581" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_74 = load i32* %dina_0_addr_74, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_74"/></StgValue>
</operation>

<operation id="2356" st_id="38" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71012">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2357" st_id="38" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71032">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="2358" st_id="38" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71052">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="2359" st_id="38" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71072">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="2360" st_id="38" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73085">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

]]></node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="2361" st_id="38" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73259">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

]]></node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="2362" st_id="38" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73433">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

]]></node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="2363" st_id="38" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73607">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

]]></node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2364" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72374">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.8:1  %gep3196_loc = phi double [ %tmp_12_8, %9 ], [ undef, %._crit_edge.7 ]

]]></node>
<StgValue><ssdm name="gep3196_loc"/></StgValue>
</operation>

<operation id="2365" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72385">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.40:1  %elem_mult_load_1_8 = phi double [ %tmp_12_39, %41 ], [ undef, %._crit_edge.39 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_8"/></StgValue>
</operation>

<operation id="2366" st_id="39" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71739">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_48 = fmul double %tmp_48_56, %tmp_11_48

]]></node>
<StgValue><ssdm name="tmp_12_48"/></StgValue>
</operation>

<operation id="2367" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24667">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1144" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2368" st_id="39" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71782">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_49 = fmul double %tmp_49_57, %tmp_11_49

]]></node>
<StgValue><ssdm name="tmp_12_49"/></StgValue>
</operation>

<operation id="2369" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24668">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1166" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2370" st_id="39" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71824">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

]]></node>
<StgValue><ssdm name="tmp_12_50"/></StgValue>
</operation>

<operation id="2371" st_id="39" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73197">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

]]></node>
<StgValue><ssdm name="tmp_12_51"/></StgValue>
</operation>

<operation id="2372" st_id="39" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73371">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

]]></node>
<StgValue><ssdm name="tmp_12_52"/></StgValue>
</operation>

<operation id="2373" st_id="39" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73546">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

]]></node>
<StgValue><ssdm name="tmp_12_53"/></StgValue>
</operation>

<operation id="2374" st_id="39" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73720">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

]]></node>
<StgValue><ssdm name="tmp_12_54"/></StgValue>
</operation>

<operation id="2375" st_id="39" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72424">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

]]></node>
<StgValue><ssdm name="tmp_12_55"/></StgValue>
</operation>

<operation id="2376" st_id="39" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72510">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

]]></node>
<StgValue><ssdm name="tmp_12_56"/></StgValue>
</operation>

<operation id="2377" st_id="39" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72597">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

]]></node>
<StgValue><ssdm name="tmp_12_57"/></StgValue>
</operation>

<operation id="2378" st_id="39" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72683">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

]]></node>
<StgValue><ssdm name="tmp_12_58"/></StgValue>
</operation>

<operation id="2379" st_id="39" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73205">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

]]></node>
<StgValue><ssdm name="tmp_12_59"/></StgValue>
</operation>

<operation id="2380" st_id="39" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73379">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

]]></node>
<StgValue><ssdm name="tmp_12_60"/></StgValue>
</operation>

<operation id="2381" st_id="39" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73554">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

]]></node>
<StgValue><ssdm name="tmp_12_61"/></StgValue>
</operation>

<operation id="2382" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26903">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1543" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_69 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_71, i32 %dina_1_load_71)

]]></node>
<StgValue><ssdm name="tmpa_1_69"/></StgValue>
</operation>

<operation id="2383" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26903">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_69 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_69)

]]></node>
<StgValue><ssdm name="a_union_69"/></StgValue>
</operation>

<operation id="2384" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26971">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_70 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_72, i32 %dina_1_load_72)

]]></node>
<StgValue><ssdm name="tmpa_1_70"/></StgValue>
</operation>

<operation id="2385" st_id="39" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26971">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1557" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_70 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_70)

]]></node>
<StgValue><ssdm name="a_union_70"/></StgValue>
</operation>

<operation id="2386" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27040">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1566" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_73 = load i32* %dina_1_addr_73, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_73"/></StgValue>
</operation>

<operation id="2387" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27040">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1568" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_73 = load i32* %dina_0_addr_73, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_73"/></StgValue>
</operation>

<operation id="2388" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27110">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_74 = load i32* %dina_1_addr_74, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_74"/></StgValue>
</operation>

<operation id="2389" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27110">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1581" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_74 = load i32* %dina_0_addr_74, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_74"/></StgValue>
</operation>

<operation id="2390" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1588" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.73:1  %tmp_74 = icmp ugt i32 %out, 74

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="2391" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1589" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.73:2  br i1 %tmp_74, label %75, label %._crit_edge.74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2392" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27181">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1591" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_75 = getelementptr [128 x i32]* %dina_1, i64 0, i64 76

]]></node>
<StgValue><ssdm name="dina_1_addr_75"/></StgValue>
</operation>

<operation id="2393" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27181">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1592" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_75 = load i32* %dina_1_addr_75, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_75"/></StgValue>
</operation>

<operation id="2394" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27181">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1593" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_75 = getelementptr [128 x i32]* %dina_0, i64 0, i64 77

]]></node>
<StgValue><ssdm name="dina_0_addr_75"/></StgValue>
</operation>

<operation id="2395" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27181">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1594" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_75 = load i32* %dina_0_addr_75, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_75"/></StgValue>
</operation>

<operation id="2396" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1601" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.74:1  %tmp_75 = icmp ugt i32 %out, 75

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="2397" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1602" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.74:2  br i1 %tmp_75, label %76, label %._crit_edge.75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2398" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27253">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1604" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_76 = getelementptr [128 x i32]* %dina_1, i64 0, i64 77

]]></node>
<StgValue><ssdm name="dina_1_addr_76"/></StgValue>
</operation>

<operation id="2399" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27253">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1605" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_76 = load i32* %dina_1_addr_76, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_76"/></StgValue>
</operation>

<operation id="2400" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27253">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1606" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_76 = getelementptr [128 x i32]* %dina_0, i64 0, i64 78

]]></node>
<StgValue><ssdm name="dina_0_addr_76"/></StgValue>
</operation>

<operation id="2401" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27253">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_76 = load i32* %dina_0_addr_76, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_76"/></StgValue>
</operation>

<operation id="2402" st_id="39" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71013">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:1  %tmp_135 = fadd double %gep3220_loc, %elem_mult_load_1

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2403" st_id="39" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71033">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="2404" st_id="39" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71053">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="2405" st_id="39" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71073">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="2406" st_id="39" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73086">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

]]></node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="2407" st_id="39" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73260">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

]]></node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="2408" st_id="39" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73434">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

]]></node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="2409" st_id="39" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73608">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

]]></node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="2410" st_id="39" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72365">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

]]></node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2411" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72461">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.9:1  %gep3193_loc = phi double [ %tmp_12_9, %10 ], [ undef, %._crit_edge.8 ]

]]></node>
<StgValue><ssdm name="gep3193_loc"/></StgValue>
</operation>

<operation id="2412" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72472">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="971" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.41:1  %elem_mult_load_1_9 = phi double [ %tmp_12_40, %42 ], [ undef, %._crit_edge.40 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_9"/></StgValue>
</operation>

<operation id="2413" st_id="40" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71825">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_50 = fmul double %tmp_50_58, %tmp_11_50

]]></node>
<StgValue><ssdm name="tmp_12_50"/></StgValue>
</operation>

<operation id="2414" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24669">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1188" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2415" st_id="40" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73198">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_51 = fmul double %tmp_51_59, %tmp_11_51

]]></node>
<StgValue><ssdm name="tmp_12_51"/></StgValue>
</operation>

<operation id="2416" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24670">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1210" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2417" st_id="40" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73372">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

]]></node>
<StgValue><ssdm name="tmp_12_52"/></StgValue>
</operation>

<operation id="2418" st_id="40" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73547">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

]]></node>
<StgValue><ssdm name="tmp_12_53"/></StgValue>
</operation>

<operation id="2419" st_id="40" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73721">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

]]></node>
<StgValue><ssdm name="tmp_12_54"/></StgValue>
</operation>

<operation id="2420" st_id="40" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72425">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

]]></node>
<StgValue><ssdm name="tmp_12_55"/></StgValue>
</operation>

<operation id="2421" st_id="40" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72511">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

]]></node>
<StgValue><ssdm name="tmp_12_56"/></StgValue>
</operation>

<operation id="2422" st_id="40" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72598">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

]]></node>
<StgValue><ssdm name="tmp_12_57"/></StgValue>
</operation>

<operation id="2423" st_id="40" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72684">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

]]></node>
<StgValue><ssdm name="tmp_12_58"/></StgValue>
</operation>

<operation id="2424" st_id="40" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73206">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

]]></node>
<StgValue><ssdm name="tmp_12_59"/></StgValue>
</operation>

<operation id="2425" st_id="40" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73380">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

]]></node>
<StgValue><ssdm name="tmp_12_60"/></StgValue>
</operation>

<operation id="2426" st_id="40" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73555">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

]]></node>
<StgValue><ssdm name="tmp_12_61"/></StgValue>
</operation>

<operation id="2427" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27040">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1569" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_71 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_73, i32 %dina_1_load_73)

]]></node>
<StgValue><ssdm name="tmpa_1_71"/></StgValue>
</operation>

<operation id="2428" st_id="40" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27040">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1570" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_71 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_71)

]]></node>
<StgValue><ssdm name="a_union_71"/></StgValue>
</operation>

<operation id="2429" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27110">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1582" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_72 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_74, i32 %dina_1_load_74)

]]></node>
<StgValue><ssdm name="tmpa_1_72"/></StgValue>
</operation>

<operation id="2430" st_id="40" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27110">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_72 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_72)

]]></node>
<StgValue><ssdm name="a_union_72"/></StgValue>
</operation>

<operation id="2431" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27181">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1592" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_75 = load i32* %dina_1_addr_75, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_75"/></StgValue>
</operation>

<operation id="2432" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27181">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1594" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_75 = load i32* %dina_0_addr_75, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_75"/></StgValue>
</operation>

<operation id="2433" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27253">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1605" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_76 = load i32* %dina_1_addr_76, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_76"/></StgValue>
</operation>

<operation id="2434" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27253">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_76 = load i32* %dina_0_addr_76, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_76"/></StgValue>
</operation>

<operation id="2435" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1614" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.75:1  %tmp_76 = icmp ugt i32 %out, 76

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="2436" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.75:2  br i1 %tmp_76, label %77, label %._crit_edge.76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2437" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27326">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1617" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_77 = getelementptr [128 x i32]* %dina_1, i64 0, i64 78

]]></node>
<StgValue><ssdm name="dina_1_addr_77"/></StgValue>
</operation>

<operation id="2438" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27326">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1618" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_77 = load i32* %dina_1_addr_77, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_77"/></StgValue>
</operation>

<operation id="2439" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27326">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1619" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_77 = getelementptr [128 x i32]* %dina_0, i64 0, i64 79

]]></node>
<StgValue><ssdm name="dina_0_addr_77"/></StgValue>
</operation>

<operation id="2440" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27326">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1620" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_77 = load i32* %dina_0_addr_77, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_77"/></StgValue>
</operation>

<operation id="2441" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1627" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.76:1  %tmp_77 = icmp ugt i32 %out, 77

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="2442" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.76:2  br i1 %tmp_77, label %78, label %._crit_edge.77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2443" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27400">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1630" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_78 = getelementptr [128 x i32]* %dina_1, i64 0, i64 79

]]></node>
<StgValue><ssdm name="dina_1_addr_78"/></StgValue>
</operation>

<operation id="2444" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27400">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1631" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_78 = load i32* %dina_1_addr_78, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_78"/></StgValue>
</operation>

<operation id="2445" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27400">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1632" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_78 = getelementptr [128 x i32]* %dina_0, i64 0, i64 80

]]></node>
<StgValue><ssdm name="dina_0_addr_78"/></StgValue>
</operation>

<operation id="2446" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27400">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1633" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_78 = load i32* %dina_0_addr_78, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_78"/></StgValue>
</operation>

<operation id="2447" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2252" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:2  %elem_mult_load_5 = select i1 %tmp_42, double %tmp_135, double %gep3220_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5"/></StgValue>
</operation>

<operation id="2448" st_id="40" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71034">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:3  %tmp_17_1 = fadd double %gep3217_loc, %elem_mult_load_1_1

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="2449" st_id="40" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71054">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="2450" st_id="40" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71074">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="2451" st_id="40" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73087">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

]]></node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="2452" st_id="40" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73261">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

]]></node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="2453" st_id="40" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73435">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

]]></node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="2454" st_id="40" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73609">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

]]></node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="2455" st_id="40" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72366">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

]]></node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="2456" st_id="40" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72452">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

]]></node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2457" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72548">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.10:1  %gep3190_loc = phi double [ %tmp_12_s, %11 ], [ undef, %._crit_edge.9 ]

]]></node>
<StgValue><ssdm name="gep3190_loc"/></StgValue>
</operation>

<operation id="2458" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72559">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.42:1  %elem_mult_load_1_s = phi double [ %tmp_12_41, %43 ], [ undef, %._crit_edge.41 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_s"/></StgValue>
</operation>

<operation id="2459" st_id="41" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73373">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_52 = fmul double %tmp_52_60, %tmp_11_52

]]></node>
<StgValue><ssdm name="tmp_12_52"/></StgValue>
</operation>

<operation id="2460" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24671">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1232" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2461" st_id="41" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73548">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_53 = fmul double %tmp_53_61, %tmp_11_53

]]></node>
<StgValue><ssdm name="tmp_12_53"/></StgValue>
</operation>

<operation id="2462" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24672">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1254" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2463" st_id="41" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73722">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

]]></node>
<StgValue><ssdm name="tmp_12_54"/></StgValue>
</operation>

<operation id="2464" st_id="41" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72426">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

]]></node>
<StgValue><ssdm name="tmp_12_55"/></StgValue>
</operation>

<operation id="2465" st_id="41" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72512">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

]]></node>
<StgValue><ssdm name="tmp_12_56"/></StgValue>
</operation>

<operation id="2466" st_id="41" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72599">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

]]></node>
<StgValue><ssdm name="tmp_12_57"/></StgValue>
</operation>

<operation id="2467" st_id="41" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72685">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

]]></node>
<StgValue><ssdm name="tmp_12_58"/></StgValue>
</operation>

<operation id="2468" st_id="41" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73207">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

]]></node>
<StgValue><ssdm name="tmp_12_59"/></StgValue>
</operation>

<operation id="2469" st_id="41" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73381">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

]]></node>
<StgValue><ssdm name="tmp_12_60"/></StgValue>
</operation>

<operation id="2470" st_id="41" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73556">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

]]></node>
<StgValue><ssdm name="tmp_12_61"/></StgValue>
</operation>

<operation id="2471" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27181">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1595" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_73 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_75, i32 %dina_1_load_75)

]]></node>
<StgValue><ssdm name="tmpa_1_73"/></StgValue>
</operation>

<operation id="2472" st_id="41" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27181">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_73 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_73)

]]></node>
<StgValue><ssdm name="a_union_73"/></StgValue>
</operation>

<operation id="2473" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27253">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1608" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_74 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_76, i32 %dina_1_load_76)

]]></node>
<StgValue><ssdm name="tmpa_1_74"/></StgValue>
</operation>

<operation id="2474" st_id="41" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27253">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_74 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_74)

]]></node>
<StgValue><ssdm name="a_union_74"/></StgValue>
</operation>

<operation id="2475" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27326">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1618" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_77 = load i32* %dina_1_addr_77, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_77"/></StgValue>
</operation>

<operation id="2476" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27326">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1620" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_77 = load i32* %dina_0_addr_77, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_77"/></StgValue>
</operation>

<operation id="2477" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27400">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1631" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_78 = load i32* %dina_1_addr_78, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_78"/></StgValue>
</operation>

<operation id="2478" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27400">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1633" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_78 = load i32* %dina_0_addr_78, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_78"/></StgValue>
</operation>

<operation id="2479" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1640" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.77:1  %tmp_78 = icmp ugt i32 %out, 78

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="2480" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1641" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.77:2  br i1 %tmp_78, label %79, label %._crit_edge.78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2481" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27475">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1643" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_79 = getelementptr [128 x i32]* %dina_1, i64 0, i64 80

]]></node>
<StgValue><ssdm name="dina_1_addr_79"/></StgValue>
</operation>

<operation id="2482" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27475">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1644" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_79 = load i32* %dina_1_addr_79, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_79"/></StgValue>
</operation>

<operation id="2483" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27475">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1645" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_79 = getelementptr [128 x i32]* %dina_0, i64 0, i64 81

]]></node>
<StgValue><ssdm name="dina_0_addr_79"/></StgValue>
</operation>

<operation id="2484" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27475">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1646" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_79 = load i32* %dina_0_addr_79, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_79"/></StgValue>
</operation>

<operation id="2485" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1653" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.78:1  %tmp_79 = icmp ugt i32 %out, 79

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="2486" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.78:2  br i1 %tmp_79, label %80, label %._crit_edge.79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2487" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27551">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1656" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_80 = getelementptr [128 x i32]* %dina_1, i64 0, i64 81

]]></node>
<StgValue><ssdm name="dina_1_addr_80"/></StgValue>
</operation>

<operation id="2488" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27551">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1657" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_80 = load i32* %dina_1_addr_80, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_80"/></StgValue>
</operation>

<operation id="2489" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27551">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1658" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_80 = getelementptr [128 x i32]* %dina_0, i64 0, i64 82

]]></node>
<StgValue><ssdm name="dina_0_addr_80"/></StgValue>
</operation>

<operation id="2490" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27551">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_80 = load i32* %dina_0_addr_80, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_80"/></StgValue>
</operation>

<operation id="2491" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2254" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:4  %elem_mult_load_5_1 = select i1 %tmp_43, double %tmp_17_1, double %gep3217_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_1"/></StgValue>
</operation>

<operation id="2492" st_id="41" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71055">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:5  %tmp_17_2 = fadd double %gep3214_loc, %elem_mult_load_1_2

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="2493" st_id="41" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71075">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="2494" st_id="41" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73088">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

]]></node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="2495" st_id="41" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73262">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

]]></node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="2496" st_id="41" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73436">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

]]></node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="2497" st_id="41" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73610">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

]]></node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="2498" st_id="41" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72367">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

]]></node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="2499" st_id="41" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72453">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

]]></node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="2500" st_id="41" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72539">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

]]></node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2501" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72635">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.11:1  %gep3187_loc = phi double [ %tmp_12_10, %12 ], [ undef, %._crit_edge.10 ]

]]></node>
<StgValue><ssdm name="gep3187_loc"/></StgValue>
</operation>

<operation id="2502" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72646">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1015" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.43:1  %elem_mult_load_1_10 = phi double [ %tmp_12_42, %44 ], [ undef, %._crit_edge.42 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_10"/></StgValue>
</operation>

<operation id="2503" st_id="42" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73723">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_54 = fmul double %tmp_54_62, %tmp_11_54

]]></node>
<StgValue><ssdm name="tmp_12_54"/></StgValue>
</operation>

<operation id="2504" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24673">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1276" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2505" st_id="42" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72427">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_55 = fmul double %tmp_55_63, %tmp_11_55

]]></node>
<StgValue><ssdm name="tmp_12_55"/></StgValue>
</operation>

<operation id="2506" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24674">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2507" st_id="42" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72513">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

]]></node>
<StgValue><ssdm name="tmp_12_56"/></StgValue>
</operation>

<operation id="2508" st_id="42" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72600">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

]]></node>
<StgValue><ssdm name="tmp_12_57"/></StgValue>
</operation>

<operation id="2509" st_id="42" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72686">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

]]></node>
<StgValue><ssdm name="tmp_12_58"/></StgValue>
</operation>

<operation id="2510" st_id="42" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73208">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

]]></node>
<StgValue><ssdm name="tmp_12_59"/></StgValue>
</operation>

<operation id="2511" st_id="42" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73382">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

]]></node>
<StgValue><ssdm name="tmp_12_60"/></StgValue>
</operation>

<operation id="2512" st_id="42" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73557">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

]]></node>
<StgValue><ssdm name="tmp_12_61"/></StgValue>
</operation>

<operation id="2513" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27326">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_75 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_77, i32 %dina_1_load_77)

]]></node>
<StgValue><ssdm name="tmpa_1_75"/></StgValue>
</operation>

<operation id="2514" st_id="42" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27326">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_75 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_75)

]]></node>
<StgValue><ssdm name="a_union_75"/></StgValue>
</operation>

<operation id="2515" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27400">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1634" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_76 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_78, i32 %dina_1_load_78)

]]></node>
<StgValue><ssdm name="tmpa_1_76"/></StgValue>
</operation>

<operation id="2516" st_id="42" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27400">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_76 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_76)

]]></node>
<StgValue><ssdm name="a_union_76"/></StgValue>
</operation>

<operation id="2517" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27475">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1644" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_79 = load i32* %dina_1_addr_79, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_79"/></StgValue>
</operation>

<operation id="2518" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27475">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1646" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_79 = load i32* %dina_0_addr_79, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_79"/></StgValue>
</operation>

<operation id="2519" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27551">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1657" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_80 = load i32* %dina_1_addr_80, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_80"/></StgValue>
</operation>

<operation id="2520" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27551">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1659" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_80 = load i32* %dina_0_addr_80, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_80"/></StgValue>
</operation>

<operation id="2521" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1666" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.79:1  %tmp_80 = icmp ugt i32 %out, 80

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="2522" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1667" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.79:2  br i1 %tmp_80, label %81, label %._crit_edge.80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2523" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27628">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1669" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_81 = getelementptr [128 x i32]* %dina_1, i64 0, i64 82

]]></node>
<StgValue><ssdm name="dina_1_addr_81"/></StgValue>
</operation>

<operation id="2524" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27628">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1670" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_81 = load i32* %dina_1_addr_81, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_81"/></StgValue>
</operation>

<operation id="2525" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27628">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1671" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_81 = getelementptr [128 x i32]* %dina_0, i64 0, i64 83

]]></node>
<StgValue><ssdm name="dina_0_addr_81"/></StgValue>
</operation>

<operation id="2526" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27628">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1672" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_81 = load i32* %dina_0_addr_81, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_81"/></StgValue>
</operation>

<operation id="2527" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1679" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.80:1  %tmp_81 = icmp ugt i32 %out, 81

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="2528" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.80:2  br i1 %tmp_81, label %82, label %._crit_edge.81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2529" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27706">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1682" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_82 = getelementptr [128 x i32]* %dina_1, i64 0, i64 83

]]></node>
<StgValue><ssdm name="dina_1_addr_82"/></StgValue>
</operation>

<operation id="2530" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27706">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1683" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_82 = load i32* %dina_1_addr_82, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_82"/></StgValue>
</operation>

<operation id="2531" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27706">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1684" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_82 = getelementptr [128 x i32]* %dina_0, i64 0, i64 84

]]></node>
<StgValue><ssdm name="dina_0_addr_82"/></StgValue>
</operation>

<operation id="2532" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27706">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1685" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_82 = load i32* %dina_0_addr_82, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_82"/></StgValue>
</operation>

<operation id="2533" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2256" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:6  %elem_mult_load_5_2 = select i1 %tmp_44, double %tmp_17_2, double %gep3214_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_2"/></StgValue>
</operation>

<operation id="2534" st_id="42" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71076">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:7  %tmp_17_3 = fadd double %gep3211_loc, %elem_mult_load_1_3

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="2535" st_id="42" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73089">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

]]></node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="2536" st_id="42" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73263">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

]]></node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="2537" st_id="42" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73437">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

]]></node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="2538" st_id="42" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73611">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

]]></node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="2539" st_id="42" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72368">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

]]></node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="2540" st_id="42" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72454">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

]]></node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="2541" st_id="42" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72540">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

]]></node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="2542" st_id="42" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72626">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

]]></node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2543" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73102">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.12:1  %gep3184_loc = phi double [ %tmp_12_11, %13 ], [ undef, %._crit_edge.11 ]

]]></node>
<StgValue><ssdm name="gep3184_loc"/></StgValue>
</operation>

<operation id="2544" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73134">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1037" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.44:1  %elem_mult_load_1_11 = phi double [ %tmp_12_43, %45 ], [ undef, %._crit_edge.43 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_11"/></StgValue>
</operation>

<operation id="2545" st_id="43" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72514">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_56 = fmul double %tmp_56_64, %tmp_11_56

]]></node>
<StgValue><ssdm name="tmp_12_56"/></StgValue>
</operation>

<operation id="2546" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24675">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1320" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2547" st_id="43" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72601">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_57 = fmul double %tmp_57_65, %tmp_11_57

]]></node>
<StgValue><ssdm name="tmp_12_57"/></StgValue>
</operation>

<operation id="2548" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24676">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1342" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2549" st_id="43" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72687">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

]]></node>
<StgValue><ssdm name="tmp_12_58"/></StgValue>
</operation>

<operation id="2550" st_id="43" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73209">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

]]></node>
<StgValue><ssdm name="tmp_12_59"/></StgValue>
</operation>

<operation id="2551" st_id="43" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73383">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

]]></node>
<StgValue><ssdm name="tmp_12_60"/></StgValue>
</operation>

<operation id="2552" st_id="43" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73558">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

]]></node>
<StgValue><ssdm name="tmp_12_61"/></StgValue>
</operation>

<operation id="2553" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27475">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1647" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_77 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_79, i32 %dina_1_load_79)

]]></node>
<StgValue><ssdm name="tmpa_1_77"/></StgValue>
</operation>

<operation id="2554" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27475">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1648" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_77 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_77)

]]></node>
<StgValue><ssdm name="a_union_77"/></StgValue>
</operation>

<operation id="2555" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27551">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1660" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_78 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_80, i32 %dina_1_load_80)

]]></node>
<StgValue><ssdm name="tmpa_1_78"/></StgValue>
</operation>

<operation id="2556" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27551">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1661" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_78 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_78)

]]></node>
<StgValue><ssdm name="a_union_78"/></StgValue>
</operation>

<operation id="2557" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27628">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1670" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_81 = load i32* %dina_1_addr_81, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_81"/></StgValue>
</operation>

<operation id="2558" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27628">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1672" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_81 = load i32* %dina_0_addr_81, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_81"/></StgValue>
</operation>

<operation id="2559" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27706">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1683" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_82 = load i32* %dina_1_addr_82, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_82"/></StgValue>
</operation>

<operation id="2560" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27706">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1685" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_82 = load i32* %dina_0_addr_82, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_82"/></StgValue>
</operation>

<operation id="2561" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1692" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.81:1  %tmp_82 = icmp ugt i32 %out, 82

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="2562" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1693" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.81:2  br i1 %tmp_82, label %83, label %._crit_edge.82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2563" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27785">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1695" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_83 = getelementptr [128 x i32]* %dina_1, i64 0, i64 84

]]></node>
<StgValue><ssdm name="dina_1_addr_83"/></StgValue>
</operation>

<operation id="2564" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27785">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1696" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_83 = load i32* %dina_1_addr_83, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_83"/></StgValue>
</operation>

<operation id="2565" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27785">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1697" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_83 = getelementptr [128 x i32]* %dina_0, i64 0, i64 85

]]></node>
<StgValue><ssdm name="dina_0_addr_83"/></StgValue>
</operation>

<operation id="2566" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27785">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1698" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_83 = load i32* %dina_0_addr_83, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_83"/></StgValue>
</operation>

<operation id="2567" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1705" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.82:1  %tmp_83 = icmp ugt i32 %out, 83

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="2568" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.82:2  br i1 %tmp_83, label %84, label %._crit_edge.83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2569" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27865">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1708" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_84 = getelementptr [128 x i32]* %dina_1, i64 0, i64 85

]]></node>
<StgValue><ssdm name="dina_1_addr_84"/></StgValue>
</operation>

<operation id="2570" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27865">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1709" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_84 = load i32* %dina_1_addr_84, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_84"/></StgValue>
</operation>

<operation id="2571" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27865">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_84 = getelementptr [128 x i32]* %dina_0, i64 0, i64 86

]]></node>
<StgValue><ssdm name="dina_0_addr_84"/></StgValue>
</operation>

<operation id="2572" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27865">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1711" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_84 = load i32* %dina_0_addr_84, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_84"/></StgValue>
</operation>

<operation id="2573" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2258" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:8  %elem_mult_load_5_3 = select i1 %tmp_45, double %tmp_17_3, double %gep3211_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_3"/></StgValue>
</operation>

<operation id="2574" st_id="43" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73090">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:9  %tmp_17_4 = fadd double %gep3208_loc, %elem_mult_load_1_4

]]></node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="2575" st_id="43" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73264">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

]]></node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="2576" st_id="43" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73438">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

]]></node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="2577" st_id="43" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73612">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

]]></node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="2578" st_id="43" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72369">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

]]></node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="2579" st_id="43" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72455">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

]]></node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="2580" st_id="43" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72541">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

]]></node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="2581" st_id="43" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72627">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

]]></node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="2582" st_id="43" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73093">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

]]></node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2583" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73277">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.13:1  %gep3181_loc = phi double [ %tmp_12_12, %14 ], [ undef, %._crit_edge.12 ]

]]></node>
<StgValue><ssdm name="gep3181_loc"/></StgValue>
</operation>

<operation id="2584" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73309">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1059" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.45:1  %elem_mult_load_1_12 = phi double [ %tmp_12_44, %46 ], [ undef, %._crit_edge.44 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_12"/></StgValue>
</operation>

<operation id="2585" st_id="44" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72688">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_58 = fmul double %tmp_58_66, %tmp_11_58

]]></node>
<StgValue><ssdm name="tmp_12_58"/></StgValue>
</operation>

<operation id="2586" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24677">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1364" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2587" st_id="44" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73210">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_59 = fmul double %tmp_59_67, %tmp_11_59

]]></node>
<StgValue><ssdm name="tmp_12_59"/></StgValue>
</operation>

<operation id="2588" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24678">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1386" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2589" st_id="44" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73384">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

]]></node>
<StgValue><ssdm name="tmp_12_60"/></StgValue>
</operation>

<operation id="2590" st_id="44" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73559">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

]]></node>
<StgValue><ssdm name="tmp_12_61"/></StgValue>
</operation>

<operation id="2591" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27628">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1673" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_79 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_81, i32 %dina_1_load_81)

]]></node>
<StgValue><ssdm name="tmpa_1_79"/></StgValue>
</operation>

<operation id="2592" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27628">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1674" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_79 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_79)

]]></node>
<StgValue><ssdm name="a_union_79"/></StgValue>
</operation>

<operation id="2593" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27706">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1686" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_80 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_82, i32 %dina_1_load_82)

]]></node>
<StgValue><ssdm name="tmpa_1_80"/></StgValue>
</operation>

<operation id="2594" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27706">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1687" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_80 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_80)

]]></node>
<StgValue><ssdm name="a_union_80"/></StgValue>
</operation>

<operation id="2595" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27785">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1696" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_83 = load i32* %dina_1_addr_83, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_83"/></StgValue>
</operation>

<operation id="2596" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27785">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1698" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_83 = load i32* %dina_0_addr_83, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_83"/></StgValue>
</operation>

<operation id="2597" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27865">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1709" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_84 = load i32* %dina_1_addr_84, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_84"/></StgValue>
</operation>

<operation id="2598" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27865">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1711" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_84 = load i32* %dina_0_addr_84, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_84"/></StgValue>
</operation>

<operation id="2599" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1718" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.83:1  %tmp_84 = icmp ugt i32 %out, 84

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="2600" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1719" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.83:2  br i1 %tmp_84, label %85, label %._crit_edge.84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2601" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27946">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1721" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_85 = getelementptr [128 x i32]* %dina_1, i64 0, i64 86

]]></node>
<StgValue><ssdm name="dina_1_addr_85"/></StgValue>
</operation>

<operation id="2602" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27946">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1722" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_85 = load i32* %dina_1_addr_85, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_85"/></StgValue>
</operation>

<operation id="2603" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27946">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1723" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_85 = getelementptr [128 x i32]* %dina_0, i64 0, i64 87

]]></node>
<StgValue><ssdm name="dina_0_addr_85"/></StgValue>
</operation>

<operation id="2604" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27946">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1724" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_85 = load i32* %dina_0_addr_85, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_85"/></StgValue>
</operation>

<operation id="2605" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1731" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.84:1  %tmp_85 = icmp ugt i32 %out, 85

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="2606" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1732" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.84:2  br i1 %tmp_85, label %86, label %._crit_edge.85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2607" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28028">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1734" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_86 = getelementptr [128 x i32]* %dina_1, i64 0, i64 87

]]></node>
<StgValue><ssdm name="dina_1_addr_86"/></StgValue>
</operation>

<operation id="2608" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28028">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1735" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_86 = load i32* %dina_1_addr_86, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_86"/></StgValue>
</operation>

<operation id="2609" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28028">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1736" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_86 = getelementptr [128 x i32]* %dina_0, i64 0, i64 88

]]></node>
<StgValue><ssdm name="dina_0_addr_86"/></StgValue>
</operation>

<operation id="2610" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28028">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1737" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_86 = load i32* %dina_0_addr_86, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_86"/></StgValue>
</operation>

<operation id="2611" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73070">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2260" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:10  %elem_mult_load_5_4 = select i1 %tmp_46, double %tmp_17_4, double %gep3208_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_4"/></StgValue>
</operation>

<operation id="2612" st_id="44" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73265">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:11  %tmp_17_5 = fadd double %gep3205_loc, %elem_mult_load_1_5

]]></node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="2613" st_id="44" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73439">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

]]></node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="2614" st_id="44" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73613">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

]]></node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="2615" st_id="44" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72370">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

]]></node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="2616" st_id="44" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72456">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

]]></node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="2617" st_id="44" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72542">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

]]></node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="2618" st_id="44" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72628">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

]]></node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="2619" st_id="44" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73094">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

]]></node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="2620" st_id="44" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73268">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

]]></node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="2621" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73452">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.14:1  %gep3178_loc = phi double [ %tmp_12_13, %15 ], [ undef, %._crit_edge.13 ]

]]></node>
<StgValue><ssdm name="gep3178_loc"/></StgValue>
</operation>

<operation id="2622" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73484">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1081" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.46:1  %elem_mult_load_1_13 = phi double [ %tmp_12_45, %47 ], [ undef, %._crit_edge.45 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_13"/></StgValue>
</operation>

<operation id="2623" st_id="45" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73385">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_60 = fmul double %tmp_60_68, %tmp_11_60

]]></node>
<StgValue><ssdm name="tmp_12_60"/></StgValue>
</operation>

<operation id="2624" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24679">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1408" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2625" st_id="45" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73560">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:14  %tmp_12_61 = fmul double %tmp_61_69, %tmp_11_61

]]></node>
<StgValue><ssdm name="tmp_12_61"/></StgValue>
</operation>

<operation id="2626" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24680">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge.62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2627" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27785">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1699" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_81 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_83, i32 %dina_1_load_83)

]]></node>
<StgValue><ssdm name="tmpa_1_81"/></StgValue>
</operation>

<operation id="2628" st_id="45" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27785">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1700" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_81 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_81)

]]></node>
<StgValue><ssdm name="a_union_81"/></StgValue>
</operation>

<operation id="2629" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27865">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1712" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_82 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_84, i32 %dina_1_load_84)

]]></node>
<StgValue><ssdm name="tmpa_1_82"/></StgValue>
</operation>

<operation id="2630" st_id="45" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27865">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1713" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_82 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_82)

]]></node>
<StgValue><ssdm name="a_union_82"/></StgValue>
</operation>

<operation id="2631" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27946">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1722" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_85 = load i32* %dina_1_addr_85, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_85"/></StgValue>
</operation>

<operation id="2632" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27946">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1724" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_85 = load i32* %dina_0_addr_85, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_85"/></StgValue>
</operation>

<operation id="2633" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28028">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1735" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_86 = load i32* %dina_1_addr_86, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_86"/></StgValue>
</operation>

<operation id="2634" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28028">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1737" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_86 = load i32* %dina_0_addr_86, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_86"/></StgValue>
</operation>

<operation id="2635" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1744" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.85:1  %tmp_86 = icmp ugt i32 %out, 86

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="2636" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1745" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.85:2  br i1 %tmp_86, label %87, label %._crit_edge.86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2637" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28111">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1747" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_87 = getelementptr [128 x i32]* %dina_1, i64 0, i64 88

]]></node>
<StgValue><ssdm name="dina_1_addr_87"/></StgValue>
</operation>

<operation id="2638" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28111">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1748" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_87 = load i32* %dina_1_addr_87, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_87"/></StgValue>
</operation>

<operation id="2639" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28111">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1749" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_87 = getelementptr [128 x i32]* %dina_0, i64 0, i64 89

]]></node>
<StgValue><ssdm name="dina_0_addr_87"/></StgValue>
</operation>

<operation id="2640" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28111">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1750" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_87 = load i32* %dina_0_addr_87, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_87"/></StgValue>
</operation>

<operation id="2641" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1757" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.86:1  %tmp_87 = icmp ugt i32 %out, 87

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="2642" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.86:2  br i1 %tmp_87, label %88, label %._crit_edge.87

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2643" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28195">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1760" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_88 = getelementptr [128 x i32]* %dina_1, i64 0, i64 89

]]></node>
<StgValue><ssdm name="dina_1_addr_88"/></StgValue>
</operation>

<operation id="2644" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28195">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_88 = load i32* %dina_1_addr_88, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_88"/></StgValue>
</operation>

<operation id="2645" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28195">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1762" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_88 = getelementptr [128 x i32]* %dina_0, i64 0, i64 90

]]></node>
<StgValue><ssdm name="dina_0_addr_88"/></StgValue>
</operation>

<operation id="2646" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28195">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1763" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_88 = load i32* %dina_0_addr_88, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_88"/></StgValue>
</operation>

<operation id="2647" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73245">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2262" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:12  %elem_mult_load_5_5 = select i1 %tmp_47, double %tmp_17_5, double %gep3205_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_5"/></StgValue>
</operation>

<operation id="2648" st_id="45" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73440">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:13  %tmp_17_6 = fadd double %gep3202_loc, %elem_mult_load_1_6

]]></node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="2649" st_id="45" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73614">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

]]></node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="2650" st_id="45" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72371">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

]]></node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="2651" st_id="45" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72457">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

]]></node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="2652" st_id="45" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72543">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

]]></node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="2653" st_id="45" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72629">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

]]></node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="2654" st_id="45" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73095">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

]]></node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="2655" st_id="45" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73269">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

]]></node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="2656" st_id="45" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73443">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

]]></node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="2657" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73659">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1103" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.47:1  %elem_mult_load_1_14 = phi double [ %tmp_12_46, %48 ], [ undef, %._crit_edge.46 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_14"/></StgValue>
</operation>

<operation id="2658" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27946">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1725" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_83 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_85, i32 %dina_1_load_85)

]]></node>
<StgValue><ssdm name="tmpa_1_83"/></StgValue>
</operation>

<operation id="2659" st_id="46" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27946">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1726" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_83 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_83)

]]></node>
<StgValue><ssdm name="a_union_83"/></StgValue>
</operation>

<operation id="2660" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28028">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1738" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_84 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_86, i32 %dina_1_load_86)

]]></node>
<StgValue><ssdm name="tmpa_1_84"/></StgValue>
</operation>

<operation id="2661" st_id="46" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28028">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_84 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_84)

]]></node>
<StgValue><ssdm name="a_union_84"/></StgValue>
</operation>

<operation id="2662" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28111">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1748" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_87 = load i32* %dina_1_addr_87, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_87"/></StgValue>
</operation>

<operation id="2663" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28111">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1750" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_87 = load i32* %dina_0_addr_87, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_87"/></StgValue>
</operation>

<operation id="2664" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28195">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_88 = load i32* %dina_1_addr_88, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_88"/></StgValue>
</operation>

<operation id="2665" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28195">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1763" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_88 = load i32* %dina_0_addr_88, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_88"/></StgValue>
</operation>

<operation id="2666" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1770" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.87:1  %tmp_88 = icmp ugt i32 %out, 88

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="2667" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1771" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.87:2  br i1 %tmp_88, label %89, label %._crit_edge.88

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2668" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28280">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1773" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_89 = getelementptr [128 x i32]* %dina_1, i64 0, i64 90

]]></node>
<StgValue><ssdm name="dina_1_addr_89"/></StgValue>
</operation>

<operation id="2669" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28280">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1774" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_89 = load i32* %dina_1_addr_89, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_89"/></StgValue>
</operation>

<operation id="2670" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28280">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1775" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_89 = getelementptr [128 x i32]* %dina_0, i64 0, i64 91

]]></node>
<StgValue><ssdm name="dina_0_addr_89"/></StgValue>
</operation>

<operation id="2671" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28280">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1776" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_89 = load i32* %dina_0_addr_89, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_89"/></StgValue>
</operation>

<operation id="2672" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1783" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.88:1  %tmp_89 = icmp ugt i32 %out, 89

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="2673" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.88:2  br i1 %tmp_89, label %90, label %._crit_edge.89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2674" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28366">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1786" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_90 = getelementptr [128 x i32]* %dina_1, i64 0, i64 91

]]></node>
<StgValue><ssdm name="dina_1_addr_90"/></StgValue>
</operation>

<operation id="2675" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28366">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1787" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_90 = load i32* %dina_1_addr_90, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_90"/></StgValue>
</operation>

<operation id="2676" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28366">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1788" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_90 = getelementptr [128 x i32]* %dina_0, i64 0, i64 92

]]></node>
<StgValue><ssdm name="dina_0_addr_90"/></StgValue>
</operation>

<operation id="2677" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28366">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1789" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_90 = load i32* %dina_0_addr_90, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_90"/></StgValue>
</operation>

<operation id="2678" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73420">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2264" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:14  %elem_mult_load_5_6 = select i1 %tmp_48, double %tmp_17_6, double %gep3202_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_6"/></StgValue>
</operation>

<operation id="2679" st_id="46" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73615">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2265" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:15  %tmp_17_7 = fadd double %gep3199_loc, %elem_mult_load_1_7

]]></node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="2680" st_id="46" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72372">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

]]></node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="2681" st_id="46" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72458">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

]]></node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="2682" st_id="46" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72544">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

]]></node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="2683" st_id="46" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72630">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

]]></node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="2684" st_id="46" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73096">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

]]></node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="2685" st_id="46" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73270">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

]]></node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="2686" st_id="46" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73444">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

]]></node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="2687" st_id="46" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73618">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

]]></node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="2688" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71676">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.48:1  %elem_mult_load_1_15 = phi double [ %tmp_12_47, %49 ], [ undef, %._crit_edge.47 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_15"/></StgValue>
</operation>

<operation id="2689" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28111">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1751" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_85 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_87, i32 %dina_1_load_87)

]]></node>
<StgValue><ssdm name="tmpa_1_85"/></StgValue>
</operation>

<operation id="2690" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28111">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1752" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_85 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_85)

]]></node>
<StgValue><ssdm name="a_union_85"/></StgValue>
</operation>

<operation id="2691" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28195">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1764" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_86 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_88, i32 %dina_1_load_88)

]]></node>
<StgValue><ssdm name="tmpa_1_86"/></StgValue>
</operation>

<operation id="2692" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28195">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1765" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_86 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_86)

]]></node>
<StgValue><ssdm name="a_union_86"/></StgValue>
</operation>

<operation id="2693" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28280">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1774" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_89 = load i32* %dina_1_addr_89, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_89"/></StgValue>
</operation>

<operation id="2694" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28280">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1776" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_89 = load i32* %dina_0_addr_89, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_89"/></StgValue>
</operation>

<operation id="2695" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28366">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1787" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_90 = load i32* %dina_1_addr_90, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_90"/></StgValue>
</operation>

<operation id="2696" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28366">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1789" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_90 = load i32* %dina_0_addr_90, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_90"/></StgValue>
</operation>

<operation id="2697" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1796" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.89:1  %tmp_90 = icmp ugt i32 %out, 90

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="2698" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1797" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.89:2  br i1 %tmp_90, label %91, label %._crit_edge.90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2699" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28453">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1799" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_91 = getelementptr [128 x i32]* %dina_1, i64 0, i64 92

]]></node>
<StgValue><ssdm name="dina_1_addr_91"/></StgValue>
</operation>

<operation id="2700" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28453">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1800" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_91 = load i32* %dina_1_addr_91, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_91"/></StgValue>
</operation>

<operation id="2701" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28453">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1801" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_91 = getelementptr [128 x i32]* %dina_0, i64 0, i64 93

]]></node>
<StgValue><ssdm name="dina_0_addr_91"/></StgValue>
</operation>

<operation id="2702" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28453">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1802" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_91 = load i32* %dina_0_addr_91, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_91"/></StgValue>
</operation>

<operation id="2703" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1809" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.90:1  %tmp_91 = icmp ugt i32 %out, 91

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2704" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1810" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.90:2  br i1 %tmp_91, label %92, label %._crit_edge.91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2705" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28541">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_92 = getelementptr [128 x i32]* %dina_1, i64 0, i64 93

]]></node>
<StgValue><ssdm name="dina_1_addr_92"/></StgValue>
</operation>

<operation id="2706" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28541">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1813" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_92 = load i32* %dina_1_addr_92, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_92"/></StgValue>
</operation>

<operation id="2707" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28541">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1814" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_92 = getelementptr [128 x i32]* %dina_0, i64 0, i64 94

]]></node>
<StgValue><ssdm name="dina_0_addr_92"/></StgValue>
</operation>

<operation id="2708" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28541">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1815" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_92 = load i32* %dina_0_addr_92, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_92"/></StgValue>
</operation>

<operation id="2709" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73595">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2266" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:16  %elem_mult_load_5_7 = select i1 %tmp_49, double %tmp_17_7, double %gep3199_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_7"/></StgValue>
</operation>

<operation id="2710" st_id="47" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72373">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:17  %tmp_17_8 = fadd double %gep3196_loc, %elem_mult_load_1_8

]]></node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="2711" st_id="47" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72459">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

]]></node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="2712" st_id="47" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72545">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

]]></node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="2713" st_id="47" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72631">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

]]></node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="2714" st_id="47" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73097">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

]]></node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="2715" st_id="47" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73271">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

]]></node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="2716" st_id="47" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73445">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

]]></node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="2717" st_id="47" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73619">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

]]></node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="2718" st_id="47" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71666">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

]]></node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="2719" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71719">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.49:1  %elem_mult_load_1_16 = phi double [ %tmp_12_48, %50 ], [ undef, %._crit_edge.48 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_16"/></StgValue>
</operation>

<operation id="2720" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28280">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1777" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_87 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_89, i32 %dina_1_load_89)

]]></node>
<StgValue><ssdm name="tmpa_1_87"/></StgValue>
</operation>

<operation id="2721" st_id="48" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28280">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_87 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_87)

]]></node>
<StgValue><ssdm name="a_union_87"/></StgValue>
</operation>

<operation id="2722" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28366">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1790" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_88 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_90, i32 %dina_1_load_90)

]]></node>
<StgValue><ssdm name="tmpa_1_88"/></StgValue>
</operation>

<operation id="2723" st_id="48" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28366">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1791" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_88 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_88)

]]></node>
<StgValue><ssdm name="a_union_88"/></StgValue>
</operation>

<operation id="2724" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28453">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1800" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_91 = load i32* %dina_1_addr_91, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_91"/></StgValue>
</operation>

<operation id="2725" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28453">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1802" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_91 = load i32* %dina_0_addr_91, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_91"/></StgValue>
</operation>

<operation id="2726" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28541">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1813" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_92 = load i32* %dina_1_addr_92, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_92"/></StgValue>
</operation>

<operation id="2727" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28541">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1815" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_92 = load i32* %dina_0_addr_92, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_92"/></StgValue>
</operation>

<operation id="2728" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1822" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.91:1  %tmp_92 = icmp ugt i32 %out, 92

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2729" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1823" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.91:2  br i1 %tmp_92, label %93, label %._crit_edge.92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2730" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28630">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1825" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_93 = getelementptr [128 x i32]* %dina_1, i64 0, i64 94

]]></node>
<StgValue><ssdm name="dina_1_addr_93"/></StgValue>
</operation>

<operation id="2731" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28630">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1826" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_93 = load i32* %dina_1_addr_93, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_93"/></StgValue>
</operation>

<operation id="2732" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28630">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1827" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_93 = getelementptr [128 x i32]* %dina_0, i64 0, i64 95

]]></node>
<StgValue><ssdm name="dina_0_addr_93"/></StgValue>
</operation>

<operation id="2733" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28630">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1828" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_93 = load i32* %dina_0_addr_93, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_93"/></StgValue>
</operation>

<operation id="2734" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1835" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.92:1  %tmp_93 = icmp ugt i32 %out, 93

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2735" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.92:2  br i1 %tmp_93, label %94, label %._crit_edge.93

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2736" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28720">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1838" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_94 = getelementptr [128 x i32]* %dina_1, i64 0, i64 95

]]></node>
<StgValue><ssdm name="dina_1_addr_94"/></StgValue>
</operation>

<operation id="2737" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28720">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1839" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_94 = load i32* %dina_1_addr_94, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_94"/></StgValue>
</operation>

<operation id="2738" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28720">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1840" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_94 = getelementptr [128 x i32]* %dina_0, i64 0, i64 96

]]></node>
<StgValue><ssdm name="dina_0_addr_94"/></StgValue>
</operation>

<operation id="2739" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28720">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1841" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_94 = load i32* %dina_0_addr_94, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_94"/></StgValue>
</operation>

<operation id="2740" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72363">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2268" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:18  %elem_mult_load_5_8 = select i1 %tmp_50, double %tmp_17_8, double %gep3196_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_8"/></StgValue>
</operation>

<operation id="2741" st_id="48" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72460">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:19  %tmp_17_9 = fadd double %gep3193_loc, %elem_mult_load_1_9

]]></node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="2742" st_id="48" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72546">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

]]></node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="2743" st_id="48" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72632">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

]]></node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="2744" st_id="48" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73098">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

]]></node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="2745" st_id="48" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73272">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

]]></node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="2746" st_id="48" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73446">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

]]></node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="2747" st_id="48" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73620">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

]]></node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="2748" st_id="48" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71667">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

]]></node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>

<operation id="2749" st_id="48" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71709">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

]]></node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="2750" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71762">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1169" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.50:1  %elem_mult_load_1_17 = phi double [ %tmp_12_49, %51 ], [ undef, %._crit_edge.49 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_17"/></StgValue>
</operation>

<operation id="2751" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28453">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1803" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_89 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_91, i32 %dina_1_load_91)

]]></node>
<StgValue><ssdm name="tmpa_1_89"/></StgValue>
</operation>

<operation id="2752" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28453">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_89 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_89)

]]></node>
<StgValue><ssdm name="a_union_89"/></StgValue>
</operation>

<operation id="2753" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28541">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1816" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_90 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_92, i32 %dina_1_load_92)

]]></node>
<StgValue><ssdm name="tmpa_1_90"/></StgValue>
</operation>

<operation id="2754" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28541">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_90 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_90)

]]></node>
<StgValue><ssdm name="a_union_90"/></StgValue>
</operation>

<operation id="2755" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28630">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1826" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_93 = load i32* %dina_1_addr_93, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_93"/></StgValue>
</operation>

<operation id="2756" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28630">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1828" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_93 = load i32* %dina_0_addr_93, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_93"/></StgValue>
</operation>

<operation id="2757" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28720">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1839" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_94 = load i32* %dina_1_addr_94, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_94"/></StgValue>
</operation>

<operation id="2758" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28720">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1841" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_94 = load i32* %dina_0_addr_94, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_94"/></StgValue>
</operation>

<operation id="2759" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1848" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.93:1  %tmp_94 = icmp ugt i32 %out, 94

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2760" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1849" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.93:2  br i1 %tmp_94, label %95, label %._crit_edge.94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2761" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28811">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1851" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_95 = getelementptr [128 x i32]* %dina_1, i64 0, i64 96

]]></node>
<StgValue><ssdm name="dina_1_addr_95"/></StgValue>
</operation>

<operation id="2762" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28811">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1852" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_95 = load i32* %dina_1_addr_95, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_95"/></StgValue>
</operation>

<operation id="2763" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28811">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1853" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_95 = getelementptr [128 x i32]* %dina_0, i64 0, i64 97

]]></node>
<StgValue><ssdm name="dina_0_addr_95"/></StgValue>
</operation>

<operation id="2764" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28811">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1854" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_95 = load i32* %dina_0_addr_95, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_95"/></StgValue>
</operation>

<operation id="2765" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1861" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.94:1  %tmp_95 = icmp ugt i32 %out, 95

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2766" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1862" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.94:2  br i1 %tmp_95, label %96, label %._crit_edge.95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2767" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28903">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1864" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_96 = getelementptr [128 x i32]* %dina_1, i64 0, i64 97

]]></node>
<StgValue><ssdm name="dina_1_addr_96"/></StgValue>
</operation>

<operation id="2768" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28903">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1865" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_96 = load i32* %dina_1_addr_96, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_96"/></StgValue>
</operation>

<operation id="2769" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28903">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1866" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_96 = getelementptr [128 x i32]* %dina_0, i64 0, i64 98

]]></node>
<StgValue><ssdm name="dina_0_addr_96"/></StgValue>
</operation>

<operation id="2770" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28903">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1867" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_96 = load i32* %dina_0_addr_96, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_96"/></StgValue>
</operation>

<operation id="2771" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72450">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2270" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:20  %elem_mult_load_5_9 = select i1 %tmp_123, double %tmp_17_9, double %gep3193_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_9"/></StgValue>
</operation>

<operation id="2772" st_id="49" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72547">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:21  %tmp_17_s = fadd double %gep3190_loc, %elem_mult_load_1_s

]]></node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="2773" st_id="49" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72633">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

]]></node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="2774" st_id="49" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73099">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

]]></node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="2775" st_id="49" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73273">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

]]></node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="2776" st_id="49" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73447">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

]]></node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="2777" st_id="49" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73621">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

]]></node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="2778" st_id="49" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71668">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

]]></node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>

<operation id="2779" st_id="49" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71710">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

]]></node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>

<operation id="2780" st_id="49" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71752">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

]]></node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="2781" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71805">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1191" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.51:1  %elem_mult_load_1_18 = phi double [ %tmp_12_50, %52 ], [ undef, %._crit_edge.50 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_18"/></StgValue>
</operation>

<operation id="2782" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28630">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1829" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_91 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_93, i32 %dina_1_load_93)

]]></node>
<StgValue><ssdm name="tmpa_1_91"/></StgValue>
</operation>

<operation id="2783" st_id="50" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28630">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1830" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_91 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_91)

]]></node>
<StgValue><ssdm name="a_union_91"/></StgValue>
</operation>

<operation id="2784" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28720">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1842" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_92 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_94, i32 %dina_1_load_94)

]]></node>
<StgValue><ssdm name="tmpa_1_92"/></StgValue>
</operation>

<operation id="2785" st_id="50" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28720">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1843" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_92 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_92)

]]></node>
<StgValue><ssdm name="a_union_92"/></StgValue>
</operation>

<operation id="2786" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28811">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1852" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_95 = load i32* %dina_1_addr_95, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_95"/></StgValue>
</operation>

<operation id="2787" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28811">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1854" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_95 = load i32* %dina_0_addr_95, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_95"/></StgValue>
</operation>

<operation id="2788" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28903">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1865" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_96 = load i32* %dina_1_addr_96, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_96"/></StgValue>
</operation>

<operation id="2789" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28903">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1867" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_96 = load i32* %dina_0_addr_96, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_96"/></StgValue>
</operation>

<operation id="2790" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1874" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.95:1  %tmp_96 = icmp ugt i32 %out, 96

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2791" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1875" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.95:2  br i1 %tmp_96, label %97, label %._crit_edge.96

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2792" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28996">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1877" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_97 = getelementptr [128 x i32]* %dina_1, i64 0, i64 98

]]></node>
<StgValue><ssdm name="dina_1_addr_97"/></StgValue>
</operation>

<operation id="2793" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28996">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_97 = load i32* %dina_1_addr_97, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_97"/></StgValue>
</operation>

<operation id="2794" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28996">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1879" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_97 = getelementptr [128 x i32]* %dina_0, i64 0, i64 99

]]></node>
<StgValue><ssdm name="dina_0_addr_97"/></StgValue>
</operation>

<operation id="2795" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28996">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_97 = load i32* %dina_0_addr_97, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_97"/></StgValue>
</operation>

<operation id="2796" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1887" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.96:1  %tmp_97 = icmp ugt i32 %out, 97

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2797" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1888" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.96:2  br i1 %tmp_97, label %98, label %._crit_edge.97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2798" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29090">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1890" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_98 = getelementptr [128 x i32]* %dina_1, i64 0, i64 99

]]></node>
<StgValue><ssdm name="dina_1_addr_98"/></StgValue>
</operation>

<operation id="2799" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29090">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1891" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_98 = load i32* %dina_1_addr_98, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_98"/></StgValue>
</operation>

<operation id="2800" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29090">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1892" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_98 = getelementptr [128 x i32]* %dina_0, i64 0, i64 100

]]></node>
<StgValue><ssdm name="dina_0_addr_98"/></StgValue>
</operation>

<operation id="2801" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29090">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1893" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_98 = load i32* %dina_0_addr_98, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_98"/></StgValue>
</operation>

<operation id="2802" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72537">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2272" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:22  %elem_mult_load_5_s = select i1 %tmp_125, double %tmp_17_s, double %gep3190_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_s"/></StgValue>
</operation>

<operation id="2803" st_id="50" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72634">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:23  %tmp_17_10 = fadd double %gep3187_loc, %elem_mult_load_1_10

]]></node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="2804" st_id="50" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73100">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

]]></node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="2805" st_id="50" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73274">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

]]></node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="2806" st_id="50" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73448">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

]]></node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="2807" st_id="50" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73622">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

]]></node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="2808" st_id="50" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71669">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

]]></node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>

<operation id="2809" st_id="50" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71711">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

]]></node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>

<operation id="2810" st_id="50" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71753">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

]]></node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>

<operation id="2811" st_id="50" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71795">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

]]></node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="2812" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73145">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1213" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.52:1  %elem_mult_load_1_19 = phi double [ %tmp_12_51, %53 ], [ undef, %._crit_edge.51 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_19"/></StgValue>
</operation>

<operation id="2813" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28811">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1855" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_93 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_95, i32 %dina_1_load_95)

]]></node>
<StgValue><ssdm name="tmpa_1_93"/></StgValue>
</operation>

<operation id="2814" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28811">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1856" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_93 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_93)

]]></node>
<StgValue><ssdm name="a_union_93"/></StgValue>
</operation>

<operation id="2815" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28903">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1868" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_94 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_96, i32 %dina_1_load_96)

]]></node>
<StgValue><ssdm name="tmpa_1_94"/></StgValue>
</operation>

<operation id="2816" st_id="51" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28903">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1869" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_94 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_94)

]]></node>
<StgValue><ssdm name="a_union_94"/></StgValue>
</operation>

<operation id="2817" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28996">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_97 = load i32* %dina_1_addr_97, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_97"/></StgValue>
</operation>

<operation id="2818" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28996">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1880" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_97 = load i32* %dina_0_addr_97, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_97"/></StgValue>
</operation>

<operation id="2819" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29090">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1891" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_98 = load i32* %dina_1_addr_98, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_98"/></StgValue>
</operation>

<operation id="2820" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29090">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1893" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_98 = load i32* %dina_0_addr_98, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_98"/></StgValue>
</operation>

<operation id="2821" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1900" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.97:1  %tmp_98 = icmp ugt i32 %out, 98

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2822" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1901" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.97:2  br i1 %tmp_98, label %99, label %._crit_edge.98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2823" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1903" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_99 = getelementptr [128 x i32]* %dina_1, i64 0, i64 100

]]></node>
<StgValue><ssdm name="dina_1_addr_99"/></StgValue>
</operation>

<operation id="2824" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1904" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_99 = load i32* %dina_1_addr_99, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_99"/></StgValue>
</operation>

<operation id="2825" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1905" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_99 = getelementptr [128 x i32]* %dina_0, i64 0, i64 101

]]></node>
<StgValue><ssdm name="dina_0_addr_99"/></StgValue>
</operation>

<operation id="2826" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1906" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_99 = load i32* %dina_0_addr_99, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_99"/></StgValue>
</operation>

<operation id="2827" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1913" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.98:1  %tmp_99 = icmp ugt i32 %out, 99

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2828" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1914" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.98:2  br i1 %tmp_99, label %100, label %._crit_edge.99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2829" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29281">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1916" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_100 = getelementptr [128 x i32]* %dina_1, i64 0, i64 101

]]></node>
<StgValue><ssdm name="dina_1_addr_100"/></StgValue>
</operation>

<operation id="2830" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29281">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1917" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_100 = load i32* %dina_1_addr_100, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_100"/></StgValue>
</operation>

<operation id="2831" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29281">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1918" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_100 = getelementptr [128 x i32]* %dina_0, i64 0, i64 102

]]></node>
<StgValue><ssdm name="dina_0_addr_100"/></StgValue>
</operation>

<operation id="2832" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29281">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1919" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_100 = load i32* %dina_0_addr_100, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_100"/></StgValue>
</operation>

<operation id="2833" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72624">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2274" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:24  %elem_mult_load_5_10 = select i1 %tmp_126, double %tmp_17_10, double %gep3187_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_10"/></StgValue>
</operation>

<operation id="2834" st_id="51" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73101">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:25  %tmp_17_11 = fadd double %gep3184_loc, %elem_mult_load_1_11

]]></node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="2835" st_id="51" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73275">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

]]></node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="2836" st_id="51" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73449">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

]]></node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="2837" st_id="51" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73623">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

]]></node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="2838" st_id="51" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71670">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

]]></node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>

<operation id="2839" st_id="51" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71712">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

]]></node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>

<operation id="2840" st_id="51" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71754">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

]]></node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>

<operation id="2841" st_id="51" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71796">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

]]></node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>

<operation id="2842" st_id="51" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73103">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

]]></node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="2843" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73320">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.53:1  %elem_mult_load_1_20 = phi double [ %tmp_12_52, %54 ], [ undef, %._crit_edge.52 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_20"/></StgValue>
</operation>

<operation id="2844" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28996">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1881" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_95 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_97, i32 %dina_1_load_97)

]]></node>
<StgValue><ssdm name="tmpa_1_95"/></StgValue>
</operation>

<operation id="2845" st_id="52" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28996">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1882" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_95 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_95)

]]></node>
<StgValue><ssdm name="a_union_95"/></StgValue>
</operation>

<operation id="2846" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29090">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1894" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_96 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_98, i32 %dina_1_load_98)

]]></node>
<StgValue><ssdm name="tmpa_1_96"/></StgValue>
</operation>

<operation id="2847" st_id="52" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29090">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1895" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_96 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_96)

]]></node>
<StgValue><ssdm name="a_union_96"/></StgValue>
</operation>

<operation id="2848" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1904" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_99 = load i32* %dina_1_addr_99, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_99"/></StgValue>
</operation>

<operation id="2849" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1906" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_99 = load i32* %dina_0_addr_99, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_99"/></StgValue>
</operation>

<operation id="2850" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29281">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1917" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_100 = load i32* %dina_1_addr_100, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_100"/></StgValue>
</operation>

<operation id="2851" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29281">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1919" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_100 = load i32* %dina_0_addr_100, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_100"/></StgValue>
</operation>

<operation id="2852" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1926" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.99:1  %tmp_100 = icmp ugt i32 %out, 100

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2853" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1927" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.99:2  br i1 %tmp_100, label %101, label %._crit_edge.100

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2854" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29378">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1929" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_101 = getelementptr [128 x i32]* %dina_1, i64 0, i64 102

]]></node>
<StgValue><ssdm name="dina_1_addr_101"/></StgValue>
</operation>

<operation id="2855" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29378">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1930" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_101 = load i32* %dina_1_addr_101, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_101"/></StgValue>
</operation>

<operation id="2856" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29378">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1931" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_101 = getelementptr [128 x i32]* %dina_0, i64 0, i64 103

]]></node>
<StgValue><ssdm name="dina_0_addr_101"/></StgValue>
</operation>

<operation id="2857" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29378">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1932" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_101 = load i32* %dina_0_addr_101, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_101"/></StgValue>
</operation>

<operation id="2858" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1939" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.100:1  %tmp_101 = icmp ugt i32 %out, 101

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2859" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1940" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.100:2  br i1 %tmp_101, label %102, label %._crit_edge.101

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2860" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29476">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1942" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_102 = getelementptr [128 x i32]* %dina_1, i64 0, i64 103

]]></node>
<StgValue><ssdm name="dina_1_addr_102"/></StgValue>
</operation>

<operation id="2861" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29476">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1943" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_102 = load i32* %dina_1_addr_102, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_102"/></StgValue>
</operation>

<operation id="2862" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29476">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1944" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_102 = getelementptr [128 x i32]* %dina_0, i64 0, i64 104

]]></node>
<StgValue><ssdm name="dina_0_addr_102"/></StgValue>
</operation>

<operation id="2863" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29476">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1945" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_102 = load i32* %dina_0_addr_102, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_102"/></StgValue>
</operation>

<operation id="2864" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73080">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2276" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:26  %elem_mult_load_5_11 = select i1 %tmp_127, double %tmp_17_11, double %gep3184_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_11"/></StgValue>
</operation>

<operation id="2865" st_id="52" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73276">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:27  %tmp_17_12 = fadd double %gep3181_loc, %elem_mult_load_1_12

]]></node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="2866" st_id="52" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73450">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

]]></node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="2867" st_id="52" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73624">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

]]></node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="2868" st_id="52" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71671">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

]]></node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>

<operation id="2869" st_id="52" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71713">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

]]></node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>

<operation id="2870" st_id="52" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71755">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

]]></node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>

<operation id="2871" st_id="52" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71797">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

]]></node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>

<operation id="2872" st_id="52" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73104">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

]]></node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>

<operation id="2873" st_id="52" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73278">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

]]></node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="2874" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73495">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1257" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.54:1  %elem_mult_load_1_21 = phi double [ %tmp_12_53, %55 ], [ undef, %._crit_edge.53 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_21"/></StgValue>
</operation>

<operation id="2875" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1907" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_97 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_99, i32 %dina_1_load_99)

]]></node>
<StgValue><ssdm name="tmpa_1_97"/></StgValue>
</operation>

<operation id="2876" st_id="53" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_97 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_97)

]]></node>
<StgValue><ssdm name="a_union_97"/></StgValue>
</operation>

<operation id="2877" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29281">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1920" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_98 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_100, i32 %dina_1_load_100)

]]></node>
<StgValue><ssdm name="tmpa_1_98"/></StgValue>
</operation>

<operation id="2878" st_id="53" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29281">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1921" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_98 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_98)

]]></node>
<StgValue><ssdm name="a_union_98"/></StgValue>
</operation>

<operation id="2879" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29378">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1930" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_101 = load i32* %dina_1_addr_101, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_101"/></StgValue>
</operation>

<operation id="2880" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29378">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1932" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_101 = load i32* %dina_0_addr_101, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_101"/></StgValue>
</operation>

<operation id="2881" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29476">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1943" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_102 = load i32* %dina_1_addr_102, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_102"/></StgValue>
</operation>

<operation id="2882" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29476">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1945" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_102 = load i32* %dina_0_addr_102, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_102"/></StgValue>
</operation>

<operation id="2883" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1952" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.101:1  %tmp_102 = icmp ugt i32 %out, 102

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2884" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1953" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.101:2  br i1 %tmp_102, label %103, label %._crit_edge.102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2885" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29575">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1955" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_103 = getelementptr [128 x i32]* %dina_1, i64 0, i64 104

]]></node>
<StgValue><ssdm name="dina_1_addr_103"/></StgValue>
</operation>

<operation id="2886" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29575">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1956" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_103 = load i32* %dina_1_addr_103, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_103"/></StgValue>
</operation>

<operation id="2887" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29575">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1957" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_103 = getelementptr [128 x i32]* %dina_0, i64 0, i64 105

]]></node>
<StgValue><ssdm name="dina_0_addr_103"/></StgValue>
</operation>

<operation id="2888" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29575">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1958" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_103 = load i32* %dina_0_addr_103, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_103"/></StgValue>
</operation>

<operation id="2889" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1965" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.102:1  %tmp_103 = icmp ugt i32 %out, 103

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="2890" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1966" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.102:2  br i1 %tmp_103, label %104, label %._crit_edge.103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2891" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29675">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1968" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_104 = getelementptr [128 x i32]* %dina_1, i64 0, i64 105

]]></node>
<StgValue><ssdm name="dina_1_addr_104"/></StgValue>
</operation>

<operation id="2892" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29675">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1969" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_104 = load i32* %dina_1_addr_104, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_104"/></StgValue>
</operation>

<operation id="2893" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29675">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1970" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_104 = getelementptr [128 x i32]* %dina_0, i64 0, i64 106

]]></node>
<StgValue><ssdm name="dina_0_addr_104"/></StgValue>
</operation>

<operation id="2894" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29675">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1971" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_104 = load i32* %dina_0_addr_104, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_104"/></StgValue>
</operation>

<operation id="2895" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73255">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2278" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:28  %elem_mult_load_5_12 = select i1 %tmp_128, double %tmp_17_12, double %gep3181_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_12"/></StgValue>
</operation>

<operation id="2896" st_id="53" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73451">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:29  %tmp_17_13 = fadd double %gep3178_loc, %elem_mult_load_1_13

]]></node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="2897" st_id="53" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73625">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

]]></node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="2898" st_id="53" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71672">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

]]></node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>

<operation id="2899" st_id="53" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71714">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

]]></node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>

<operation id="2900" st_id="53" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71756">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

]]></node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>

<operation id="2901" st_id="53" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71798">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

]]></node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>

<operation id="2902" st_id="53" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73105">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

]]></node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>

<operation id="2903" st_id="53" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73279">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

]]></node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>

<operation id="2904" st_id="53" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73453">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

]]></node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="2905" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73670">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1279" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.55:1  %elem_mult_load_1_22 = phi double [ %tmp_12_54, %56 ], [ undef, %._crit_edge.54 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_22"/></StgValue>
</operation>

<operation id="2906" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29378">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1933" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_99 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_101, i32 %dina_1_load_101)

]]></node>
<StgValue><ssdm name="tmpa_1_99"/></StgValue>
</operation>

<operation id="2907" st_id="54" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29378">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_99 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_99)

]]></node>
<StgValue><ssdm name="a_union_99"/></StgValue>
</operation>

<operation id="2908" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29476">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1946" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_100 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_102, i32 %dina_1_load_102)

]]></node>
<StgValue><ssdm name="tmpa_1_100"/></StgValue>
</operation>

<operation id="2909" st_id="54" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29476">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1947" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_100 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_100)

]]></node>
<StgValue><ssdm name="a_union_100"/></StgValue>
</operation>

<operation id="2910" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29575">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1956" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_103 = load i32* %dina_1_addr_103, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_103"/></StgValue>
</operation>

<operation id="2911" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29575">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1958" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_103 = load i32* %dina_0_addr_103, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_103"/></StgValue>
</operation>

<operation id="2912" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29675">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1969" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_104 = load i32* %dina_1_addr_104, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_104"/></StgValue>
</operation>

<operation id="2913" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29675">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1971" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_104 = load i32* %dina_0_addr_104, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_104"/></StgValue>
</operation>

<operation id="2914" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1978" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.103:1  %tmp_104 = icmp ugt i32 %out, 104

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="2915" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1979" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.103:2  br i1 %tmp_104, label %105, label %._crit_edge.104

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2916" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29776">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1981" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_105 = getelementptr [128 x i32]* %dina_1, i64 0, i64 106

]]></node>
<StgValue><ssdm name="dina_1_addr_105"/></StgValue>
</operation>

<operation id="2917" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29776">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1982" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_105 = load i32* %dina_1_addr_105, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_105"/></StgValue>
</operation>

<operation id="2918" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29776">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1983" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_105 = getelementptr [128 x i32]* %dina_0, i64 0, i64 107

]]></node>
<StgValue><ssdm name="dina_0_addr_105"/></StgValue>
</operation>

<operation id="2919" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29776">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1984" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_105 = load i32* %dina_0_addr_105, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_105"/></StgValue>
</operation>

<operation id="2920" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1991" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.104:1  %tmp_105 = icmp ugt i32 %out, 105

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="2921" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1992" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.104:2  br i1 %tmp_105, label %106, label %._crit_edge.105

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2922" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29878">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1994" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_106 = getelementptr [128 x i32]* %dina_1, i64 0, i64 107

]]></node>
<StgValue><ssdm name="dina_1_addr_106"/></StgValue>
</operation>

<operation id="2923" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29878">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_106 = load i32* %dina_1_addr_106, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_106"/></StgValue>
</operation>

<operation id="2924" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29878">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1996" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_106 = getelementptr [128 x i32]* %dina_0, i64 0, i64 108

]]></node>
<StgValue><ssdm name="dina_0_addr_106"/></StgValue>
</operation>

<operation id="2925" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29878">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1997" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_106 = load i32* %dina_0_addr_106, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_106"/></StgValue>
</operation>

<operation id="2926" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73430">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2280" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:30  %elem_mult_load_5_13 = select i1 %tmp_129, double %tmp_17_13, double %gep3178_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_13"/></StgValue>
</operation>

<operation id="2927" st_id="54" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73626">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:31  %tmp_17_14 = fadd double %gep3175_loc, %elem_mult_load_1_14

]]></node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="2928" st_id="54" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71673">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

]]></node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>

<operation id="2929" st_id="54" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71715">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

]]></node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>

<operation id="2930" st_id="54" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71757">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

]]></node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>

<operation id="2931" st_id="54" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71799">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

]]></node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>

<operation id="2932" st_id="54" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73106">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

]]></node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>

<operation id="2933" st_id="54" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73280">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

]]></node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>

<operation id="2934" st_id="54" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73454">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

]]></node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>

<operation id="2935" st_id="54" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73628">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

]]></node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="2936" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72396">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1301" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.56:1  %elem_mult_load_1_23 = phi double [ %tmp_12_55, %57 ], [ undef, %._crit_edge.55 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_23"/></StgValue>
</operation>

<operation id="2937" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29575">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1959" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_101 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_103, i32 %dina_1_load_103)

]]></node>
<StgValue><ssdm name="tmpa_1_101"/></StgValue>
</operation>

<operation id="2938" st_id="55" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29575">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1960" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_101 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_101)

]]></node>
<StgValue><ssdm name="a_union_101"/></StgValue>
</operation>

<operation id="2939" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29675">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1972" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_102 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_104, i32 %dina_1_load_104)

]]></node>
<StgValue><ssdm name="tmpa_1_102"/></StgValue>
</operation>

<operation id="2940" st_id="55" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29675">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1973" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_102 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_102)

]]></node>
<StgValue><ssdm name="a_union_102"/></StgValue>
</operation>

<operation id="2941" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29776">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1982" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_105 = load i32* %dina_1_addr_105, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_105"/></StgValue>
</operation>

<operation id="2942" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29776">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1984" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_105 = load i32* %dina_0_addr_105, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_105"/></StgValue>
</operation>

<operation id="2943" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29878">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1995" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_106 = load i32* %dina_1_addr_106, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_106"/></StgValue>
</operation>

<operation id="2944" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29878">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1997" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_106 = load i32* %dina_0_addr_106, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_106"/></StgValue>
</operation>

<operation id="2945" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2004" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.105:1  %tmp_106 = icmp ugt i32 %out, 106

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="2946" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2005" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.105:2  br i1 %tmp_106, label %107, label %._crit_edge.106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2947" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29981">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2007" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_107 = getelementptr [128 x i32]* %dina_1, i64 0, i64 108

]]></node>
<StgValue><ssdm name="dina_1_addr_107"/></StgValue>
</operation>

<operation id="2948" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29981">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_107 = load i32* %dina_1_addr_107, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_107"/></StgValue>
</operation>

<operation id="2949" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29981">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2009" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_107 = getelementptr [128 x i32]* %dina_0, i64 0, i64 109

]]></node>
<StgValue><ssdm name="dina_0_addr_107"/></StgValue>
</operation>

<operation id="2950" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29981">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_107 = load i32* %dina_0_addr_107, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_107"/></StgValue>
</operation>

<operation id="2951" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2017" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.106:1  %tmp_107 = icmp ugt i32 %out, 107

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="2952" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2018" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.106:2  br i1 %tmp_107, label %108, label %._crit_edge.107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2953" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30085">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2020" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_108 = getelementptr [128 x i32]* %dina_1, i64 0, i64 109

]]></node>
<StgValue><ssdm name="dina_1_addr_108"/></StgValue>
</operation>

<operation id="2954" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30085">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2021" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_108 = load i32* %dina_1_addr_108, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_108"/></StgValue>
</operation>

<operation id="2955" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30085">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2022" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_108 = getelementptr [128 x i32]* %dina_0, i64 0, i64 110

]]></node>
<StgValue><ssdm name="dina_0_addr_108"/></StgValue>
</operation>

<operation id="2956" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30085">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2023" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_108 = load i32* %dina_0_addr_108, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_108"/></StgValue>
</operation>

<operation id="2957" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73605">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2282" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:32  %elem_mult_load_5_14 = select i1 %tmp_130, double %tmp_17_14, double %gep3175_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_5_14"/></StgValue>
</operation>

<operation id="2958" st_id="55" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71674">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
<literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:33  %tmp_17_15 = fadd double %gep3172_loc, %elem_mult_load_1_15

]]></node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>

<operation id="2959" st_id="55" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71716">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

]]></node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>

<operation id="2960" st_id="55" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71758">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

]]></node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>

<operation id="2961" st_id="55" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71800">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

]]></node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>

<operation id="2962" st_id="55" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73107">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

]]></node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>

<operation id="2963" st_id="55" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73281">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

]]></node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>

<operation id="2964" st_id="55" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73455">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

]]></node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>

<operation id="2965" st_id="55" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73629">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

]]></node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>

<operation id="2966" st_id="55" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72375">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

]]></node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="2967" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72483">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1323" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.57:1  %elem_mult_load_1_24 = phi double [ %tmp_12_56, %58 ], [ undef, %._crit_edge.56 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_24"/></StgValue>
</operation>

<operation id="2968" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29776">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1985" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_103 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_105, i32 %dina_1_load_105)

]]></node>
<StgValue><ssdm name="tmpa_1_103"/></StgValue>
</operation>

<operation id="2969" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29776">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1986" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_103 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_103)

]]></node>
<StgValue><ssdm name="a_union_103"/></StgValue>
</operation>

<operation id="2970" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29878">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1998" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_104 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_106, i32 %dina_1_load_106)

]]></node>
<StgValue><ssdm name="tmpa_1_104"/></StgValue>
</operation>

<operation id="2971" st_id="56" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29878">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1999" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_104 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_104)

]]></node>
<StgValue><ssdm name="a_union_104"/></StgValue>
</operation>

<operation id="2972" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29981">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2008" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_107 = load i32* %dina_1_addr_107, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_107"/></StgValue>
</operation>

<operation id="2973" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29981">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2010" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_107 = load i32* %dina_0_addr_107, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_107"/></StgValue>
</operation>

<operation id="2974" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30085">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2021" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_108 = load i32* %dina_1_addr_108, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_108"/></StgValue>
</operation>

<operation id="2975" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30085">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2023" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_108 = load i32* %dina_0_addr_108, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_108"/></StgValue>
</operation>

<operation id="2976" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2030" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.107:1  %tmp_108 = icmp ugt i32 %out, 108

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2977" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2031" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.107:2  br i1 %tmp_108, label %109, label %._crit_edge.108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2978" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30190">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2033" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_109 = getelementptr [128 x i32]* %dina_1, i64 0, i64 110

]]></node>
<StgValue><ssdm name="dina_1_addr_109"/></StgValue>
</operation>

<operation id="2979" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30190">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2034" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_109 = load i32* %dina_1_addr_109, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_109"/></StgValue>
</operation>

<operation id="2980" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30190">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2035" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_109 = getelementptr [128 x i32]* %dina_0, i64 0, i64 111

]]></node>
<StgValue><ssdm name="dina_0_addr_109"/></StgValue>
</operation>

<operation id="2981" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30190">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2036" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_109 = load i32* %dina_0_addr_109, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_109"/></StgValue>
</operation>

<operation id="2982" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2043" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.108:1  %tmp_109 = icmp ugt i32 %out, 109

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2983" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2044" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.108:2  br i1 %tmp_109, label %110, label %._crit_edge.109

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2984" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30296">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2046" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_110 = getelementptr [128 x i32]* %dina_1, i64 0, i64 111

]]></node>
<StgValue><ssdm name="dina_1_addr_110"/></StgValue>
</operation>

<operation id="2985" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30296">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2047" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_110 = load i32* %dina_1_addr_110, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_110"/></StgValue>
</operation>

<operation id="2986" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30296">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2048" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_110 = getelementptr [128 x i32]* %dina_0, i64 0, i64 112

]]></node>
<StgValue><ssdm name="dina_0_addr_110"/></StgValue>
</operation>

<operation id="2987" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30296">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2049" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_110 = load i32* %dina_0_addr_110, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_110"/></StgValue>
</operation>

<operation id="2988" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71665">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2284" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:34  %elem_mult_load_4 = select i1 %tmp_131, double %tmp_17_15, double %gep3172_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4"/></StgValue>
</operation>

<operation id="2989" st_id="56" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71717">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
<literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:35  %tmp_17_16 = fadd double %gep3169_loc, %elem_mult_load_1_16

]]></node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>

<operation id="2990" st_id="56" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71759">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

]]></node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>

<operation id="2991" st_id="56" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71801">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

]]></node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>

<operation id="2992" st_id="56" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73108">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

]]></node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>

<operation id="2993" st_id="56" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73282">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

]]></node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>

<operation id="2994" st_id="56" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73456">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

]]></node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>

<operation id="2995" st_id="56" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73630">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

]]></node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>

<operation id="2996" st_id="56" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72376">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

]]></node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>

<operation id="2997" st_id="56" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72462">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

]]></node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="2998" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72570">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1345" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.58:1  %elem_mult_load_1_25 = phi double [ %tmp_12_57, %59 ], [ undef, %._crit_edge.57 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_25"/></StgValue>
</operation>

<operation id="2999" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29981">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2011" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_105 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_107, i32 %dina_1_load_107)

]]></node>
<StgValue><ssdm name="tmpa_1_105"/></StgValue>
</operation>

<operation id="3000" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29981">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_105 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_105)

]]></node>
<StgValue><ssdm name="a_union_105"/></StgValue>
</operation>

<operation id="3001" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30085">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2024" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_106 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_108, i32 %dina_1_load_108)

]]></node>
<StgValue><ssdm name="tmpa_1_106"/></StgValue>
</operation>

<operation id="3002" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30085">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_106 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_106)

]]></node>
<StgValue><ssdm name="a_union_106"/></StgValue>
</operation>

<operation id="3003" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30190">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2034" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_109 = load i32* %dina_1_addr_109, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_109"/></StgValue>
</operation>

<operation id="3004" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30190">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2036" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_109 = load i32* %dina_0_addr_109, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_109"/></StgValue>
</operation>

<operation id="3005" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30296">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2047" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_110 = load i32* %dina_1_addr_110, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_110"/></StgValue>
</operation>

<operation id="3006" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30296">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2049" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_110 = load i32* %dina_0_addr_110, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_110"/></StgValue>
</operation>

<operation id="3007" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2056" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.109:1  %tmp_110 = icmp ugt i32 %out, 110

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="3008" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2057" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.109:2  br i1 %tmp_110, label %111, label %._crit_edge.110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3009" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30403">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2059" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_111 = getelementptr [128 x i32]* %dina_1, i64 0, i64 112

]]></node>
<StgValue><ssdm name="dina_1_addr_111"/></StgValue>
</operation>

<operation id="3010" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30403">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2060" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_111 = load i32* %dina_1_addr_111, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_111"/></StgValue>
</operation>

<operation id="3011" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30403">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2061" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_111 = getelementptr [128 x i32]* %dina_0, i64 0, i64 113

]]></node>
<StgValue><ssdm name="dina_0_addr_111"/></StgValue>
</operation>

<operation id="3012" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30403">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2062" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_111 = load i32* %dina_0_addr_111, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_111"/></StgValue>
</operation>

<operation id="3013" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2069" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.110:1  %tmp_111 = icmp ugt i32 %out, 111

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="3014" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2070" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.110:2  br i1 %tmp_111, label %112, label %._crit_edge.111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3015" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30511">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2072" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_112 = getelementptr [128 x i32]* %dina_1, i64 0, i64 113

]]></node>
<StgValue><ssdm name="dina_1_addr_112"/></StgValue>
</operation>

<operation id="3016" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30511">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2073" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_112 = load i32* %dina_1_addr_112, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_112"/></StgValue>
</operation>

<operation id="3017" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30511">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2074" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_112 = getelementptr [128 x i32]* %dina_0, i64 0, i64 114

]]></node>
<StgValue><ssdm name="dina_0_addr_112"/></StgValue>
</operation>

<operation id="3018" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30511">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2075" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_112 = load i32* %dina_0_addr_112, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_112"/></StgValue>
</operation>

<operation id="3019" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71708">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2286" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:36  %elem_mult_load_4_1 = select i1 %tmp_132, double %tmp_17_16, double %gep3169_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_1"/></StgValue>
</operation>

<operation id="3020" st_id="57" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71760">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
<literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:37  %tmp_17_17 = fadd double %gep3166_loc, %elem_mult_load_1_17

]]></node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>

<operation id="3021" st_id="57" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71802">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

]]></node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>

<operation id="3022" st_id="57" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73109">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

]]></node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>

<operation id="3023" st_id="57" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73283">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

]]></node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>

<operation id="3024" st_id="57" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73457">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

]]></node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>

<operation id="3025" st_id="57" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73631">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

]]></node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>

<operation id="3026" st_id="57" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72377">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

]]></node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>

<operation id="3027" st_id="57" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72463">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

]]></node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>

<operation id="3028" st_id="57" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72549">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

]]></node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="3029" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72657">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1367" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.59:1  %elem_mult_load_1_26 = phi double [ %tmp_12_58, %60 ], [ undef, %._crit_edge.58 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_26"/></StgValue>
</operation>

<operation id="3030" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30190">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2037" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_107 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_109, i32 %dina_1_load_109)

]]></node>
<StgValue><ssdm name="tmpa_1_107"/></StgValue>
</operation>

<operation id="3031" st_id="58" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30190">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2038" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_107 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_107)

]]></node>
<StgValue><ssdm name="a_union_107"/></StgValue>
</operation>

<operation id="3032" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30296">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2050" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_108 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_110, i32 %dina_1_load_110)

]]></node>
<StgValue><ssdm name="tmpa_1_108"/></StgValue>
</operation>

<operation id="3033" st_id="58" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30296">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_108 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_108)

]]></node>
<StgValue><ssdm name="a_union_108"/></StgValue>
</operation>

<operation id="3034" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30403">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2060" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_111 = load i32* %dina_1_addr_111, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_111"/></StgValue>
</operation>

<operation id="3035" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30403">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2062" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_111 = load i32* %dina_0_addr_111, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_111"/></StgValue>
</operation>

<operation id="3036" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30511">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2073" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_112 = load i32* %dina_1_addr_112, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_112"/></StgValue>
</operation>

<operation id="3037" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30511">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2075" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_112 = load i32* %dina_0_addr_112, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_112"/></StgValue>
</operation>

<operation id="3038" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2082" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.111:1  %tmp_112 = icmp ugt i32 %out, 112

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="3039" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2083" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.111:2  br i1 %tmp_112, label %113, label %._crit_edge.112

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3040" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30620">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2085" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_113 = getelementptr [128 x i32]* %dina_1, i64 0, i64 114

]]></node>
<StgValue><ssdm name="dina_1_addr_113"/></StgValue>
</operation>

<operation id="3041" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30620">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2086" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_113 = load i32* %dina_1_addr_113, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_113"/></StgValue>
</operation>

<operation id="3042" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30620">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2087" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_113 = getelementptr [128 x i32]* %dina_0, i64 0, i64 115

]]></node>
<StgValue><ssdm name="dina_0_addr_113"/></StgValue>
</operation>

<operation id="3043" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30620">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2088" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_113 = load i32* %dina_0_addr_113, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_113"/></StgValue>
</operation>

<operation id="3044" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2095" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.112:1  %tmp_113 = icmp ugt i32 %out, 113

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="3045" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2096" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.112:2  br i1 %tmp_113, label %114, label %._crit_edge.113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3046" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30730">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2098" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_114 = getelementptr [128 x i32]* %dina_1, i64 0, i64 115

]]></node>
<StgValue><ssdm name="dina_1_addr_114"/></StgValue>
</operation>

<operation id="3047" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30730">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2099" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_114 = load i32* %dina_1_addr_114, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_114"/></StgValue>
</operation>

<operation id="3048" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30730">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2100" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_114 = getelementptr [128 x i32]* %dina_0, i64 0, i64 116

]]></node>
<StgValue><ssdm name="dina_0_addr_114"/></StgValue>
</operation>

<operation id="3049" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30730">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2101" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_114 = load i32* %dina_0_addr_114, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_114"/></StgValue>
</operation>

<operation id="3050" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71751">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2288" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:38  %elem_mult_load_4_2 = select i1 %tmp_133, double %tmp_17_17, double %gep3166_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_2"/></StgValue>
</operation>

<operation id="3051" st_id="58" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71803">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
<literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:39  %tmp_17_18 = fadd double %gep3163_loc, %elem_mult_load_1_18

]]></node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>

<operation id="3052" st_id="58" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73110">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

]]></node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>

<operation id="3053" st_id="58" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73284">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

]]></node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>

<operation id="3054" st_id="58" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73458">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

]]></node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>

<operation id="3055" st_id="58" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73632">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

]]></node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>

<operation id="3056" st_id="58" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72378">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

]]></node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>

<operation id="3057" st_id="58" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72464">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

]]></node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>

<operation id="3058" st_id="58" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72550">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

]]></node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>

<operation id="3059" st_id="58" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72636">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

]]></node>
<StgValue><ssdm name="tmp_17_26_131"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="3060" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73167">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.60:1  %elem_mult_load_1_27 = phi double [ %tmp_12_59, %61 ], [ undef, %._crit_edge.59 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_27"/></StgValue>
</operation>

<operation id="3061" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30403">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2063" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_109 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_111, i32 %dina_1_load_111)

]]></node>
<StgValue><ssdm name="tmpa_1_109"/></StgValue>
</operation>

<operation id="3062" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30403">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2064" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_109 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_109)

]]></node>
<StgValue><ssdm name="a_union_109"/></StgValue>
</operation>

<operation id="3063" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30511">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2076" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_110 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_112, i32 %dina_1_load_112)

]]></node>
<StgValue><ssdm name="tmpa_1_110"/></StgValue>
</operation>

<operation id="3064" st_id="59" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30511">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_110 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_110)

]]></node>
<StgValue><ssdm name="a_union_110"/></StgValue>
</operation>

<operation id="3065" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30620">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2086" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_113 = load i32* %dina_1_addr_113, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_113"/></StgValue>
</operation>

<operation id="3066" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30620">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2088" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_113 = load i32* %dina_0_addr_113, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_113"/></StgValue>
</operation>

<operation id="3067" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30730">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2099" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_114 = load i32* %dina_1_addr_114, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_114"/></StgValue>
</operation>

<operation id="3068" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30730">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2101" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_114 = load i32* %dina_0_addr_114, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_114"/></StgValue>
</operation>

<operation id="3069" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.113:1  %tmp_114 = icmp ugt i32 %out, 114

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="3070" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.113:2  br i1 %tmp_114, label %115, label %._crit_edge.114

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3071" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30841">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2111" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_115 = getelementptr [128 x i32]* %dina_1, i64 0, i64 116

]]></node>
<StgValue><ssdm name="dina_1_addr_115"/></StgValue>
</operation>

<operation id="3072" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30841">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2112" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_115 = load i32* %dina_1_addr_115, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_115"/></StgValue>
</operation>

<operation id="3073" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30841">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_115 = getelementptr [128 x i32]* %dina_0, i64 0, i64 117

]]></node>
<StgValue><ssdm name="dina_0_addr_115"/></StgValue>
</operation>

<operation id="3074" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30841">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2114" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_115 = load i32* %dina_0_addr_115, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_115"/></StgValue>
</operation>

<operation id="3075" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.114:1  %tmp_115 = icmp ugt i32 %out, 115

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="3076" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.114:2  br i1 %tmp_115, label %116, label %._crit_edge.115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3077" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30953">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2124" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_116 = getelementptr [128 x i32]* %dina_1, i64 0, i64 117

]]></node>
<StgValue><ssdm name="dina_1_addr_116"/></StgValue>
</operation>

<operation id="3078" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30953">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2125" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_116 = load i32* %dina_1_addr_116, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_116"/></StgValue>
</operation>

<operation id="3079" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30953">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2126" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_116 = getelementptr [128 x i32]* %dina_0, i64 0, i64 118

]]></node>
<StgValue><ssdm name="dina_0_addr_116"/></StgValue>
</operation>

<operation id="3080" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30953">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2127" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_116 = load i32* %dina_0_addr_116, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_116"/></StgValue>
</operation>

<operation id="3081" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71794">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2290" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:40  %elem_mult_load_4_3 = select i1 %tmp_51, double %tmp_17_18, double %gep3163_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_3"/></StgValue>
</operation>

<operation id="3082" st_id="59" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73111">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:41  %tmp_17_19 = fadd double %gep3160_loc, %elem_mult_load_1_19

]]></node>
<StgValue><ssdm name="tmp_17_19"/></StgValue>
</operation>

<operation id="3083" st_id="59" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73285">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

]]></node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>

<operation id="3084" st_id="59" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73459">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

]]></node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>

<operation id="3085" st_id="59" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73633">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

]]></node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>

<operation id="3086" st_id="59" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72379">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

]]></node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>

<operation id="3087" st_id="59" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72465">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

]]></node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>

<operation id="3088" st_id="59" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72551">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

]]></node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>

<operation id="3089" st_id="59" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72637">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

]]></node>
<StgValue><ssdm name="tmp_17_26_131"/></StgValue>
</operation>

<operation id="3090" st_id="59" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73124">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

]]></node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="3091" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73342">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1411" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.61:1  %elem_mult_load_1_28 = phi double [ %tmp_12_60, %62 ], [ undef, %._crit_edge.60 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_28"/></StgValue>
</operation>

<operation id="3092" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30620">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2089" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_111 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_113, i32 %dina_1_load_113)

]]></node>
<StgValue><ssdm name="tmpa_1_111"/></StgValue>
</operation>

<operation id="3093" st_id="60" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30620">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2090" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_111 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_111)

]]></node>
<StgValue><ssdm name="a_union_111"/></StgValue>
</operation>

<operation id="3094" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30730">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2102" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_112 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_114, i32 %dina_1_load_114)

]]></node>
<StgValue><ssdm name="tmpa_1_112"/></StgValue>
</operation>

<operation id="3095" st_id="60" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30730">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_112 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_112)

]]></node>
<StgValue><ssdm name="a_union_112"/></StgValue>
</operation>

<operation id="3096" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30841">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2112" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_115 = load i32* %dina_1_addr_115, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_115"/></StgValue>
</operation>

<operation id="3097" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30841">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2114" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_115 = load i32* %dina_0_addr_115, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_115"/></StgValue>
</operation>

<operation id="3098" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30953">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2125" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_116 = load i32* %dina_1_addr_116, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_116"/></StgValue>
</operation>

<operation id="3099" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30953">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2127" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_116 = load i32* %dina_0_addr_116, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_116"/></StgValue>
</operation>

<operation id="3100" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2134" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.115:1  %tmp_116 = icmp ugt i32 %out, 116

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="3101" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.115:2  br i1 %tmp_116, label %117, label %._crit_edge.116

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3102" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31066">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2137" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_117 = getelementptr [128 x i32]* %dina_1, i64 0, i64 118

]]></node>
<StgValue><ssdm name="dina_1_addr_117"/></StgValue>
</operation>

<operation id="3103" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31066">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2138" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_117 = load i32* %dina_1_addr_117, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_117"/></StgValue>
</operation>

<operation id="3104" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31066">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2139" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_117 = getelementptr [128 x i32]* %dina_0, i64 0, i64 119

]]></node>
<StgValue><ssdm name="dina_0_addr_117"/></StgValue>
</operation>

<operation id="3105" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31066">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2140" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_117 = load i32* %dina_0_addr_117, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_117"/></StgValue>
</operation>

<operation id="3106" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.116:1  %tmp_117 = icmp ugt i32 %out, 117

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="3107" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.116:2  br i1 %tmp_117, label %118, label %._crit_edge.117

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3108" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31180">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2150" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_118 = getelementptr [128 x i32]* %dina_1, i64 0, i64 119

]]></node>
<StgValue><ssdm name="dina_1_addr_118"/></StgValue>
</operation>

<operation id="3109" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31180">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2151" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_118 = load i32* %dina_1_addr_118, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_118"/></StgValue>
</operation>

<operation id="3110" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31180">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2152" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_118 = getelementptr [128 x i32]* %dina_0, i64 0, i64 120

]]></node>
<StgValue><ssdm name="dina_0_addr_118"/></StgValue>
</operation>

<operation id="3111" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31180">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2153" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_118 = load i32* %dina_0_addr_118, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_118"/></StgValue>
</operation>

<operation id="3112" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73081">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2292" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:42  %elem_mult_load_4_4 = select i1 %tmp_52, double %tmp_17_19, double %gep3160_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_4"/></StgValue>
</operation>

<operation id="3113" st_id="60" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73286">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:43  %tmp_17_20 = fadd double %gep3157_loc, %elem_mult_load_1_20

]]></node>
<StgValue><ssdm name="tmp_17_20"/></StgValue>
</operation>

<operation id="3114" st_id="60" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73460">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

]]></node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>

<operation id="3115" st_id="60" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73634">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

]]></node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>

<operation id="3116" st_id="60" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72380">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

]]></node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>

<operation id="3117" st_id="60" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72466">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

]]></node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>

<operation id="3118" st_id="60" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72552">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

]]></node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>

<operation id="3119" st_id="60" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72638">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

]]></node>
<StgValue><ssdm name="tmp_17_26_131"/></StgValue>
</operation>

<operation id="3120" st_id="60" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73125">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

]]></node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>

<operation id="3121" st_id="60" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73299">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

]]></node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="3122" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73517">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1433" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.62:1  %elem_mult_load_1_29 = phi double [ %tmp_12_61, %63 ], [ undef, %._crit_edge.61 ]

]]></node>
<StgValue><ssdm name="elem_mult_load_1_29"/></StgValue>
</operation>

<operation id="3123" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30841">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2115" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_113 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_115, i32 %dina_1_load_115)

]]></node>
<StgValue><ssdm name="tmpa_1_113"/></StgValue>
</operation>

<operation id="3124" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30841">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_113 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_113)

]]></node>
<StgValue><ssdm name="a_union_113"/></StgValue>
</operation>

<operation id="3125" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30953">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2128" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_114 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_116, i32 %dina_1_load_116)

]]></node>
<StgValue><ssdm name="tmpa_1_114"/></StgValue>
</operation>

<operation id="3126" st_id="61" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="30953">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_114 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_114)

]]></node>
<StgValue><ssdm name="a_union_114"/></StgValue>
</operation>

<operation id="3127" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31066">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2138" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_117 = load i32* %dina_1_addr_117, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_117"/></StgValue>
</operation>

<operation id="3128" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31066">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2140" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_117 = load i32* %dina_0_addr_117, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_117"/></StgValue>
</operation>

<operation id="3129" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31180">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2151" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_118 = load i32* %dina_1_addr_118, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_118"/></StgValue>
</operation>

<operation id="3130" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31180">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2153" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_118 = load i32* %dina_0_addr_118, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_118"/></StgValue>
</operation>

<operation id="3131" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.117:1  %tmp_118 = icmp ugt i32 %out, 118

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="3132" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.117:2  br i1 %tmp_118, label %119, label %._crit_edge.118

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3133" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31295">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2163" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_119 = getelementptr [128 x i32]* %dina_1, i64 0, i64 120

]]></node>
<StgValue><ssdm name="dina_1_addr_119"/></StgValue>
</operation>

<operation id="3134" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31295">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2164" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_119 = load i32* %dina_1_addr_119, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_119"/></StgValue>
</operation>

<operation id="3135" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31295">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2165" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_119 = getelementptr [128 x i32]* %dina_0, i64 0, i64 121

]]></node>
<StgValue><ssdm name="dina_0_addr_119"/></StgValue>
</operation>

<operation id="3136" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31295">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2166" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_119 = load i32* %dina_0_addr_119, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_119"/></StgValue>
</operation>

<operation id="3137" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.118:1  %tmp_119 = icmp ugt i32 %out, 119

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="3138" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.118:2  br i1 %tmp_119, label %120, label %._crit_edge.119

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3139" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31411">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2176" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_120 = getelementptr [128 x i32]* %dina_1, i64 0, i64 121

]]></node>
<StgValue><ssdm name="dina_1_addr_120"/></StgValue>
</operation>

<operation id="3140" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31411">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2177" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_120 = load i32* %dina_1_addr_120, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_120"/></StgValue>
</operation>

<operation id="3141" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31411">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2178" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_120 = getelementptr [128 x i32]* %dina_0, i64 0, i64 122

]]></node>
<StgValue><ssdm name="dina_0_addr_120"/></StgValue>
</operation>

<operation id="3142" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31411">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2179" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_120 = load i32* %dina_0_addr_120, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_120"/></StgValue>
</operation>

<operation id="3143" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73256">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2294" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:44  %elem_mult_load_4_5 = select i1 %tmp_53, double %tmp_17_20, double %gep3157_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_5"/></StgValue>
</operation>

<operation id="3144" st_id="61" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73461">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:45  %tmp_17_21 = fadd double %gep3154_loc, %elem_mult_load_1_21

]]></node>
<StgValue><ssdm name="tmp_17_21"/></StgValue>
</operation>

<operation id="3145" st_id="61" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73635">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

]]></node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>

<operation id="3146" st_id="61" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72381">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

]]></node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>

<operation id="3147" st_id="61" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72467">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

]]></node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>

<operation id="3148" st_id="61" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72553">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

]]></node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>

<operation id="3149" st_id="61" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72639">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

]]></node>
<StgValue><ssdm name="tmp_17_26_131"/></StgValue>
</operation>

<operation id="3150" st_id="61" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73126">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

]]></node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>

<operation id="3151" st_id="61" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73300">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

]]></node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>

<operation id="3152" st_id="61" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73474">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

]]></node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="3153" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31066">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2141" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_115 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_117, i32 %dina_1_load_117)

]]></node>
<StgValue><ssdm name="tmpa_1_115"/></StgValue>
</operation>

<operation id="3154" st_id="62" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31066">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2142" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_115 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_115)

]]></node>
<StgValue><ssdm name="a_union_115"/></StgValue>
</operation>

<operation id="3155" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31180">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2154" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_116 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_118, i32 %dina_1_load_118)

]]></node>
<StgValue><ssdm name="tmpa_1_116"/></StgValue>
</operation>

<operation id="3156" st_id="62" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31180">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_116 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_116)

]]></node>
<StgValue><ssdm name="a_union_116"/></StgValue>
</operation>

<operation id="3157" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31295">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2164" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_119 = load i32* %dina_1_addr_119, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_119"/></StgValue>
</operation>

<operation id="3158" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31295">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2166" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_119 = load i32* %dina_0_addr_119, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_119"/></StgValue>
</operation>

<operation id="3159" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31411">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2177" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_120 = load i32* %dina_1_addr_120, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_120"/></StgValue>
</operation>

<operation id="3160" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31411">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2179" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_120 = load i32* %dina_0_addr_120, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_120"/></StgValue>
</operation>

<operation id="3161" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.119:1  %tmp_120 = icmp ugt i32 %out, 120

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="3162" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.119:2  br i1 %tmp_120, label %121, label %._crit_edge.120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3163" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31528">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2189" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_121 = getelementptr [128 x i32]* %dina_1, i64 0, i64 122

]]></node>
<StgValue><ssdm name="dina_1_addr_121"/></StgValue>
</operation>

<operation id="3164" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31528">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2190" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_121 = load i32* %dina_1_addr_121, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_121"/></StgValue>
</operation>

<operation id="3165" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31528">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2191" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_121 = getelementptr [128 x i32]* %dina_0, i64 0, i64 123

]]></node>
<StgValue><ssdm name="dina_0_addr_121"/></StgValue>
</operation>

<operation id="3166" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31528">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2192" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_121 = load i32* %dina_0_addr_121, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_121"/></StgValue>
</operation>

<operation id="3167" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.120:1  %tmp_121 = icmp ugt i32 %out, 121

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="3168" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.120:2  br i1 %tmp_121, label %122, label %._crit_edge.121

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3169" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31646">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2202" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_122 = getelementptr [128 x i32]* %dina_1, i64 0, i64 123

]]></node>
<StgValue><ssdm name="dina_1_addr_122"/></StgValue>
</operation>

<operation id="3170" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31646">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2203" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_122 = load i32* %dina_1_addr_122, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_122"/></StgValue>
</operation>

<operation id="3171" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31646">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2204" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_122 = getelementptr [128 x i32]* %dina_0, i64 0, i64 124

]]></node>
<StgValue><ssdm name="dina_0_addr_122"/></StgValue>
</operation>

<operation id="3172" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31646">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2205" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_122 = load i32* %dina_0_addr_122, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_122"/></StgValue>
</operation>

<operation id="3173" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73431">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2296" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:46  %elem_mult_load_4_6 = select i1 %tmp_54, double %tmp_17_21, double %gep3154_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_6"/></StgValue>
</operation>

<operation id="3174" st_id="62" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73636">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
<literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:47  %tmp_17_22 = fadd double %gep3151_loc, %elem_mult_load_1_22

]]></node>
<StgValue><ssdm name="tmp_17_22"/></StgValue>
</operation>

<operation id="3175" st_id="62" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72382">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

]]></node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>

<operation id="3176" st_id="62" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72468">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

]]></node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>

<operation id="3177" st_id="62" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72554">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

]]></node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>

<operation id="3178" st_id="62" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72640">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

]]></node>
<StgValue><ssdm name="tmp_17_26_131"/></StgValue>
</operation>

<operation id="3179" st_id="62" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73127">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

]]></node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>

<operation id="3180" st_id="62" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73301">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

]]></node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>

<operation id="3181" st_id="62" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73475">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

]]></node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>

<operation id="3182" st_id="62" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71656">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="3183" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31295">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2167" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_117 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_119, i32 %dina_1_load_119)

]]></node>
<StgValue><ssdm name="tmpa_1_117"/></StgValue>
</operation>

<operation id="3184" st_id="63" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31295">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_117 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_117)

]]></node>
<StgValue><ssdm name="a_union_117"/></StgValue>
</operation>

<operation id="3185" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31411">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2180" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_118 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_120, i32 %dina_1_load_120)

]]></node>
<StgValue><ssdm name="tmpa_1_118"/></StgValue>
</operation>

<operation id="3186" st_id="63" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31411">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_118 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_118)

]]></node>
<StgValue><ssdm name="a_union_118"/></StgValue>
</operation>

<operation id="3187" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31528">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2190" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_121 = load i32* %dina_1_addr_121, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_121"/></StgValue>
</operation>

<operation id="3188" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31528">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2192" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_121 = load i32* %dina_0_addr_121, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_121"/></StgValue>
</operation>

<operation id="3189" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31646">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2203" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_122 = load i32* %dina_1_addr_122, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_122"/></StgValue>
</operation>

<operation id="3190" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31646">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2205" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_122 = load i32* %dina_0_addr_122, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_122"/></StgValue>
</operation>

<operation id="3191" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2212" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.121:1  %tmp_122 = icmp ugt i32 %out, 122

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="3192" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.121:2  br i1 %tmp_122, label %123, label %._crit_edge.122

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3193" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31765">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2215" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_123 = getelementptr [128 x i32]* %dina_1, i64 0, i64 124

]]></node>
<StgValue><ssdm name="dina_1_addr_123"/></StgValue>
</operation>

<operation id="3194" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31765">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2216" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_123 = load i32* %dina_1_addr_123, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_123"/></StgValue>
</operation>

<operation id="3195" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31765">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2217" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_123 = getelementptr [128 x i32]* %dina_0, i64 0, i64 125

]]></node>
<StgValue><ssdm name="dina_0_addr_123"/></StgValue>
</operation>

<operation id="3196" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31765">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2218" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_123 = load i32* %dina_0_addr_123, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_123"/></StgValue>
</operation>

<operation id="3197" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2225" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.122:1  %tmp_134 = icmp ugt i32 %out, 123

]]></node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="3198" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.122:2  br i1 %tmp_134, label %124, label %._crit_edge.123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3199" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31885">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2228" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_124 = getelementptr [128 x i32]* %dina_1, i64 0, i64 125

]]></node>
<StgValue><ssdm name="dina_1_addr_124"/></StgValue>
</operation>

<operation id="3200" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31885">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2229" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_124 = load i32* %dina_1_addr_124, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_124"/></StgValue>
</operation>

<operation id="3201" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31885">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2230" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_124 = getelementptr [128 x i32]* %dina_0, i64 0, i64 126

]]></node>
<StgValue><ssdm name="dina_0_addr_124"/></StgValue>
</operation>

<operation id="3202" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31885">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2231" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_124 = load i32* %dina_0_addr_124, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_124"/></StgValue>
</operation>

<operation id="3203" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.123:1  %tmp_124 = icmp ugt i32 %out, 124

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="3204" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.123:2  br i1 %tmp_124, label %125, label %._crit_edge.124_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3205" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73606">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2298" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:48  %elem_mult_load_4_7 = select i1 %tmp_55, double %tmp_17_22, double %gep3151_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_7"/></StgValue>
</operation>

<operation id="3206" st_id="63" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72383">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
<literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2299" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:49  %tmp_17_23 = fadd double %gep3148_loc, %elem_mult_load_1_23

]]></node>
<StgValue><ssdm name="tmp_17_23"/></StgValue>
</operation>

<operation id="3207" st_id="63" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72469">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

]]></node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>

<operation id="3208" st_id="63" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72555">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

]]></node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>

<operation id="3209" st_id="63" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72641">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

]]></node>
<StgValue><ssdm name="tmp_17_26_131"/></StgValue>
</operation>

<operation id="3210" st_id="63" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73128">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

]]></node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>

<operation id="3211" st_id="63" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73302">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

]]></node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>

<operation id="3212" st_id="63" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73476">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

]]></node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>

<operation id="3213" st_id="63" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71657">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3214" st_id="63" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71699">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="3215" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31528">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2193" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_119 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_121, i32 %dina_1_load_121)

]]></node>
<StgValue><ssdm name="tmpa_1_119"/></StgValue>
</operation>

<operation id="3216" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31528">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_119 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_119)

]]></node>
<StgValue><ssdm name="a_union_119"/></StgValue>
</operation>

<operation id="3217" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31646">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2206" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_120 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_122, i32 %dina_1_load_122)

]]></node>
<StgValue><ssdm name="tmpa_1_120"/></StgValue>
</operation>

<operation id="3218" st_id="64" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31646">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_120 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_120)

]]></node>
<StgValue><ssdm name="a_union_120"/></StgValue>
</operation>

<operation id="3219" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31765">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2216" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_123 = load i32* %dina_1_addr_123, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_123"/></StgValue>
</operation>

<operation id="3220" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31765">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2218" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_123 = load i32* %dina_0_addr_123, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_123"/></StgValue>
</operation>

<operation id="3221" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31885">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2229" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_124 = load i32* %dina_1_addr_124, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_124"/></StgValue>
</operation>

<operation id="3222" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31885">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2231" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_124 = load i32* %dina_0_addr_124, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_124"/></StgValue>
</operation>

<operation id="3223" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32006">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2241" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %dina_1_addr_125 = getelementptr [128 x i32]* %dina_1, i64 0, i64 126

]]></node>
<StgValue><ssdm name="dina_1_addr_125"/></StgValue>
</operation>

<operation id="3224" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32006">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2242" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_125 = load i32* %dina_1_addr_125, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_125"/></StgValue>
</operation>

<operation id="3225" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32006">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2243" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dina_0_addr_125 = getelementptr [128 x i32]* %dina_0, i64 0, i64 127

]]></node>
<StgValue><ssdm name="dina_0_addr_125"/></StgValue>
</operation>

<operation id="3226" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32006">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2244" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_125 = load i32* %dina_0_addr_125, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_125"/></StgValue>
</operation>

<operation id="3227" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72364">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2300" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:50  %elem_mult_load_4_8 = select i1 %tmp_56, double %tmp_17_23, double %gep3148_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_8"/></StgValue>
</operation>

<operation id="3228" st_id="64" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72470">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:51  %tmp_17_24 = fadd double %gep3145_loc, %elem_mult_load_1_24

]]></node>
<StgValue><ssdm name="tmp_17_24"/></StgValue>
</operation>

<operation id="3229" st_id="64" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72556">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

]]></node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>

<operation id="3230" st_id="64" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72642">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

]]></node>
<StgValue><ssdm name="tmp_17_26_131"/></StgValue>
</operation>

<operation id="3231" st_id="64" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73129">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

]]></node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>

<operation id="3232" st_id="64" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73303">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

]]></node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>

<operation id="3233" st_id="64" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73477">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

]]></node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>

<operation id="3234" st_id="64" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71658">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3235" st_id="64" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71700">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="3236" st_id="64" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71742">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="3237" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31765">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2219" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_121 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_123, i32 %dina_1_load_123)

]]></node>
<StgValue><ssdm name="tmpa_1_121"/></StgValue>
</operation>

<operation id="3238" st_id="65" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31765">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_121 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_121)

]]></node>
<StgValue><ssdm name="a_union_121"/></StgValue>
</operation>

<operation id="3239" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31885">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2232" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_122 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_124, i32 %dina_1_load_124)

]]></node>
<StgValue><ssdm name="tmpa_1_122"/></StgValue>
</operation>

<operation id="3240" st_id="65" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31885">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_122 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_122)

]]></node>
<StgValue><ssdm name="a_union_122"/></StgValue>
</operation>

<operation id="3241" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32006">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2242" bw="32" op_0_bw="7">
<![CDATA[
:1  %dina_1_load_125 = load i32* %dina_1_addr_125, align 4

]]></node>
<StgValue><ssdm name="dina_1_load_125"/></StgValue>
</operation>

<operation id="3242" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32006">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2244" bw="32" op_0_bw="7">
<![CDATA[
:3  %dina_0_load_125 = load i32* %dina_0_addr_125, align 4

]]></node>
<StgValue><ssdm name="dina_0_load_125"/></StgValue>
</operation>

<operation id="3243" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72451">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2302" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:52  %elem_mult_load_4_9 = select i1 %tmp_57, double %tmp_17_24, double %gep3145_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_9"/></StgValue>
</operation>

<operation id="3244" st_id="65" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72557">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
<literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:53  %tmp_17_25 = fadd double %gep3142_loc, %elem_mult_load_1_25

]]></node>
<StgValue><ssdm name="tmp_17_25"/></StgValue>
</operation>

<operation id="3245" st_id="65" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72643">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

]]></node>
<StgValue><ssdm name="tmp_17_26_131"/></StgValue>
</operation>

<operation id="3246" st_id="65" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73130">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

]]></node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>

<operation id="3247" st_id="65" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73304">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

]]></node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>

<operation id="3248" st_id="65" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73478">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

]]></node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>

<operation id="3249" st_id="65" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71659">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3250" st_id="65" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71701">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="3251" st_id="65" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71743">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="3252" st_id="65" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71785">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="3253" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32006">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2245" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %tmpa_1_123 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %dina_0_load_125, i32 %dina_1_load_125)

]]></node>
<StgValue><ssdm name="tmpa_1_123"/></StgValue>
</operation>

<operation id="3254" st_id="66" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="32006">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %a_union_123 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpa_1_123)

]]></node>
<StgValue><ssdm name="a_union_123"/></StgValue>
</operation>

<operation id="3255" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72538">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2304" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:54  %elem_mult_load_4_s = select i1 %tmp_58, double %tmp_17_25, double %gep3142_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_s"/></StgValue>
</operation>

<operation id="3256" st_id="66" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72644">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2305" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:55  %tmp_17_26_131 = fadd double %gep3139_loc, %elem_mult_load_1_26

]]></node>
<StgValue><ssdm name="tmp_17_26_131"/></StgValue>
</operation>

<operation id="3257" st_id="66" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73131">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

]]></node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>

<operation id="3258" st_id="66" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73305">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

]]></node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>

<operation id="3259" st_id="66" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73479">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

]]></node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>

<operation id="3260" st_id="66" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71660">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3261" st_id="66" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71702">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="3262" st_id="66" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71744">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="3263" st_id="66" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71786">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="3264" st_id="66" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73061">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="3265" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72625">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2306" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:56  %elem_mult_load_4_10 = select i1 %tmp_59, double %tmp_17_26_131, double %gep3139_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_10"/></StgValue>
</operation>

<operation id="3266" st_id="67" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73132">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:57  %tmp_17_27 = fadd double %gep3136_loc, %elem_mult_load_1_27

]]></node>
<StgValue><ssdm name="tmp_17_27"/></StgValue>
</operation>

<operation id="3267" st_id="67" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73306">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

]]></node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>

<operation id="3268" st_id="67" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73480">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

]]></node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>

<operation id="3269" st_id="67" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71661">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3270" st_id="67" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71703">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="3271" st_id="67" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71745">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="3272" st_id="67" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71787">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="3273" st_id="67" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73062">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="3274" st_id="67" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73236">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

]]></node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="3275" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73092">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2308" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:58  %elem_mult_load_4_11 = select i1 %tmp_60, double %tmp_17_27, double %gep3136_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_11"/></StgValue>
</operation>

<operation id="3276" st_id="68" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73307">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
<literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2309" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:59  %tmp_17_28 = fadd double %gep3133_loc, %elem_mult_load_1_28

]]></node>
<StgValue><ssdm name="tmp_17_28"/></StgValue>
</operation>

<operation id="3277" st_id="68" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73481">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

]]></node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>

<operation id="3278" st_id="68" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71662">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3279" st_id="68" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71704">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="3280" st_id="68" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71746">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="3281" st_id="68" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71788">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="3282" st_id="68" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73063">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="3283" st_id="68" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73237">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

]]></node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="3284" st_id="68" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73411">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

]]></node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="3285" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73267">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2310" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:60  %elem_mult_load_4_12 = select i1 %tmp_61, double %tmp_17_28, double %gep3133_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_12"/></StgValue>
</operation>

<operation id="3286" st_id="69" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73482">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:61  %tmp_17_29 = fadd double %gep3130_loc, %elem_mult_load_1_29

]]></node>
<StgValue><ssdm name="tmp_17_29"/></StgValue>
</operation>

<operation id="3287" st_id="69" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71663">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3288" st_id="69" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71705">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="3289" st_id="69" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71747">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="3290" st_id="69" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71789">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="3291" st_id="69" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73064">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="3292" st_id="69" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73238">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

]]></node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="3293" st_id="69" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73412">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

]]></node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="3294" st_id="69" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73586">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

]]></node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="3295" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73442">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2312" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:62  %elem_mult_load_4_13 = select i1 %tmp_62, double %tmp_17_29, double %gep3130_loc

]]></node>
<StgValue><ssdm name="elem_mult_load_4_13"/></StgValue>
</operation>

<operation id="3296" st_id="70" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71664">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:65  %tmp_136 = fadd double %elem_mult_load_5, %elem_mult_load_4

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="3297" st_id="70" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71706">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="3298" st_id="70" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71748">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="3299" st_id="70" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71790">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="3300" st_id="70" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73065">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="3301" st_id="70" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73239">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

]]></node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="3302" st_id="70" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73413">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

]]></node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="3303" st_id="70" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73587">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

]]></node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="3304" st_id="70" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72354">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

]]></node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="3305" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2316" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:66  %elem_mult_load_8 = select i1 %tmp_23, double %tmp_136, double %elem_mult_load_5

]]></node>
<StgValue><ssdm name="elem_mult_load_8"/></StgValue>
</operation>

<operation id="3306" st_id="71" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71707">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:67  %tmp_23_1 = fadd double %elem_mult_load_5_1, %elem_mult_load_4_1

]]></node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="3307" st_id="71" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71749">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="3308" st_id="71" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71791">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="3309" st_id="71" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73066">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="3310" st_id="71" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73240">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

]]></node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="3311" st_id="71" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73414">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

]]></node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="3312" st_id="71" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73588">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

]]></node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="3313" st_id="71" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72355">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

]]></node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="3314" st_id="71" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72441">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

]]></node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="3315" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2318" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:68  %elem_mult_load_8_1 = select i1 %tmp_24, double %tmp_23_1, double %elem_mult_load_5_1

]]></node>
<StgValue><ssdm name="elem_mult_load_8_1"/></StgValue>
</operation>

<operation id="3316" st_id="72" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71750">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:69  %tmp_23_2 = fadd double %elem_mult_load_5_2, %elem_mult_load_4_2

]]></node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="3317" st_id="72" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71792">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="3318" st_id="72" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73067">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="3319" st_id="72" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73241">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

]]></node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="3320" st_id="72" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73415">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

]]></node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="3321" st_id="72" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73589">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

]]></node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="3322" st_id="72" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72356">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

]]></node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="3323" st_id="72" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72442">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

]]></node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="3324" st_id="72" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72528">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

]]></node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="3325" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2320" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:70  %elem_mult_load_8_2 = select i1 %tmp_25, double %tmp_23_2, double %elem_mult_load_5_2

]]></node>
<StgValue><ssdm name="elem_mult_load_8_2"/></StgValue>
</operation>

<operation id="3326" st_id="73" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71793">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:71  %tmp_23_3 = fadd double %elem_mult_load_5_3, %elem_mult_load_4_3

]]></node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="3327" st_id="73" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73068">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="3328" st_id="73" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73242">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

]]></node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="3329" st_id="73" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73416">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

]]></node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="3330" st_id="73" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73590">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

]]></node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="3331" st_id="73" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72357">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

]]></node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="3332" st_id="73" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72443">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

]]></node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="3333" st_id="73" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72529">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

]]></node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="3334" st_id="73" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72615">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

]]></node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="3335" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2322" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:72  %elem_mult_load_8_3 = select i1 %tmp_26, double %tmp_23_3, double %elem_mult_load_5_3

]]></node>
<StgValue><ssdm name="elem_mult_load_8_3"/></StgValue>
</operation>

<operation id="3336" st_id="74" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73069">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:73  %tmp_23_4 = fadd double %elem_mult_load_5_4, %elem_mult_load_4_4

]]></node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="3337" st_id="74" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73243">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

]]></node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="3338" st_id="74" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73417">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

]]></node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="3339" st_id="74" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73591">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

]]></node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="3340" st_id="74" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72358">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

]]></node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="3341" st_id="74" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72444">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

]]></node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="3342" st_id="74" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72530">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

]]></node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="3343" st_id="74" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72616">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

]]></node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="3344" st_id="74" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73071">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

]]></node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="3345" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73059">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2324" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:74  %elem_mult_load_8_4 = select i1 %tmp_27, double %tmp_23_4, double %elem_mult_load_5_4

]]></node>
<StgValue><ssdm name="elem_mult_load_8_4"/></StgValue>
</operation>

<operation id="3346" st_id="75" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73244">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:75  %tmp_23_5 = fadd double %elem_mult_load_5_5, %elem_mult_load_4_5

]]></node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="3347" st_id="75" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73418">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

]]></node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="3348" st_id="75" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73592">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

]]></node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="3349" st_id="75" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72359">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

]]></node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="3350" st_id="75" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72445">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

]]></node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="3351" st_id="75" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72531">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

]]></node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="3352" st_id="75" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72617">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

]]></node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="3353" st_id="75" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73072">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

]]></node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="3354" st_id="75" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73246">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

]]></node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="3355" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73234">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2326" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:76  %elem_mult_load_8_5 = select i1 %tmp_28, double %tmp_23_5, double %elem_mult_load_5_5

]]></node>
<StgValue><ssdm name="elem_mult_load_8_5"/></StgValue>
</operation>

<operation id="3356" st_id="76" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73419">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:77  %tmp_23_6 = fadd double %elem_mult_load_5_6, %elem_mult_load_4_6

]]></node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="3357" st_id="76" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73593">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

]]></node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="3358" st_id="76" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72360">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

]]></node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="3359" st_id="76" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72446">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

]]></node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="3360" st_id="76" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72532">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

]]></node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="3361" st_id="76" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72618">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

]]></node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="3362" st_id="76" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73073">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

]]></node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="3363" st_id="76" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73247">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

]]></node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="3364" st_id="76" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73421">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

]]></node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="3365" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73409">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2328" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:78  %elem_mult_load_8_6 = select i1 %tmp_29, double %tmp_23_6, double %elem_mult_load_5_6

]]></node>
<StgValue><ssdm name="elem_mult_load_8_6"/></StgValue>
</operation>

<operation id="3366" st_id="77" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73594">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:79  %tmp_23_7 = fadd double %elem_mult_load_5_7, %elem_mult_load_4_7

]]></node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="3367" st_id="77" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72361">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

]]></node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="3368" st_id="77" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72447">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

]]></node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="3369" st_id="77" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72533">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

]]></node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="3370" st_id="77" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72619">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

]]></node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="3371" st_id="77" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73074">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

]]></node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="3372" st_id="77" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73248">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

]]></node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="3373" st_id="77" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73422">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

]]></node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="3374" st_id="77" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73596">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

]]></node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="3375" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73584">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2330" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:80  %elem_mult_load_8_7 = select i1 %tmp_30, double %tmp_23_7, double %elem_mult_load_5_7

]]></node>
<StgValue><ssdm name="elem_mult_load_8_7"/></StgValue>
</operation>

<operation id="3376" st_id="78" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72362">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:81  %tmp_23_8 = fadd double %elem_mult_load_5_8, %elem_mult_load_4_8

]]></node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="3377" st_id="78" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72448">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

]]></node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="3378" st_id="78" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72534">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

]]></node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="3379" st_id="78" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72620">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

]]></node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="3380" st_id="78" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73075">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

]]></node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="3381" st_id="78" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73249">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

]]></node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="3382" st_id="78" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73423">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

]]></node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="3383" st_id="78" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73597">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

]]></node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="3384" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72353">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2332" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:82  %elem_mult_load_7 = select i1 %tmp_34, double %tmp_23_8, double %elem_mult_load_5_8

]]></node>
<StgValue><ssdm name="elem_mult_load_7"/></StgValue>
</operation>

<operation id="3385" st_id="79" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72449">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2333" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:83  %tmp_23_9 = fadd double %elem_mult_load_5_9, %elem_mult_load_4_9

]]></node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="3386" st_id="79" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72535">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

]]></node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="3387" st_id="79" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72621">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

]]></node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="3388" st_id="79" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73076">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

]]></node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="3389" st_id="79" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73250">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

]]></node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="3390" st_id="79" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73424">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

]]></node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="3391" st_id="79" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73598">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

]]></node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="3392" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72440">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2334" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:84  %elem_mult_load_7_1 = select i1 %tmp_35, double %tmp_23_9, double %elem_mult_load_5_9

]]></node>
<StgValue><ssdm name="elem_mult_load_7_1"/></StgValue>
</operation>

<operation id="3393" st_id="80" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72536">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:85  %tmp_23_s = fadd double %elem_mult_load_5_s, %elem_mult_load_4_s

]]></node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="3394" st_id="80" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72622">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

]]></node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="3395" st_id="80" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73077">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

]]></node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="3396" st_id="80" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73251">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

]]></node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="3397" st_id="80" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73425">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

]]></node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="3398" st_id="80" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73599">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

]]></node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="3399" st_id="80" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72344">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="3400" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72527">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2336" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:86  %elem_mult_load_7_2 = select i1 %tmp_36, double %tmp_23_s, double %elem_mult_load_5_s

]]></node>
<StgValue><ssdm name="elem_mult_load_7_2"/></StgValue>
</operation>

<operation id="3401" st_id="81" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72623">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:87  %tmp_23_10 = fadd double %elem_mult_load_5_10, %elem_mult_load_4_10

]]></node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="3402" st_id="81" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73078">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

]]></node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="3403" st_id="81" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73252">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

]]></node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="3404" st_id="81" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73426">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

]]></node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="3405" st_id="81" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73600">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

]]></node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="3406" st_id="81" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72345">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3407" st_id="81" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72431">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="3408" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72614">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2338" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:88  %elem_mult_load_7_3 = select i1 %tmp_37, double %tmp_23_10, double %elem_mult_load_5_10

]]></node>
<StgValue><ssdm name="elem_mult_load_7_3"/></StgValue>
</operation>

<operation id="3409" st_id="82" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73079">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:89  %tmp_23_11 = fadd double %elem_mult_load_5_11, %elem_mult_load_4_11

]]></node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="3410" st_id="82" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73253">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

]]></node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="3411" st_id="82" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73427">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

]]></node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="3412" st_id="82" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73601">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

]]></node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="3413" st_id="82" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72346">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3414" st_id="82" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72432">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="3415" st_id="82" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72518">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="3416" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73060">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2340" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:90  %elem_mult_load_7_4 = select i1 %tmp_38, double %tmp_23_11, double %elem_mult_load_5_11

]]></node>
<StgValue><ssdm name="elem_mult_load_7_4"/></StgValue>
</operation>

<operation id="3417" st_id="83" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73254">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
<literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:91  %tmp_23_12 = fadd double %elem_mult_load_5_12, %elem_mult_load_4_12

]]></node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="3418" st_id="83" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73428">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

]]></node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="3419" st_id="83" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73602">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

]]></node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="3420" st_id="83" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72347">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3421" st_id="83" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72433">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="3422" st_id="83" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72519">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="3423" st_id="83" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72605">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="3424" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73235">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2342" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:92  %elem_mult_load_7_5 = select i1 %tmp_39, double %tmp_23_12, double %elem_mult_load_5_12

]]></node>
<StgValue><ssdm name="elem_mult_load_7_5"/></StgValue>
</operation>

<operation id="3425" st_id="84" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73429">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
<literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2343" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:93  %tmp_23_13 = fadd double %elem_mult_load_5_13, %elem_mult_load_4_13

]]></node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="3426" st_id="84" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73603">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

]]></node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="3427" st_id="84" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72348">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3428" st_id="84" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72434">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="3429" st_id="84" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72520">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="3430" st_id="84" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72606">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="3431" st_id="84" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73050">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="3432" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73410">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2344" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:94  %elem_mult_load_7_6 = select i1 %tmp_40, double %tmp_23_13, double %elem_mult_load_5_13

]]></node>
<StgValue><ssdm name="elem_mult_load_7_6"/></StgValue>
</operation>

<operation id="3433" st_id="85" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73604">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:95  %tmp_23_14 = fadd double %elem_mult_load_5_14, %elem_mult_load_4_14

]]></node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>

<operation id="3434" st_id="85" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72349">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3435" st_id="85" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72435">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="3436" st_id="85" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72521">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="3437" st_id="85" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72607">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="3438" st_id="85" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73051">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="3439" st_id="85" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73225">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="3440" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73585">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2346" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:96  %elem_mult_load_7_7 = select i1 %icmp1, double %tmp_23_14, double %elem_mult_load_5_14

]]></node>
<StgValue><ssdm name="elem_mult_load_7_7"/></StgValue>
</operation>

<operation id="3441" st_id="86" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72350">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3442" st_id="86" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72436">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="3443" st_id="86" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72522">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="3444" st_id="86" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72608">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="3445" st_id="86" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73052">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="3446" st_id="86" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73226">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="3447" st_id="86" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73400">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="3448" st_id="87" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72351">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3449" st_id="87" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72437">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="3450" st_id="87" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72523">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="3451" st_id="87" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72609">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="3452" st_id="87" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73053">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="3453" st_id="87" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73227">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="3454" st_id="87" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73401">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="3455" st_id="87" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73575">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="3456" st_id="88" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72352">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:97  %tmp_137 = fadd double %elem_mult_load_8, %elem_mult_load_7

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="3457" st_id="88" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72438">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="3458" st_id="88" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72524">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="3459" st_id="88" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72610">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="3460" st_id="88" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73054">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="3461" st_id="88" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73228">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="3462" st_id="88" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73402">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="3463" st_id="88" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73576">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="3464" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2348" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:98  %elem_mult_load_6 = select i1 %tmp_14, double %tmp_137, double %elem_mult_load_8

]]></node>
<StgValue><ssdm name="elem_mult_load_6"/></StgValue>
</operation>

<operation id="3465" st_id="89" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72439">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2349" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:99  %tmp_29_1 = fadd double %elem_mult_load_8_1, %elem_mult_load_7_1

]]></node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="3466" st_id="89" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72525">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="3467" st_id="89" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72611">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="3468" st_id="89" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73055">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="3469" st_id="89" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73229">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="3470" st_id="89" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73403">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="3471" st_id="89" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73577">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="3472" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2350" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:100  %elem_mult_load_15_1 = select i1 %tmp_15, double %tmp_29_1, double %elem_mult_load_8_1

]]></node>
<StgValue><ssdm name="elem_mult_load_15_1"/></StgValue>
</operation>

<operation id="3473" st_id="90" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72526">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:101  %tmp_29_2 = fadd double %elem_mult_load_8_2, %elem_mult_load_7_2

]]></node>
<StgValue><ssdm name="tmp_29_2"/></StgValue>
</operation>

<operation id="3474" st_id="90" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72612">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="3475" st_id="90" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73056">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="3476" st_id="90" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73230">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="3477" st_id="90" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73404">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="3478" st_id="90" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73578">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="3479" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2352" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:102  %elem_mult_load_15_2 = select i1 %tmp_16, double %tmp_29_2, double %elem_mult_load_8_2

]]></node>
<StgValue><ssdm name="elem_mult_load_15_2"/></StgValue>
</operation>

<operation id="3480" st_id="91" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72613">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:103  %tmp_29_3 = fadd double %elem_mult_load_8_3, %elem_mult_load_7_3

]]></node>
<StgValue><ssdm name="tmp_29_3"/></StgValue>
</operation>

<operation id="3481" st_id="91" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73057">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="3482" st_id="91" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73231">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="3483" st_id="91" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73405">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="3484" st_id="91" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73579">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="3485" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2354" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:104  %elem_mult_load_15_3 = select i1 %tmp_17, double %tmp_29_3, double %elem_mult_load_8_3

]]></node>
<StgValue><ssdm name="elem_mult_load_15_3"/></StgValue>
</operation>

<operation id="3486" st_id="92" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73058">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:105  %tmp_29_4 = fadd double %elem_mult_load_8_4, %elem_mult_load_7_4

]]></node>
<StgValue><ssdm name="tmp_29_4"/></StgValue>
</operation>

<operation id="3487" st_id="92" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73232">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="3488" st_id="92" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73406">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="3489" st_id="92" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73580">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="3490" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73049">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2356" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:106  %elem_mult_load_10 = select i1 %tmp_18, double %tmp_29_4, double %elem_mult_load_8_4

]]></node>
<StgValue><ssdm name="elem_mult_load_10"/></StgValue>
</operation>

<operation id="3491" st_id="93" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73233">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
<literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:107  %tmp_29_5 = fadd double %elem_mult_load_8_5, %elem_mult_load_7_5

]]></node>
<StgValue><ssdm name="tmp_29_5"/></StgValue>
</operation>

<operation id="3492" st_id="93" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73407">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="3493" st_id="93" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73581">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="3494" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73224">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2358" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:108  %elem_mult_load_14_1 = select i1 %tmp_19, double %tmp_29_5, double %elem_mult_load_8_5

]]></node>
<StgValue><ssdm name="elem_mult_load_14_1"/></StgValue>
</operation>

<operation id="3495" st_id="94" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73408">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:109  %tmp_29_6 = fadd double %elem_mult_load_8_6, %elem_mult_load_7_6

]]></node>
<StgValue><ssdm name="tmp_29_6"/></StgValue>
</operation>

<operation id="3496" st_id="94" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73582">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>

<operation id="3497" st_id="94" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73040">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="3498" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73399">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2360" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:110  %elem_mult_load_14_2 = select i1 %tmp_20, double %tmp_29_6, double %elem_mult_load_8_6

]]></node>
<StgValue><ssdm name="elem_mult_load_14_2"/></StgValue>
</operation>

<operation id="3499" st_id="95" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73583">
<or_exp><and_exp><literal name="icmp6" val="1"/>
<literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:111  %tmp_29_7 = fadd double %elem_mult_load_8_7, %elem_mult_load_7_7

]]></node>
<StgValue><ssdm name="tmp_29_7"/></StgValue>
</operation>

<operation id="3500" st_id="95" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73041">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3501" st_id="95" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73215">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

]]></node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="3502" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73574">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2362" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:112  %elem_mult_load_14_3 = select i1 %icmp9, double %tmp_29_7, double %elem_mult_load_8_7

]]></node>
<StgValue><ssdm name="elem_mult_load_14_3"/></StgValue>
</operation>

<operation id="3503" st_id="96" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73042">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3504" st_id="96" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73216">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

]]></node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="3505" st_id="96" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73390">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

]]></node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="3506" st_id="97" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73043">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3507" st_id="97" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73217">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

]]></node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="3508" st_id="97" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73391">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

]]></node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="3509" st_id="97" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73565">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3

]]></node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="3510" st_id="98" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73044">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3511" st_id="98" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73218">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

]]></node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="3512" st_id="98" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73392">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

]]></node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="3513" st_id="98" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73566">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3

]]></node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="3514" st_id="99" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73045">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3515" st_id="99" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73219">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

]]></node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="3516" st_id="99" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73393">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

]]></node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="3517" st_id="99" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73567">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3

]]></node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="3518" st_id="100" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73046">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3519" st_id="100" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73220">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

]]></node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="3520" st_id="100" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73394">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

]]></node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="3521" st_id="100" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73568">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3

]]></node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="3522" st_id="101" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73047">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3523" st_id="101" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73221">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

]]></node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="3524" st_id="101" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73395">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

]]></node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="3525" st_id="101" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73569">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3

]]></node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="3526" st_id="102" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73048">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:113  %tmp_138 = fadd double %elem_mult_load_6, %elem_mult_load_10

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="3527" st_id="102" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73222">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

]]></node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="3528" st_id="102" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73396">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

]]></node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="3529" st_id="102" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73570">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3

]]></node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="3530" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2364" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:114  %elem_mult_load_9 = select i1 %tmp_8, double %tmp_138, double %elem_mult_load_6

]]></node>
<StgValue><ssdm name="elem_mult_load_9"/></StgValue>
</operation>

<operation id="3531" st_id="103" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73223">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2365" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:115  %tmp_38_1 = fadd double %elem_mult_load_15_1, %elem_mult_load_14_1

]]></node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="3532" st_id="103" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73397">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

]]></node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="3533" st_id="103" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73571">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3

]]></node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="3534" st_id="104" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2366" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:116  %elem_mult_load_s = select i1 %tmp_10, double %tmp_38_1, double %elem_mult_load_15_1

]]></node>
<StgValue><ssdm name="elem_mult_load_s"/></StgValue>
</operation>

<operation id="3535" st_id="104" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73398">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:117  %tmp_38_2 = fadd double %elem_mult_load_15_2, %elem_mult_load_14_2

]]></node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="3536" st_id="104" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73572">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3

]]></node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="3537" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2368" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:118  %elem_mult_load_2 = select i1 %tmp_11, double %tmp_38_2, double %elem_mult_load_15_2

]]></node>
<StgValue><ssdm name="elem_mult_load_2"/></StgValue>
</operation>

<operation id="3538" st_id="105" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73573">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2369" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:119  %tmp_38_3 = fadd double %elem_mult_load_15_3, %elem_mult_load_14_3

]]></node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="3539" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2370" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.124_ifconv:120  %elem_mult_load_3 = select i1 %icmp6, double %tmp_38_3, double %elem_mult_load_15_3

]]></node>
<StgValue><ssdm name="elem_mult_load_3"/></StgValue>
</operation>

<operation id="3540" st_id="106" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

]]></node>
<StgValue><ssdm name="tmp_31_132"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="3541" st_id="107" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

]]></node>
<StgValue><ssdm name="tmp_31_132"/></StgValue>
</operation>

<operation id="3542" st_id="107" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3

]]></node>
<StgValue><ssdm name="tmp_32_133"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="3543" st_id="108" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

]]></node>
<StgValue><ssdm name="tmp_31_132"/></StgValue>
</operation>

<operation id="3544" st_id="108" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3

]]></node>
<StgValue><ssdm name="tmp_32_133"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="3545" st_id="109" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

]]></node>
<StgValue><ssdm name="tmp_31_132"/></StgValue>
</operation>

<operation id="3546" st_id="109" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3

]]></node>
<StgValue><ssdm name="tmp_32_133"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="3547" st_id="110" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

]]></node>
<StgValue><ssdm name="tmp_31_132"/></StgValue>
</operation>

<operation id="3548" st_id="110" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3

]]></node>
<StgValue><ssdm name="tmp_32_133"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="3549" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_126 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 0

]]></node>
<StgValue><ssdm name="doutc_0_addr_126"/></StgValue>
</operation>

<operation id="3550" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:26  store i32 %dinb_0_load, i32* %doutc_0_addr_126, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3551" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %doutc_1_addr = getelementptr [128 x i32]* %doutc_1, i64 0, i64 0

]]></node>
<StgValue><ssdm name="doutc_1_addr"/></StgValue>
</operation>

<operation id="3552" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:28  store i32 %dinb_1_load, i32* %doutc_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3553" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %doutc_0_addr = getelementptr [128 x i32]* %doutc_0, i64 0, i64 1

]]></node>
<StgValue><ssdm name="doutc_0_addr"/></StgValue>
</operation>

<operation id="3554" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:30  store i32 %temp, i32* %doutc_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3555" st_id="111" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

]]></node>
<StgValue><ssdm name="tmp_31_132"/></StgValue>
</operation>

<operation id="3556" st_id="111" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3

]]></node>
<StgValue><ssdm name="tmp_32_133"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="3557" st_id="112" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

]]></node>
<StgValue><ssdm name="tmp_31_132"/></StgValue>
</operation>

<operation id="3558" st_id="112" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3

]]></node>
<StgValue><ssdm name="tmp_32_133"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="3559" st_id="113" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

]]></node>
<StgValue><ssdm name="tmp_31_132"/></StgValue>
</operation>

<operation id="3560" st_id="113" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3

]]></node>
<StgValue><ssdm name="tmp_32_133"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="3561" st_id="114" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:121  %tmp_31_132 = fadd double %elem_mult_load_9, %elem_mult_load_2

]]></node>
<StgValue><ssdm name="tmp_31_132"/></StgValue>
</operation>

<operation id="3562" st_id="114" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3

]]></node>
<StgValue><ssdm name="tmp_32_133"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="3563" st_id="115" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:122  %tmp_32_133 = fadd double %elem_mult_load_s, %elem_mult_load_3

]]></node>
<StgValue><ssdm name="tmp_32_133"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="3564" st_id="116" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133

]]></node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="3565" st_id="117" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133

]]></node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="3566" st_id="118" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133

]]></node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="3567" st_id="119" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133

]]></node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="3568" st_id="120" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133

]]></node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="3569" st_id="121" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133

]]></node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="3570" st_id="122" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133

]]></node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="3571" st_id="123" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133

]]></node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="3572" st_id="124" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2373" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:123  %dot_prod = fadd double %tmp_31_132, %tmp_32_133

]]></node>
<StgValue><ssdm name="dot_prod"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="3573" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2374" bw="64" op_0_bw="64">
<![CDATA[
._crit_edge.124_ifconv:124  %tmp_33_134 = bitcast i64 %a_label to double

]]></node>
<StgValue><ssdm name="tmp_33_134"/></StgValue>
</operation>

<operation id="3574" st_id="125" stage="9" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134

]]></node>
<StgValue><ssdm name="omega"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="3575" st_id="126" stage="8" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134

]]></node>
<StgValue><ssdm name="omega"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="3576" st_id="127" stage="7" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134

]]></node>
<StgValue><ssdm name="omega"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="3577" st_id="128" stage="6" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134

]]></node>
<StgValue><ssdm name="omega"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="3578" st_id="129" stage="5" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134

]]></node>
<StgValue><ssdm name="omega"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="3579" st_id="130" stage="4" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134

]]></node>
<StgValue><ssdm name="omega"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="3580" st_id="131" stage="3" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134

]]></node>
<StgValue><ssdm name="omega"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="3581" st_id="132" stage="2" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134

]]></node>
<StgValue><ssdm name="omega"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="3582" st_id="133" stage="1" lat="9">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2375" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.124_ifconv:125  %omega = fsub double %dot_prod, %tmp_33_134

]]></node>
<StgValue><ssdm name="omega"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">
</state>

<state id="135" st_id="135">
</state>

<state id="136" st_id="136">
</state>

<state id="137" st_id="137">
</state>

<state id="138" st_id="138">
</state>

<state id="139" st_id="139">
</state>

<state id="140" st_id="140">
</state>

<state id="141" st_id="141">
</state>

<state id="142" st_id="142">
</state>

<state id="143" st_id="143">
</state>

<state id="144" st_id="144">
</state>

<state id="145" st_id="145">
</state>

<state id="146" st_id="146">
</state>

<state id="147" st_id="147">
</state>

<state id="148" st_id="148">
</state>

<state id="149" st_id="149">
</state>

<state id="150" st_id="150">
</state>

<state id="151" st_id="151">
</state>

<state id="152" st_id="152">
</state>

<state id="153" st_id="153">
</state>

<state id="154" st_id="154">
</state>

<state id="155" st_id="155">
</state>

<state id="156" st_id="156">
</state>

<state id="157" st_id="157">
</state>

<state id="158" st_id="158">
</state>

<state id="159" st_id="159">
</state>

<state id="160" st_id="160">
</state>

<state id="161" st_id="161">
</state>

<state id="162" st_id="162">
</state>

<state id="163" st_id="163">
</state>

<state id="164" st_id="164">
</state>

<state id="165" st_id="165">

<operation id="3583" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.0:0  %a_elem_load = phi double [ undef, %0 ], [ %tmp_s, %1 ]

]]></node>
<StgValue><ssdm name="a_elem_load"/></StgValue>
</operation>

<operation id="3584" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.1:0  %a_elem_load_1 = phi double [ %tmp_1_9, %2 ], [ undef, %._crit_edge.0 ]

]]></node>
<StgValue><ssdm name="a_elem_load_1"/></StgValue>
</operation>

<operation id="3585" st_id="165" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_139 = fmul double %omega, %a_elem_load

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3586" st_id="165" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="3587" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.2:0  %a_elem_load_2 = phi double [ %tmp_2_10, %3 ], [ undef, %._crit_edge.1 ]

]]></node>
<StgValue><ssdm name="a_elem_load_2"/></StgValue>
</operation>

<operation id="3588" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.3:0  %a_elem_load_3 = phi double [ %tmp_3_11, %4 ], [ undef, %._crit_edge.2 ]

]]></node>
<StgValue><ssdm name="a_elem_load_3"/></StgValue>
</operation>

<operation id="3589" st_id="166" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_139 = fmul double %omega, %a_elem_load

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3590" st_id="166" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="3591" st_id="166" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="3592" st_id="166" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="3593" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.4:0  %a_elem_load_4 = phi double [ %tmp_4_12, %5 ], [ undef, %._crit_edge.3 ]

]]></node>
<StgValue><ssdm name="a_elem_load_4"/></StgValue>
</operation>

<operation id="3594" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.5:0  %a_elem_load_5 = phi double [ %tmp_5_13, %6 ], [ undef, %._crit_edge.4 ]

]]></node>
<StgValue><ssdm name="a_elem_load_5"/></StgValue>
</operation>

<operation id="3595" st_id="167" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_139 = fmul double %omega, %a_elem_load

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3596" st_id="167" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="3597" st_id="167" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="3598" st_id="167" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="3599" st_id="167" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="3600" st_id="167" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="3601" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.6:0  %a_elem_load_6 = phi double [ %tmp_6_14, %7 ], [ undef, %._crit_edge.5 ]

]]></node>
<StgValue><ssdm name="a_elem_load_6"/></StgValue>
</operation>

<operation id="3602" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.7:0  %a_elem_load_7 = phi double [ %tmp_7_15, %8 ], [ undef, %._crit_edge.6 ]

]]></node>
<StgValue><ssdm name="a_elem_load_7"/></StgValue>
</operation>

<operation id="3603" st_id="168" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_139 = fmul double %omega, %a_elem_load

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3604" st_id="168" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="3605" st_id="168" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="3606" st_id="168" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="3607" st_id="168" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="3608" st_id="168" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="3609" st_id="168" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="3610" st_id="168" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="3611" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.8:0  %a_elem_load_8 = phi double [ %tmp_8_16, %9 ], [ undef, %._crit_edge.7 ]

]]></node>
<StgValue><ssdm name="a_elem_load_8"/></StgValue>
</operation>

<operation id="3612" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.9:0  %a_elem_load_9 = phi double [ %tmp_9_17, %10 ], [ undef, %._crit_edge.8 ]

]]></node>
<StgValue><ssdm name="a_elem_load_9"/></StgValue>
</operation>

<operation id="3613" st_id="169" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_139 = fmul double %omega, %a_elem_load

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3614" st_id="169" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="3615" st_id="169" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="3616" st_id="169" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="3617" st_id="169" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="3618" st_id="169" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="3619" st_id="169" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="3620" st_id="169" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="3621" st_id="169" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="3622" st_id="169" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="3623" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.10:0  %a_elem_load_s = phi double [ %tmp_s_18, %11 ], [ undef, %._crit_edge.9 ]

]]></node>
<StgValue><ssdm name="a_elem_load_s"/></StgValue>
</operation>

<operation id="3624" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.11:0  %a_elem_load_10 = phi double [ %tmp_10_19, %12 ], [ undef, %._crit_edge.10 ]

]]></node>
<StgValue><ssdm name="a_elem_load_10"/></StgValue>
</operation>

<operation id="3625" st_id="170" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_139 = fmul double %omega, %a_elem_load

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3626" st_id="170" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="3627" st_id="170" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="3628" st_id="170" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="3629" st_id="170" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="3630" st_id="170" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="3631" st_id="170" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="3632" st_id="170" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="3633" st_id="170" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="3634" st_id="170" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="3635" st_id="170" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="3636" st_id="170" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="3637" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.12:0  %a_elem_load_11 = phi double [ %tmp_11_20, %13 ], [ undef, %._crit_edge.11 ]

]]></node>
<StgValue><ssdm name="a_elem_load_11"/></StgValue>
</operation>

<operation id="3638" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.13:0  %a_elem_load_12 = phi double [ %tmp_12_21, %14 ], [ undef, %._crit_edge.12 ]

]]></node>
<StgValue><ssdm name="a_elem_load_12"/></StgValue>
</operation>

<operation id="3639" st_id="171" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_139 = fmul double %omega, %a_elem_load

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3640" st_id="171" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="3641" st_id="171" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="3642" st_id="171" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="3643" st_id="171" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="3644" st_id="171" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="3645" st_id="171" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="3646" st_id="171" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="3647" st_id="171" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="3648" st_id="171" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="3649" st_id="171" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="3650" st_id="171" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="3651" st_id="171" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="3652" st_id="171" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="3653" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.14:0  %a_elem_load_13 = phi double [ %tmp_13_22, %15 ], [ undef, %._crit_edge.13 ]

]]></node>
<StgValue><ssdm name="a_elem_load_13"/></StgValue>
</operation>

<operation id="3654" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.15:0  %a_elem_load_14 = phi double [ %tmp_14_23, %16 ], [ undef, %._crit_edge.14 ]

]]></node>
<StgValue><ssdm name="a_elem_load_14"/></StgValue>
</operation>

<operation id="3655" st_id="172" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_139 = fmul double %omega, %a_elem_load

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3656" st_id="172" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="3657" st_id="172" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="3658" st_id="172" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="3659" st_id="172" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="3660" st_id="172" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="3661" st_id="172" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="3662" st_id="172" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="3663" st_id="172" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="3664" st_id="172" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="3665" st_id="172" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="3666" st_id="172" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="3667" st_id="172" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="3668" st_id="172" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="3669" st_id="172" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="3670" st_id="172" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="3671" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.16:0  %a_elem_load_15 = phi double [ %tmp_15_24, %17 ], [ undef, %._crit_edge.15 ]

]]></node>
<StgValue><ssdm name="a_elem_load_15"/></StgValue>
</operation>

<operation id="3672" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="440" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.17:0  %a_elem_load_16 = phi double [ %tmp_16_25, %18 ], [ undef, %._crit_edge.16 ]

]]></node>
<StgValue><ssdm name="a_elem_load_16"/></StgValue>
</operation>

<operation id="3673" st_id="173" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_139 = fmul double %omega, %a_elem_load

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3674" st_id="173" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="3675" st_id="173" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="3676" st_id="173" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="3677" st_id="173" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="3678" st_id="173" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="3679" st_id="173" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="3680" st_id="173" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="3681" st_id="173" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="3682" st_id="173" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="3683" st_id="173" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="3684" st_id="173" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="3685" st_id="173" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="3686" st_id="173" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="3687" st_id="173" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="3688" st_id="173" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="3689" st_id="173" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

]]></node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="3690" st_id="173" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

]]></node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="3691" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="462" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.18:0  %a_elem_load_17 = phi double [ %tmp_17_26, %19 ], [ undef, %._crit_edge.17 ]

]]></node>
<StgValue><ssdm name="a_elem_load_17"/></StgValue>
</operation>

<operation id="3692" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="484" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.19:0  %a_elem_load_18 = phi double [ %tmp_18_27, %20 ], [ undef, %._crit_edge.18 ]

]]></node>
<StgValue><ssdm name="a_elem_load_18"/></StgValue>
</operation>

<operation id="3693" st_id="174" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2378" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_139 = fmul double %omega, %a_elem_load

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="3694" st_id="174" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_1 = fmul double %omega, %a_elem_load_1

]]></node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="3695" st_id="174" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="3696" st_id="174" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="3697" st_id="174" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="3698" st_id="174" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="3699" st_id="174" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="3700" st_id="174" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="3701" st_id="174" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="3702" st_id="174" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="3703" st_id="174" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="3704" st_id="174" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="3705" st_id="174" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="3706" st_id="174" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="3707" st_id="174" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="3708" st_id="174" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="3709" st_id="174" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

]]></node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="3710" st_id="174" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

]]></node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>

<operation id="3711" st_id="174" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

]]></node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="3712" st_id="174" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

]]></node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="3713" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="506" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.20:0  %a_elem_load_19 = phi double [ %tmp_19_28, %21 ], [ undef, %._crit_edge.19 ]

]]></node>
<StgValue><ssdm name="a_elem_load_19"/></StgValue>
</operation>

<operation id="3714" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.21:0  %a_elem_load_20 = phi double [ %tmp_20_29, %22 ], [ undef, %._crit_edge.20 ]

]]></node>
<StgValue><ssdm name="a_elem_load_20"/></StgValue>
</operation>

<operation id="3715" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2379" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc = bitcast double %tmp_139 to i64

]]></node>
<StgValue><ssdm name="tmpc"/></StgValue>
</operation>

<operation id="3716" st_id="175" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc)

]]></node>
<StgValue><ssdm name="c_elem"/></StgValue>
</operation>

<operation id="3717" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2381" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_143 = trunc i64 %c_elem to i32

]]></node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="3718" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2384" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_141 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="3719" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2392" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_1 = bitcast double %tmp_42_1 to i64

]]></node>
<StgValue><ssdm name="tmpc_1"/></StgValue>
</operation>

<operation id="3720" st_id="175" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2393" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_1 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_1)

]]></node>
<StgValue><ssdm name="c_elem_1"/></StgValue>
</operation>

<operation id="3721" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2394" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_144 = trunc i64 %c_elem_1 to i32

]]></node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="3722" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2397" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_1, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_1"/></StgValue>
</operation>

<operation id="3723" st_id="175" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_2 = fmul double %omega, %a_elem_load_2

]]></node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="3724" st_id="175" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_3 = fmul double %omega, %a_elem_load_3

]]></node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="3725" st_id="175" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="3726" st_id="175" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="3727" st_id="175" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="3728" st_id="175" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="3729" st_id="175" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="3730" st_id="175" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="3731" st_id="175" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="3732" st_id="175" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="3733" st_id="175" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="3734" st_id="175" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="3735" st_id="175" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="3736" st_id="175" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="3737" st_id="175" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

]]></node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="3738" st_id="175" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

]]></node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>

<operation id="3739" st_id="175" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

]]></node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="3740" st_id="175" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

]]></node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>

<operation id="3741" st_id="175" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

]]></node>
<StgValue><ssdm name="tmp_42_19"/></StgValue>
</operation>

<operation id="3742" st_id="175" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

]]></node>
<StgValue><ssdm name="tmp_42_20"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="3743" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.22:0  %a_elem_load_21 = phi double [ %tmp_21_31, %23 ], [ undef, %._crit_edge.21 ]

]]></node>
<StgValue><ssdm name="a_elem_load_21"/></StgValue>
</operation>

<operation id="3744" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.23:0  %a_elem_load_22 = phi double [ %tmp_22_33, %24 ], [ undef, %._crit_edge.22 ]

]]></node>
<StgValue><ssdm name="a_elem_load_22"/></StgValue>
</operation>

<operation id="3745" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2382" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_1 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 1

]]></node>
<StgValue><ssdm name="doutc_1_addr_1"/></StgValue>
</operation>

<operation id="3746" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2383" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_143, i32* %doutc_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3747" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2385" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_1 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 2

]]></node>
<StgValue><ssdm name="doutc_0_addr_1"/></StgValue>
</operation>

<operation id="3748" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2386" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_141, i32* %doutc_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3749" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2387" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3750" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2395" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_2 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 2

]]></node>
<StgValue><ssdm name="doutc_1_addr_2"/></StgValue>
</operation>

<operation id="3751" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2396" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_144, i32* %doutc_1_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3752" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2398" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_2 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 3

]]></node>
<StgValue><ssdm name="doutc_0_addr_2"/></StgValue>
</operation>

<operation id="3753" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2399" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_1, i32* %doutc_0_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3754" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2400" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3755" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2405" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_2 = bitcast double %tmp_42_2 to i64

]]></node>
<StgValue><ssdm name="tmpc_2"/></StgValue>
</operation>

<operation id="3756" st_id="176" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_2 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_2)

]]></node>
<StgValue><ssdm name="c_elem_2"/></StgValue>
</operation>

<operation id="3757" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2407" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_145 = trunc i64 %c_elem_2 to i32

]]></node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="3758" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2410" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_2 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_2, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_2"/></StgValue>
</operation>

<operation id="3759" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2418" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_3 = bitcast double %tmp_42_3 to i64

]]></node>
<StgValue><ssdm name="tmpc_3"/></StgValue>
</operation>

<operation id="3760" st_id="176" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2419" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_3 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_3)

]]></node>
<StgValue><ssdm name="c_elem_3"/></StgValue>
</operation>

<operation id="3761" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2420" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_146 = trunc i64 %c_elem_3 to i32

]]></node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="3762" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2423" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_3, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_3"/></StgValue>
</operation>

<operation id="3763" st_id="176" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_4 = fmul double %omega, %a_elem_load_4

]]></node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="3764" st_id="176" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_5 = fmul double %omega, %a_elem_load_5

]]></node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="3765" st_id="176" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="3766" st_id="176" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="3767" st_id="176" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="3768" st_id="176" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="3769" st_id="176" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="3770" st_id="176" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="3771" st_id="176" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="3772" st_id="176" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="3773" st_id="176" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="3774" st_id="176" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="3775" st_id="176" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

]]></node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="3776" st_id="176" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

]]></node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>

<operation id="3777" st_id="176" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

]]></node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="3778" st_id="176" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

]]></node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>

<operation id="3779" st_id="176" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

]]></node>
<StgValue><ssdm name="tmp_42_19"/></StgValue>
</operation>

<operation id="3780" st_id="176" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

]]></node>
<StgValue><ssdm name="tmp_42_20"/></StgValue>
</operation>

<operation id="3781" st_id="176" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

]]></node>
<StgValue><ssdm name="tmp_42_21"/></StgValue>
</operation>

<operation id="3782" st_id="176" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

]]></node>
<StgValue><ssdm name="tmp_42_22"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="3783" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.24:0  %a_elem_load_23 = phi double [ %tmp_23_34, %25 ], [ undef, %._crit_edge.23 ]

]]></node>
<StgValue><ssdm name="a_elem_load_23"/></StgValue>
</operation>

<operation id="3784" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.25:0  %a_elem_load_24 = phi double [ %tmp_24_35, %26 ], [ undef, %._crit_edge.24 ]

]]></node>
<StgValue><ssdm name="a_elem_load_24"/></StgValue>
</operation>

<operation id="3785" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2408" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_3 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 3

]]></node>
<StgValue><ssdm name="doutc_1_addr_3"/></StgValue>
</operation>

<operation id="3786" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2409" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_145, i32* %doutc_1_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3787" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2411" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_3 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 4

]]></node>
<StgValue><ssdm name="doutc_0_addr_3"/></StgValue>
</operation>

<operation id="3788" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2412" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_2, i32* %doutc_0_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3789" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2413" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3790" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2421" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_4 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 4

]]></node>
<StgValue><ssdm name="doutc_1_addr_4"/></StgValue>
</operation>

<operation id="3791" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2422" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_146, i32* %doutc_1_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3792" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2424" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_4 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 5

]]></node>
<StgValue><ssdm name="doutc_0_addr_4"/></StgValue>
</operation>

<operation id="3793" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2425" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_3, i32* %doutc_0_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3794" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2426" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3795" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2431" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_4 = bitcast double %tmp_42_4 to i64

]]></node>
<StgValue><ssdm name="tmpc_4"/></StgValue>
</operation>

<operation id="3796" st_id="177" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_4 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_4)

]]></node>
<StgValue><ssdm name="c_elem_4"/></StgValue>
</operation>

<operation id="3797" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2433" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_147 = trunc i64 %c_elem_4 to i32

]]></node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="3798" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2436" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_4, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_4"/></StgValue>
</operation>

<operation id="3799" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2444" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_5 = bitcast double %tmp_42_5 to i64

]]></node>
<StgValue><ssdm name="tmpc_5"/></StgValue>
</operation>

<operation id="3800" st_id="177" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_5 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_5)

]]></node>
<StgValue><ssdm name="c_elem_5"/></StgValue>
</operation>

<operation id="3801" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2446" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_148 = trunc i64 %c_elem_5 to i32

]]></node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="3802" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2449" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_5 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_5, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_5"/></StgValue>
</operation>

<operation id="3803" st_id="177" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_6 = fmul double %omega, %a_elem_load_6

]]></node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="3804" st_id="177" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2469" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_7 = fmul double %omega, %a_elem_load_7

]]></node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>

<operation id="3805" st_id="177" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="3806" st_id="177" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="3807" st_id="177" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="3808" st_id="177" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="3809" st_id="177" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="3810" st_id="177" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="3811" st_id="177" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="3812" st_id="177" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="3813" st_id="177" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

]]></node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="3814" st_id="177" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

]]></node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>

<operation id="3815" st_id="177" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

]]></node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="3816" st_id="177" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

]]></node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>

<operation id="3817" st_id="177" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

]]></node>
<StgValue><ssdm name="tmp_42_19"/></StgValue>
</operation>

<operation id="3818" st_id="177" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

]]></node>
<StgValue><ssdm name="tmp_42_20"/></StgValue>
</operation>

<operation id="3819" st_id="177" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

]]></node>
<StgValue><ssdm name="tmp_42_21"/></StgValue>
</operation>

<operation id="3820" st_id="177" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

]]></node>
<StgValue><ssdm name="tmp_42_22"/></StgValue>
</operation>

<operation id="3821" st_id="177" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

]]></node>
<StgValue><ssdm name="tmp_42_23"/></StgValue>
</operation>

<operation id="3822" st_id="177" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

]]></node>
<StgValue><ssdm name="tmp_42_24"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="3823" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.26:0  %a_elem_load_25 = phi double [ %tmp_25_36, %27 ], [ undef, %._crit_edge.25 ]

]]></node>
<StgValue><ssdm name="a_elem_load_25"/></StgValue>
</operation>

<operation id="3824" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.27:0  %a_elem_load_26 = phi double [ %tmp_26_37, %28 ], [ undef, %._crit_edge.26 ]

]]></node>
<StgValue><ssdm name="a_elem_load_26"/></StgValue>
</operation>

<operation id="3825" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2434" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_5 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 5

]]></node>
<StgValue><ssdm name="doutc_1_addr_5"/></StgValue>
</operation>

<operation id="3826" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2435" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_147, i32* %doutc_1_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3827" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2437" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_5 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 6

]]></node>
<StgValue><ssdm name="doutc_0_addr_5"/></StgValue>
</operation>

<operation id="3828" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2438" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_4, i32* %doutc_0_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3829" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2439" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3830" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2447" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_6 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 6

]]></node>
<StgValue><ssdm name="doutc_1_addr_6"/></StgValue>
</operation>

<operation id="3831" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2448" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_148, i32* %doutc_1_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3832" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2450" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_6 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 7

]]></node>
<StgValue><ssdm name="doutc_0_addr_6"/></StgValue>
</operation>

<operation id="3833" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2451" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_5, i32* %doutc_0_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3834" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2452" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3835" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2457" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_6 = bitcast double %tmp_42_6 to i64

]]></node>
<StgValue><ssdm name="tmpc_6"/></StgValue>
</operation>

<operation id="3836" st_id="178" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2458" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_6 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_6)

]]></node>
<StgValue><ssdm name="c_elem_6"/></StgValue>
</operation>

<operation id="3837" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2459" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_149 = trunc i64 %c_elem_6 to i32

]]></node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="3838" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2462" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_6 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_6, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_6"/></StgValue>
</operation>

<operation id="3839" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2470" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_7 = bitcast double %tmp_42_7 to i64

]]></node>
<StgValue><ssdm name="tmpc_7"/></StgValue>
</operation>

<operation id="3840" st_id="178" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2471" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_7 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_7)

]]></node>
<StgValue><ssdm name="c_elem_7"/></StgValue>
</operation>

<operation id="3841" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2472" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_150 = trunc i64 %c_elem_7 to i32

]]></node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="3842" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2475" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_7, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_7"/></StgValue>
</operation>

<operation id="3843" st_id="178" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_8 = fmul double %omega, %a_elem_load_8

]]></node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="3844" st_id="178" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_9 = fmul double %omega, %a_elem_load_9

]]></node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="3845" st_id="178" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="3846" st_id="178" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="3847" st_id="178" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="3848" st_id="178" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="3849" st_id="178" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="3850" st_id="178" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="3851" st_id="178" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

]]></node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="3852" st_id="178" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

]]></node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>

<operation id="3853" st_id="178" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

]]></node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="3854" st_id="178" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

]]></node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>

<operation id="3855" st_id="178" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

]]></node>
<StgValue><ssdm name="tmp_42_19"/></StgValue>
</operation>

<operation id="3856" st_id="178" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

]]></node>
<StgValue><ssdm name="tmp_42_20"/></StgValue>
</operation>

<operation id="3857" st_id="178" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

]]></node>
<StgValue><ssdm name="tmp_42_21"/></StgValue>
</operation>

<operation id="3858" st_id="178" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

]]></node>
<StgValue><ssdm name="tmp_42_22"/></StgValue>
</operation>

<operation id="3859" st_id="178" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

]]></node>
<StgValue><ssdm name="tmp_42_23"/></StgValue>
</operation>

<operation id="3860" st_id="178" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

]]></node>
<StgValue><ssdm name="tmp_42_24"/></StgValue>
</operation>

<operation id="3861" st_id="178" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

]]></node>
<StgValue><ssdm name="tmp_42_25"/></StgValue>
</operation>

<operation id="3862" st_id="178" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

]]></node>
<StgValue><ssdm name="tmp_42_26"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="3863" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.28:0  %a_elem_load_27 = phi double [ %tmp_27_38, %29 ], [ undef, %._crit_edge.27 ]

]]></node>
<StgValue><ssdm name="a_elem_load_27"/></StgValue>
</operation>

<operation id="3864" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.29:0  %a_elem_load_28 = phi double [ %tmp_28_39, %30 ], [ undef, %._crit_edge.28 ]

]]></node>
<StgValue><ssdm name="a_elem_load_28"/></StgValue>
</operation>

<operation id="3865" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2460" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_7 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 7

]]></node>
<StgValue><ssdm name="doutc_1_addr_7"/></StgValue>
</operation>

<operation id="3866" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2461" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_149, i32* %doutc_1_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3867" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2463" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_7 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 8

]]></node>
<StgValue><ssdm name="doutc_0_addr_7"/></StgValue>
</operation>

<operation id="3868" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2464" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_6, i32* %doutc_0_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3869" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2465" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3870" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2473" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_8 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 8

]]></node>
<StgValue><ssdm name="doutc_1_addr_8"/></StgValue>
</operation>

<operation id="3871" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2474" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_150, i32* %doutc_1_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3872" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2476" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_8 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 9

]]></node>
<StgValue><ssdm name="doutc_0_addr_8"/></StgValue>
</operation>

<operation id="3873" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2477" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_7, i32* %doutc_0_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3874" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="icmp6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2478" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3875" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2483" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_8 = bitcast double %tmp_42_8 to i64

]]></node>
<StgValue><ssdm name="tmpc_8"/></StgValue>
</operation>

<operation id="3876" st_id="179" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_8 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_8)

]]></node>
<StgValue><ssdm name="c_elem_8"/></StgValue>
</operation>

<operation id="3877" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2485" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_151 = trunc i64 %c_elem_8 to i32

]]></node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="3878" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2488" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_8 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_8, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_8"/></StgValue>
</operation>

<operation id="3879" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2496" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_9 = bitcast double %tmp_42_9 to i64

]]></node>
<StgValue><ssdm name="tmpc_9"/></StgValue>
</operation>

<operation id="3880" st_id="179" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2497" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_9 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_9)

]]></node>
<StgValue><ssdm name="c_elem_9"/></StgValue>
</operation>

<operation id="3881" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2498" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_152 = trunc i64 %c_elem_9 to i32

]]></node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="3882" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2501" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_9 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_9, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_9"/></StgValue>
</operation>

<operation id="3883" st_id="179" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_s = fmul double %omega, %a_elem_load_s

]]></node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="3884" st_id="179" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_10 = fmul double %omega, %a_elem_load_10

]]></node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="3885" st_id="179" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="3886" st_id="179" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="3887" st_id="179" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="3888" st_id="179" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="3889" st_id="179" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

]]></node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="3890" st_id="179" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

]]></node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>

<operation id="3891" st_id="179" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

]]></node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="3892" st_id="179" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

]]></node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>

<operation id="3893" st_id="179" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

]]></node>
<StgValue><ssdm name="tmp_42_19"/></StgValue>
</operation>

<operation id="3894" st_id="179" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

]]></node>
<StgValue><ssdm name="tmp_42_20"/></StgValue>
</operation>

<operation id="3895" st_id="179" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

]]></node>
<StgValue><ssdm name="tmp_42_21"/></StgValue>
</operation>

<operation id="3896" st_id="179" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

]]></node>
<StgValue><ssdm name="tmp_42_22"/></StgValue>
</operation>

<operation id="3897" st_id="179" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

]]></node>
<StgValue><ssdm name="tmp_42_23"/></StgValue>
</operation>

<operation id="3898" st_id="179" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

]]></node>
<StgValue><ssdm name="tmp_42_24"/></StgValue>
</operation>

<operation id="3899" st_id="179" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

]]></node>
<StgValue><ssdm name="tmp_42_25"/></StgValue>
</operation>

<operation id="3900" st_id="179" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

]]></node>
<StgValue><ssdm name="tmp_42_26"/></StgValue>
</operation>

<operation id="3901" st_id="179" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

]]></node>
<StgValue><ssdm name="tmp_42_27"/></StgValue>
</operation>

<operation id="3902" st_id="179" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

]]></node>
<StgValue><ssdm name="tmp_42_28"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="3903" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.30:0  %a_elem_load_29 = phi double [ %tmp_29_40, %31 ], [ undef, %._crit_edge.29 ]

]]></node>
<StgValue><ssdm name="a_elem_load_29"/></StgValue>
</operation>

<operation id="3904" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.31:0  %a_elem_load_30 = phi double [ %tmp_30_41, %32 ], [ undef, %._crit_edge.30 ]

]]></node>
<StgValue><ssdm name="a_elem_load_30"/></StgValue>
</operation>

<operation id="3905" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2486" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_9 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 9

]]></node>
<StgValue><ssdm name="doutc_1_addr_9"/></StgValue>
</operation>

<operation id="3906" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2487" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_151, i32* %doutc_1_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3907" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2489" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_9 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 10

]]></node>
<StgValue><ssdm name="doutc_0_addr_9"/></StgValue>
</operation>

<operation id="3908" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2490" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_8, i32* %doutc_0_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3909" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2491" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3910" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2499" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_10 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 10

]]></node>
<StgValue><ssdm name="doutc_1_addr_10"/></StgValue>
</operation>

<operation id="3911" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2500" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_152, i32* %doutc_1_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3912" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2502" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_10 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 11

]]></node>
<StgValue><ssdm name="doutc_0_addr_10"/></StgValue>
</operation>

<operation id="3913" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2503" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_9, i32* %doutc_0_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3914" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2504" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3915" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2509" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_s = bitcast double %tmp_42_s to i64

]]></node>
<StgValue><ssdm name="tmpc_s"/></StgValue>
</operation>

<operation id="3916" st_id="180" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_s = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_s)

]]></node>
<StgValue><ssdm name="c_elem_s"/></StgValue>
</operation>

<operation id="3917" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2511" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_153 = trunc i64 %c_elem_s to i32

]]></node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="3918" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2514" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_s, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_s"/></StgValue>
</operation>

<operation id="3919" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2522" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_10 = bitcast double %tmp_42_10 to i64

]]></node>
<StgValue><ssdm name="tmpc_10"/></StgValue>
</operation>

<operation id="3920" st_id="180" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2523" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_10 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_10)

]]></node>
<StgValue><ssdm name="c_elem_10"/></StgValue>
</operation>

<operation id="3921" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2524" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_154 = trunc i64 %c_elem_10 to i32

]]></node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="3922" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2527" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_10 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_10, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_10"/></StgValue>
</operation>

<operation id="3923" st_id="180" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_11 = fmul double %omega, %a_elem_load_11

]]></node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="3924" st_id="180" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_12 = fmul double %omega, %a_elem_load_12

]]></node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="3925" st_id="180" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="3926" st_id="180" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="3927" st_id="180" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

]]></node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="3928" st_id="180" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

]]></node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>

<operation id="3929" st_id="180" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

]]></node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="3930" st_id="180" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

]]></node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>

<operation id="3931" st_id="180" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

]]></node>
<StgValue><ssdm name="tmp_42_19"/></StgValue>
</operation>

<operation id="3932" st_id="180" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

]]></node>
<StgValue><ssdm name="tmp_42_20"/></StgValue>
</operation>

<operation id="3933" st_id="180" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

]]></node>
<StgValue><ssdm name="tmp_42_21"/></StgValue>
</operation>

<operation id="3934" st_id="180" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

]]></node>
<StgValue><ssdm name="tmp_42_22"/></StgValue>
</operation>

<operation id="3935" st_id="180" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

]]></node>
<StgValue><ssdm name="tmp_42_23"/></StgValue>
</operation>

<operation id="3936" st_id="180" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

]]></node>
<StgValue><ssdm name="tmp_42_24"/></StgValue>
</operation>

<operation id="3937" st_id="180" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

]]></node>
<StgValue><ssdm name="tmp_42_25"/></StgValue>
</operation>

<operation id="3938" st_id="180" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

]]></node>
<StgValue><ssdm name="tmp_42_26"/></StgValue>
</operation>

<operation id="3939" st_id="180" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

]]></node>
<StgValue><ssdm name="tmp_42_27"/></StgValue>
</operation>

<operation id="3940" st_id="180" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

]]></node>
<StgValue><ssdm name="tmp_42_28"/></StgValue>
</operation>

<operation id="3941" st_id="180" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

]]></node>
<StgValue><ssdm name="tmp_42_29"/></StgValue>
</operation>

<operation id="3942" st_id="180" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

]]></node>
<StgValue><ssdm name="tmp_42_30"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="3943" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.32:0  %a_elem_load_31 = phi double [ %tmp_31, %33 ], [ undef, %._crit_edge.31 ]

]]></node>
<StgValue><ssdm name="a_elem_load_31"/></StgValue>
</operation>

<operation id="3944" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.33:0  %a_elem_load_32 = phi double [ %tmp_32, %34 ], [ undef, %._crit_edge.32 ]

]]></node>
<StgValue><ssdm name="a_elem_load_32"/></StgValue>
</operation>

<operation id="3945" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2512" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_11 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 11

]]></node>
<StgValue><ssdm name="doutc_1_addr_11"/></StgValue>
</operation>

<operation id="3946" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2513" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_153, i32* %doutc_1_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3947" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2515" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_11 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 12

]]></node>
<StgValue><ssdm name="doutc_0_addr_11"/></StgValue>
</operation>

<operation id="3948" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2516" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_s, i32* %doutc_0_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3949" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2517" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3950" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2525" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_12 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 12

]]></node>
<StgValue><ssdm name="doutc_1_addr_12"/></StgValue>
</operation>

<operation id="3951" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2526" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_154, i32* %doutc_1_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3952" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2528" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_12 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 13

]]></node>
<StgValue><ssdm name="doutc_0_addr_12"/></StgValue>
</operation>

<operation id="3953" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2529" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_10, i32* %doutc_0_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3954" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2530" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3955" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2535" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_11 = bitcast double %tmp_42_11 to i64

]]></node>
<StgValue><ssdm name="tmpc_11"/></StgValue>
</operation>

<operation id="3956" st_id="181" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_11 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_11)

]]></node>
<StgValue><ssdm name="c_elem_11"/></StgValue>
</operation>

<operation id="3957" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2537" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_155 = trunc i64 %c_elem_11 to i32

]]></node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="3958" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2540" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_11 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_11, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_11"/></StgValue>
</operation>

<operation id="3959" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2548" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_12 = bitcast double %tmp_42_12 to i64

]]></node>
<StgValue><ssdm name="tmpc_12"/></StgValue>
</operation>

<operation id="3960" st_id="181" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2549" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_12 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_12)

]]></node>
<StgValue><ssdm name="c_elem_12"/></StgValue>
</operation>

<operation id="3961" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2550" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_156 = trunc i64 %c_elem_12 to i32

]]></node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="3962" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2553" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_12 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_12, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_12"/></StgValue>
</operation>

<operation id="3963" st_id="181" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_13 = fmul double %omega, %a_elem_load_13

]]></node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="3964" st_id="181" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_14 = fmul double %omega, %a_elem_load_14

]]></node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="3965" st_id="181" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

]]></node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="3966" st_id="181" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

]]></node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>

<operation id="3967" st_id="181" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

]]></node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="3968" st_id="181" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

]]></node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>

<operation id="3969" st_id="181" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

]]></node>
<StgValue><ssdm name="tmp_42_19"/></StgValue>
</operation>

<operation id="3970" st_id="181" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

]]></node>
<StgValue><ssdm name="tmp_42_20"/></StgValue>
</operation>

<operation id="3971" st_id="181" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

]]></node>
<StgValue><ssdm name="tmp_42_21"/></StgValue>
</operation>

<operation id="3972" st_id="181" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

]]></node>
<StgValue><ssdm name="tmp_42_22"/></StgValue>
</operation>

<operation id="3973" st_id="181" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

]]></node>
<StgValue><ssdm name="tmp_42_23"/></StgValue>
</operation>

<operation id="3974" st_id="181" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

]]></node>
<StgValue><ssdm name="tmp_42_24"/></StgValue>
</operation>

<operation id="3975" st_id="181" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

]]></node>
<StgValue><ssdm name="tmp_42_25"/></StgValue>
</operation>

<operation id="3976" st_id="181" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

]]></node>
<StgValue><ssdm name="tmp_42_26"/></StgValue>
</operation>

<operation id="3977" st_id="181" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

]]></node>
<StgValue><ssdm name="tmp_42_27"/></StgValue>
</operation>

<operation id="3978" st_id="181" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

]]></node>
<StgValue><ssdm name="tmp_42_28"/></StgValue>
</operation>

<operation id="3979" st_id="181" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

]]></node>
<StgValue><ssdm name="tmp_42_29"/></StgValue>
</operation>

<operation id="3980" st_id="181" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

]]></node>
<StgValue><ssdm name="tmp_42_30"/></StgValue>
</operation>

<operation id="3981" st_id="181" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

]]></node>
<StgValue><ssdm name="tmp_42_31"/></StgValue>
</operation>

<operation id="3982" st_id="181" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

]]></node>
<StgValue><ssdm name="tmp_42_32"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="3983" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.34:0  %a_elem_load_33 = phi double [ %tmp_33, %35 ], [ undef, %._crit_edge.33 ]

]]></node>
<StgValue><ssdm name="a_elem_load_33"/></StgValue>
</operation>

<operation id="3984" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.35:0  %a_elem_load_34 = phi double [ %tmp_34_42, %36 ], [ undef, %._crit_edge.34 ]

]]></node>
<StgValue><ssdm name="a_elem_load_34"/></StgValue>
</operation>

<operation id="3985" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2538" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_13 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 13

]]></node>
<StgValue><ssdm name="doutc_1_addr_13"/></StgValue>
</operation>

<operation id="3986" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2539" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_155, i32* %doutc_1_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3987" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2541" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_13 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 14

]]></node>
<StgValue><ssdm name="doutc_0_addr_13"/></StgValue>
</operation>

<operation id="3988" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2542" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_11, i32* %doutc_0_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3989" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2543" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3990" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2551" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_14 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 14

]]></node>
<StgValue><ssdm name="doutc_1_addr_14"/></StgValue>
</operation>

<operation id="3991" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2552" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_156, i32* %doutc_1_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3992" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2554" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_14 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 15

]]></node>
<StgValue><ssdm name="doutc_0_addr_14"/></StgValue>
</operation>

<operation id="3993" st_id="182" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2555" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_12, i32* %doutc_0_addr_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3994" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2556" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3995" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2561" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_13 = bitcast double %tmp_42_13 to i64

]]></node>
<StgValue><ssdm name="tmpc_13"/></StgValue>
</operation>

<operation id="3996" st_id="182" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2562" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_13 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_13)

]]></node>
<StgValue><ssdm name="c_elem_13"/></StgValue>
</operation>

<operation id="3997" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2563" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_157 = trunc i64 %c_elem_13 to i32

]]></node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="3998" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2566" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_13 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_13, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_13"/></StgValue>
</operation>

<operation id="3999" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2574" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_14 = bitcast double %tmp_42_14 to i64

]]></node>
<StgValue><ssdm name="tmpc_14"/></StgValue>
</operation>

<operation id="4000" st_id="182" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2575" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_14 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_14)

]]></node>
<StgValue><ssdm name="c_elem_14"/></StgValue>
</operation>

<operation id="4001" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2576" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_158 = trunc i64 %c_elem_14 to i32

]]></node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="4002" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2579" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_14 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_14, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_14"/></StgValue>
</operation>

<operation id="4003" st_id="182" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_15 = fmul double %omega, %a_elem_load_15

]]></node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="4004" st_id="182" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_16 = fmul double %omega, %a_elem_load_16

]]></node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>

<operation id="4005" st_id="182" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

]]></node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="4006" st_id="182" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

]]></node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>

<operation id="4007" st_id="182" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

]]></node>
<StgValue><ssdm name="tmp_42_19"/></StgValue>
</operation>

<operation id="4008" st_id="182" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

]]></node>
<StgValue><ssdm name="tmp_42_20"/></StgValue>
</operation>

<operation id="4009" st_id="182" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

]]></node>
<StgValue><ssdm name="tmp_42_21"/></StgValue>
</operation>

<operation id="4010" st_id="182" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

]]></node>
<StgValue><ssdm name="tmp_42_22"/></StgValue>
</operation>

<operation id="4011" st_id="182" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

]]></node>
<StgValue><ssdm name="tmp_42_23"/></StgValue>
</operation>

<operation id="4012" st_id="182" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

]]></node>
<StgValue><ssdm name="tmp_42_24"/></StgValue>
</operation>

<operation id="4013" st_id="182" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

]]></node>
<StgValue><ssdm name="tmp_42_25"/></StgValue>
</operation>

<operation id="4014" st_id="182" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

]]></node>
<StgValue><ssdm name="tmp_42_26"/></StgValue>
</operation>

<operation id="4015" st_id="182" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

]]></node>
<StgValue><ssdm name="tmp_42_27"/></StgValue>
</operation>

<operation id="4016" st_id="182" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

]]></node>
<StgValue><ssdm name="tmp_42_28"/></StgValue>
</operation>

<operation id="4017" st_id="182" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

]]></node>
<StgValue><ssdm name="tmp_42_29"/></StgValue>
</operation>

<operation id="4018" st_id="182" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

]]></node>
<StgValue><ssdm name="tmp_42_30"/></StgValue>
</operation>

<operation id="4019" st_id="182" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

]]></node>
<StgValue><ssdm name="tmp_42_31"/></StgValue>
</operation>

<operation id="4020" st_id="182" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

]]></node>
<StgValue><ssdm name="tmp_42_32"/></StgValue>
</operation>

<operation id="4021" st_id="182" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

]]></node>
<StgValue><ssdm name="tmp_42_33"/></StgValue>
</operation>

<operation id="4022" st_id="182" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

]]></node>
<StgValue><ssdm name="tmp_42_34"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="4023" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.36:0  %a_elem_load_35 = phi double [ %tmp_35_43, %37 ], [ undef, %._crit_edge.35 ]

]]></node>
<StgValue><ssdm name="a_elem_load_35"/></StgValue>
</operation>

<operation id="4024" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.37:0  %a_elem_load_36 = phi double [ %tmp_36_44, %38 ], [ undef, %._crit_edge.36 ]

]]></node>
<StgValue><ssdm name="a_elem_load_36"/></StgValue>
</operation>

<operation id="4025" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2564" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_15 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 15

]]></node>
<StgValue><ssdm name="doutc_1_addr_15"/></StgValue>
</operation>

<operation id="4026" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2565" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_157, i32* %doutc_1_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4027" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2567" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_15 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 16

]]></node>
<StgValue><ssdm name="doutc_0_addr_15"/></StgValue>
</operation>

<operation id="4028" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2568" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_13, i32* %doutc_0_addr_15, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4029" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2569" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4030" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2577" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_16 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 16

]]></node>
<StgValue><ssdm name="doutc_1_addr_16"/></StgValue>
</operation>

<operation id="4031" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2578" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_158, i32* %doutc_1_addr_16, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4032" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2580" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_16 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 17

]]></node>
<StgValue><ssdm name="doutc_0_addr_16"/></StgValue>
</operation>

<operation id="4033" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2581" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_14, i32* %doutc_0_addr_16, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4034" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="icmp9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2582" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4035" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2587" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_15 = bitcast double %tmp_42_15 to i64

]]></node>
<StgValue><ssdm name="tmpc_15"/></StgValue>
</operation>

<operation id="4036" st_id="183" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2588" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_15 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_15)

]]></node>
<StgValue><ssdm name="c_elem_15"/></StgValue>
</operation>

<operation id="4037" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2589" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_159 = trunc i64 %c_elem_15 to i32

]]></node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="4038" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2592" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_15 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_15, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_15"/></StgValue>
</operation>

<operation id="4039" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2600" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_16 = bitcast double %tmp_42_16 to i64

]]></node>
<StgValue><ssdm name="tmpc_16"/></StgValue>
</operation>

<operation id="4040" st_id="183" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2601" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_16 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_16)

]]></node>
<StgValue><ssdm name="c_elem_16"/></StgValue>
</operation>

<operation id="4041" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2602" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_160 = trunc i64 %c_elem_16 to i32

]]></node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="4042" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2605" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_16 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_16, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_16"/></StgValue>
</operation>

<operation id="4043" st_id="183" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2612" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_17 = fmul double %omega, %a_elem_load_17

]]></node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="4044" st_id="183" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2625" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_18 = fmul double %omega, %a_elem_load_18

]]></node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>

<operation id="4045" st_id="183" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

]]></node>
<StgValue><ssdm name="tmp_42_19"/></StgValue>
</operation>

<operation id="4046" st_id="183" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

]]></node>
<StgValue><ssdm name="tmp_42_20"/></StgValue>
</operation>

<operation id="4047" st_id="183" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

]]></node>
<StgValue><ssdm name="tmp_42_21"/></StgValue>
</operation>

<operation id="4048" st_id="183" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

]]></node>
<StgValue><ssdm name="tmp_42_22"/></StgValue>
</operation>

<operation id="4049" st_id="183" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

]]></node>
<StgValue><ssdm name="tmp_42_23"/></StgValue>
</operation>

<operation id="4050" st_id="183" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

]]></node>
<StgValue><ssdm name="tmp_42_24"/></StgValue>
</operation>

<operation id="4051" st_id="183" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

]]></node>
<StgValue><ssdm name="tmp_42_25"/></StgValue>
</operation>

<operation id="4052" st_id="183" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

]]></node>
<StgValue><ssdm name="tmp_42_26"/></StgValue>
</operation>

<operation id="4053" st_id="183" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

]]></node>
<StgValue><ssdm name="tmp_42_27"/></StgValue>
</operation>

<operation id="4054" st_id="183" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

]]></node>
<StgValue><ssdm name="tmp_42_28"/></StgValue>
</operation>

<operation id="4055" st_id="183" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

]]></node>
<StgValue><ssdm name="tmp_42_29"/></StgValue>
</operation>

<operation id="4056" st_id="183" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

]]></node>
<StgValue><ssdm name="tmp_42_30"/></StgValue>
</operation>

<operation id="4057" st_id="183" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

]]></node>
<StgValue><ssdm name="tmp_42_31"/></StgValue>
</operation>

<operation id="4058" st_id="183" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

]]></node>
<StgValue><ssdm name="tmp_42_32"/></StgValue>
</operation>

<operation id="4059" st_id="183" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

]]></node>
<StgValue><ssdm name="tmp_42_33"/></StgValue>
</operation>

<operation id="4060" st_id="183" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

]]></node>
<StgValue><ssdm name="tmp_42_34"/></StgValue>
</operation>

<operation id="4061" st_id="183" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

]]></node>
<StgValue><ssdm name="tmp_42_35"/></StgValue>
</operation>

<operation id="4062" st_id="183" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

]]></node>
<StgValue><ssdm name="tmp_42_36"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="4063" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.38:0  %a_elem_load_37 = phi double [ %tmp_37_45, %39 ], [ undef, %._crit_edge.37 ]

]]></node>
<StgValue><ssdm name="a_elem_load_37"/></StgValue>
</operation>

<operation id="4064" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.39:0  %a_elem_load_38 = phi double [ %tmp_38_46, %40 ], [ undef, %._crit_edge.38 ]

]]></node>
<StgValue><ssdm name="a_elem_load_38"/></StgValue>
</operation>

<operation id="4065" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2590" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_17 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 17

]]></node>
<StgValue><ssdm name="doutc_1_addr_17"/></StgValue>
</operation>

<operation id="4066" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2591" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_159, i32* %doutc_1_addr_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4067" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2593" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_17 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 18

]]></node>
<StgValue><ssdm name="doutc_0_addr_17"/></StgValue>
</operation>

<operation id="4068" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2594" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_15, i32* %doutc_0_addr_17, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4069" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2595" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4070" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2603" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_18 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 18

]]></node>
<StgValue><ssdm name="doutc_1_addr_18"/></StgValue>
</operation>

<operation id="4071" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2604" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_160, i32* %doutc_1_addr_18, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4072" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2606" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_18 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 19

]]></node>
<StgValue><ssdm name="doutc_0_addr_18"/></StgValue>
</operation>

<operation id="4073" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2607" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_16, i32* %doutc_0_addr_18, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4074" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2608" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4075" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2613" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_17 = bitcast double %tmp_42_17 to i64

]]></node>
<StgValue><ssdm name="tmpc_17"/></StgValue>
</operation>

<operation id="4076" st_id="184" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2614" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_17 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_17)

]]></node>
<StgValue><ssdm name="c_elem_17"/></StgValue>
</operation>

<operation id="4077" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2615" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_161 = trunc i64 %c_elem_17 to i32

]]></node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="4078" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2618" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_17 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_17, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_17"/></StgValue>
</operation>

<operation id="4079" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2626" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_18 = bitcast double %tmp_42_18 to i64

]]></node>
<StgValue><ssdm name="tmpc_18"/></StgValue>
</operation>

<operation id="4080" st_id="184" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2627" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_18 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_18)

]]></node>
<StgValue><ssdm name="c_elem_18"/></StgValue>
</operation>

<operation id="4081" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2628" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_162 = trunc i64 %c_elem_18 to i32

]]></node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="4082" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2631" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_18 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_18, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_18"/></StgValue>
</operation>

<operation id="4083" st_id="184" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_19 = fmul double %omega, %a_elem_load_19

]]></node>
<StgValue><ssdm name="tmp_42_19"/></StgValue>
</operation>

<operation id="4084" st_id="184" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_20 = fmul double %omega, %a_elem_load_20

]]></node>
<StgValue><ssdm name="tmp_42_20"/></StgValue>
</operation>

<operation id="4085" st_id="184" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

]]></node>
<StgValue><ssdm name="tmp_42_21"/></StgValue>
</operation>

<operation id="4086" st_id="184" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

]]></node>
<StgValue><ssdm name="tmp_42_22"/></StgValue>
</operation>

<operation id="4087" st_id="184" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

]]></node>
<StgValue><ssdm name="tmp_42_23"/></StgValue>
</operation>

<operation id="4088" st_id="184" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

]]></node>
<StgValue><ssdm name="tmp_42_24"/></StgValue>
</operation>

<operation id="4089" st_id="184" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

]]></node>
<StgValue><ssdm name="tmp_42_25"/></StgValue>
</operation>

<operation id="4090" st_id="184" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

]]></node>
<StgValue><ssdm name="tmp_42_26"/></StgValue>
</operation>

<operation id="4091" st_id="184" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

]]></node>
<StgValue><ssdm name="tmp_42_27"/></StgValue>
</operation>

<operation id="4092" st_id="184" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

]]></node>
<StgValue><ssdm name="tmp_42_28"/></StgValue>
</operation>

<operation id="4093" st_id="184" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

]]></node>
<StgValue><ssdm name="tmp_42_29"/></StgValue>
</operation>

<operation id="4094" st_id="184" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

]]></node>
<StgValue><ssdm name="tmp_42_30"/></StgValue>
</operation>

<operation id="4095" st_id="184" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

]]></node>
<StgValue><ssdm name="tmp_42_31"/></StgValue>
</operation>

<operation id="4096" st_id="184" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

]]></node>
<StgValue><ssdm name="tmp_42_32"/></StgValue>
</operation>

<operation id="4097" st_id="184" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

]]></node>
<StgValue><ssdm name="tmp_42_33"/></StgValue>
</operation>

<operation id="4098" st_id="184" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

]]></node>
<StgValue><ssdm name="tmp_42_34"/></StgValue>
</operation>

<operation id="4099" st_id="184" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

]]></node>
<StgValue><ssdm name="tmp_42_35"/></StgValue>
</operation>

<operation id="4100" st_id="184" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

]]></node>
<StgValue><ssdm name="tmp_42_36"/></StgValue>
</operation>

<operation id="4101" st_id="184" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

]]></node>
<StgValue><ssdm name="tmp_42_37"/></StgValue>
</operation>

<operation id="4102" st_id="184" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

]]></node>
<StgValue><ssdm name="tmp_42_38"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="4103" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.40:0  %a_elem_load_39 = phi double [ %tmp_39_47, %41 ], [ undef, %._crit_edge.39 ]

]]></node>
<StgValue><ssdm name="a_elem_load_39"/></StgValue>
</operation>

<operation id="4104" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.41:0  %a_elem_load_40 = phi double [ %tmp_40_48, %42 ], [ undef, %._crit_edge.40 ]

]]></node>
<StgValue><ssdm name="a_elem_load_40"/></StgValue>
</operation>

<operation id="4105" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2616" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_19 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 19

]]></node>
<StgValue><ssdm name="doutc_1_addr_19"/></StgValue>
</operation>

<operation id="4106" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2617" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_161, i32* %doutc_1_addr_19, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4107" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2619" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_19 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 20

]]></node>
<StgValue><ssdm name="doutc_0_addr_19"/></StgValue>
</operation>

<operation id="4108" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2620" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_17, i32* %doutc_0_addr_19, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4109" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2621" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4110" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2629" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_20 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 20

]]></node>
<StgValue><ssdm name="doutc_1_addr_20"/></StgValue>
</operation>

<operation id="4111" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2630" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_162, i32* %doutc_1_addr_20, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4112" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2632" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_20 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 21

]]></node>
<StgValue><ssdm name="doutc_0_addr_20"/></StgValue>
</operation>

<operation id="4113" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2633" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_18, i32* %doutc_0_addr_20, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4114" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2634" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4115" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2639" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_19 = bitcast double %tmp_42_19 to i64

]]></node>
<StgValue><ssdm name="tmpc_19"/></StgValue>
</operation>

<operation id="4116" st_id="185" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2640" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_19 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_19)

]]></node>
<StgValue><ssdm name="c_elem_19"/></StgValue>
</operation>

<operation id="4117" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2641" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_163 = trunc i64 %c_elem_19 to i32

]]></node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="4118" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2644" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_19 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_19, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_19"/></StgValue>
</operation>

<operation id="4119" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2652" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_20 = bitcast double %tmp_42_20 to i64

]]></node>
<StgValue><ssdm name="tmpc_20"/></StgValue>
</operation>

<operation id="4120" st_id="185" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2653" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_20 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_20)

]]></node>
<StgValue><ssdm name="c_elem_20"/></StgValue>
</operation>

<operation id="4121" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2654" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_164 = trunc i64 %c_elem_20 to i32

]]></node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="4122" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2657" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_20 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_20, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_20"/></StgValue>
</operation>

<operation id="4123" st_id="185" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_21 = fmul double %omega, %a_elem_load_21

]]></node>
<StgValue><ssdm name="tmp_42_21"/></StgValue>
</operation>

<operation id="4124" st_id="185" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_22 = fmul double %omega, %a_elem_load_22

]]></node>
<StgValue><ssdm name="tmp_42_22"/></StgValue>
</operation>

<operation id="4125" st_id="185" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

]]></node>
<StgValue><ssdm name="tmp_42_23"/></StgValue>
</operation>

<operation id="4126" st_id="185" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

]]></node>
<StgValue><ssdm name="tmp_42_24"/></StgValue>
</operation>

<operation id="4127" st_id="185" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

]]></node>
<StgValue><ssdm name="tmp_42_25"/></StgValue>
</operation>

<operation id="4128" st_id="185" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

]]></node>
<StgValue><ssdm name="tmp_42_26"/></StgValue>
</operation>

<operation id="4129" st_id="185" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

]]></node>
<StgValue><ssdm name="tmp_42_27"/></StgValue>
</operation>

<operation id="4130" st_id="185" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

]]></node>
<StgValue><ssdm name="tmp_42_28"/></StgValue>
</operation>

<operation id="4131" st_id="185" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

]]></node>
<StgValue><ssdm name="tmp_42_29"/></StgValue>
</operation>

<operation id="4132" st_id="185" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

]]></node>
<StgValue><ssdm name="tmp_42_30"/></StgValue>
</operation>

<operation id="4133" st_id="185" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

]]></node>
<StgValue><ssdm name="tmp_42_31"/></StgValue>
</operation>

<operation id="4134" st_id="185" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

]]></node>
<StgValue><ssdm name="tmp_42_32"/></StgValue>
</operation>

<operation id="4135" st_id="185" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

]]></node>
<StgValue><ssdm name="tmp_42_33"/></StgValue>
</operation>

<operation id="4136" st_id="185" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

]]></node>
<StgValue><ssdm name="tmp_42_34"/></StgValue>
</operation>

<operation id="4137" st_id="185" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

]]></node>
<StgValue><ssdm name="tmp_42_35"/></StgValue>
</operation>

<operation id="4138" st_id="185" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

]]></node>
<StgValue><ssdm name="tmp_42_36"/></StgValue>
</operation>

<operation id="4139" st_id="185" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

]]></node>
<StgValue><ssdm name="tmp_42_37"/></StgValue>
</operation>

<operation id="4140" st_id="185" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

]]></node>
<StgValue><ssdm name="tmp_42_38"/></StgValue>
</operation>

<operation id="4141" st_id="185" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

]]></node>
<StgValue><ssdm name="tmp_42_39"/></StgValue>
</operation>

<operation id="4142" st_id="185" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

]]></node>
<StgValue><ssdm name="tmp_42_40"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="4143" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.42:0  %a_elem_load_41 = phi double [ %tmp_41_49, %43 ], [ undef, %._crit_edge.41 ]

]]></node>
<StgValue><ssdm name="a_elem_load_41"/></StgValue>
</operation>

<operation id="4144" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.43:0  %a_elem_load_42 = phi double [ %tmp_42_50, %44 ], [ undef, %._crit_edge.42 ]

]]></node>
<StgValue><ssdm name="a_elem_load_42"/></StgValue>
</operation>

<operation id="4145" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2642" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_21 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 21

]]></node>
<StgValue><ssdm name="doutc_1_addr_21"/></StgValue>
</operation>

<operation id="4146" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2643" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_163, i32* %doutc_1_addr_21, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4147" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2645" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_21 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 22

]]></node>
<StgValue><ssdm name="doutc_0_addr_21"/></StgValue>
</operation>

<operation id="4148" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2646" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_19, i32* %doutc_0_addr_21, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4149" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2647" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4150" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2655" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_22 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 22

]]></node>
<StgValue><ssdm name="doutc_1_addr_22"/></StgValue>
</operation>

<operation id="4151" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2656" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_164, i32* %doutc_1_addr_22, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4152" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2658" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_22 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 23

]]></node>
<StgValue><ssdm name="doutc_0_addr_22"/></StgValue>
</operation>

<operation id="4153" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2659" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_20, i32* %doutc_0_addr_22, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4154" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2660" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4155" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2665" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_21 = bitcast double %tmp_42_21 to i64

]]></node>
<StgValue><ssdm name="tmpc_21"/></StgValue>
</operation>

<operation id="4156" st_id="186" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2666" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_21 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_21)

]]></node>
<StgValue><ssdm name="c_elem_21"/></StgValue>
</operation>

<operation id="4157" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2667" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_165 = trunc i64 %c_elem_21 to i32

]]></node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="4158" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2670" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_21 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_21, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_21"/></StgValue>
</operation>

<operation id="4159" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2678" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_22 = bitcast double %tmp_42_22 to i64

]]></node>
<StgValue><ssdm name="tmpc_22"/></StgValue>
</operation>

<operation id="4160" st_id="186" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2679" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_22 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_22)

]]></node>
<StgValue><ssdm name="c_elem_22"/></StgValue>
</operation>

<operation id="4161" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2680" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_166 = trunc i64 %c_elem_22 to i32

]]></node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="4162" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2683" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_22 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_22, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_22"/></StgValue>
</operation>

<operation id="4163" st_id="186" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_23 = fmul double %omega, %a_elem_load_23

]]></node>
<StgValue><ssdm name="tmp_42_23"/></StgValue>
</operation>

<operation id="4164" st_id="186" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2703" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_24 = fmul double %omega, %a_elem_load_24

]]></node>
<StgValue><ssdm name="tmp_42_24"/></StgValue>
</operation>

<operation id="4165" st_id="186" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

]]></node>
<StgValue><ssdm name="tmp_42_25"/></StgValue>
</operation>

<operation id="4166" st_id="186" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

]]></node>
<StgValue><ssdm name="tmp_42_26"/></StgValue>
</operation>

<operation id="4167" st_id="186" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

]]></node>
<StgValue><ssdm name="tmp_42_27"/></StgValue>
</operation>

<operation id="4168" st_id="186" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

]]></node>
<StgValue><ssdm name="tmp_42_28"/></StgValue>
</operation>

<operation id="4169" st_id="186" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

]]></node>
<StgValue><ssdm name="tmp_42_29"/></StgValue>
</operation>

<operation id="4170" st_id="186" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

]]></node>
<StgValue><ssdm name="tmp_42_30"/></StgValue>
</operation>

<operation id="4171" st_id="186" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

]]></node>
<StgValue><ssdm name="tmp_42_31"/></StgValue>
</operation>

<operation id="4172" st_id="186" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

]]></node>
<StgValue><ssdm name="tmp_42_32"/></StgValue>
</operation>

<operation id="4173" st_id="186" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

]]></node>
<StgValue><ssdm name="tmp_42_33"/></StgValue>
</operation>

<operation id="4174" st_id="186" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

]]></node>
<StgValue><ssdm name="tmp_42_34"/></StgValue>
</operation>

<operation id="4175" st_id="186" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

]]></node>
<StgValue><ssdm name="tmp_42_35"/></StgValue>
</operation>

<operation id="4176" st_id="186" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

]]></node>
<StgValue><ssdm name="tmp_42_36"/></StgValue>
</operation>

<operation id="4177" st_id="186" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

]]></node>
<StgValue><ssdm name="tmp_42_37"/></StgValue>
</operation>

<operation id="4178" st_id="186" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

]]></node>
<StgValue><ssdm name="tmp_42_38"/></StgValue>
</operation>

<operation id="4179" st_id="186" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

]]></node>
<StgValue><ssdm name="tmp_42_39"/></StgValue>
</operation>

<operation id="4180" st_id="186" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

]]></node>
<StgValue><ssdm name="tmp_42_40"/></StgValue>
</operation>

<operation id="4181" st_id="186" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

]]></node>
<StgValue><ssdm name="tmp_42_41"/></StgValue>
</operation>

<operation id="4182" st_id="186" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

]]></node>
<StgValue><ssdm name="tmp_42_42"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="4183" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.44:0  %a_elem_load_43 = phi double [ %tmp_43_51, %45 ], [ undef, %._crit_edge.43 ]

]]></node>
<StgValue><ssdm name="a_elem_load_43"/></StgValue>
</operation>

<operation id="4184" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.45:0  %a_elem_load_44 = phi double [ %tmp_44_52, %46 ], [ undef, %._crit_edge.44 ]

]]></node>
<StgValue><ssdm name="a_elem_load_44"/></StgValue>
</operation>

<operation id="4185" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2668" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_23 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 23

]]></node>
<StgValue><ssdm name="doutc_1_addr_23"/></StgValue>
</operation>

<operation id="4186" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2669" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_165, i32* %doutc_1_addr_23, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4187" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2671" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_23 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 24

]]></node>
<StgValue><ssdm name="doutc_0_addr_23"/></StgValue>
</operation>

<operation id="4188" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2672" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_21, i32* %doutc_0_addr_23, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4189" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2673" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4190" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2681" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_24 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 24

]]></node>
<StgValue><ssdm name="doutc_1_addr_24"/></StgValue>
</operation>

<operation id="4191" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2682" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_166, i32* %doutc_1_addr_24, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4192" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2684" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_24 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 25

]]></node>
<StgValue><ssdm name="doutc_0_addr_24"/></StgValue>
</operation>

<operation id="4193" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2685" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_22, i32* %doutc_0_addr_24, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4194" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2686" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4195" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2691" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_23 = bitcast double %tmp_42_23 to i64

]]></node>
<StgValue><ssdm name="tmpc_23"/></StgValue>
</operation>

<operation id="4196" st_id="187" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_23 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_23)

]]></node>
<StgValue><ssdm name="c_elem_23"/></StgValue>
</operation>

<operation id="4197" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2693" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_167 = trunc i64 %c_elem_23 to i32

]]></node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="4198" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2696" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_23 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_23, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_23"/></StgValue>
</operation>

<operation id="4199" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2704" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_24 = bitcast double %tmp_42_24 to i64

]]></node>
<StgValue><ssdm name="tmpc_24"/></StgValue>
</operation>

<operation id="4200" st_id="187" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_24 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_24)

]]></node>
<StgValue><ssdm name="c_elem_24"/></StgValue>
</operation>

<operation id="4201" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2706" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_168 = trunc i64 %c_elem_24 to i32

]]></node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="4202" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2709" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_24 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_24, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_24"/></StgValue>
</operation>

<operation id="4203" st_id="187" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_25 = fmul double %omega, %a_elem_load_25

]]></node>
<StgValue><ssdm name="tmp_42_25"/></StgValue>
</operation>

<operation id="4204" st_id="187" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2729" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_26 = fmul double %omega, %a_elem_load_26

]]></node>
<StgValue><ssdm name="tmp_42_26"/></StgValue>
</operation>

<operation id="4205" st_id="187" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

]]></node>
<StgValue><ssdm name="tmp_42_27"/></StgValue>
</operation>

<operation id="4206" st_id="187" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

]]></node>
<StgValue><ssdm name="tmp_42_28"/></StgValue>
</operation>

<operation id="4207" st_id="187" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

]]></node>
<StgValue><ssdm name="tmp_42_29"/></StgValue>
</operation>

<operation id="4208" st_id="187" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

]]></node>
<StgValue><ssdm name="tmp_42_30"/></StgValue>
</operation>

<operation id="4209" st_id="187" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

]]></node>
<StgValue><ssdm name="tmp_42_31"/></StgValue>
</operation>

<operation id="4210" st_id="187" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

]]></node>
<StgValue><ssdm name="tmp_42_32"/></StgValue>
</operation>

<operation id="4211" st_id="187" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

]]></node>
<StgValue><ssdm name="tmp_42_33"/></StgValue>
</operation>

<operation id="4212" st_id="187" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

]]></node>
<StgValue><ssdm name="tmp_42_34"/></StgValue>
</operation>

<operation id="4213" st_id="187" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

]]></node>
<StgValue><ssdm name="tmp_42_35"/></StgValue>
</operation>

<operation id="4214" st_id="187" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

]]></node>
<StgValue><ssdm name="tmp_42_36"/></StgValue>
</operation>

<operation id="4215" st_id="187" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

]]></node>
<StgValue><ssdm name="tmp_42_37"/></StgValue>
</operation>

<operation id="4216" st_id="187" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

]]></node>
<StgValue><ssdm name="tmp_42_38"/></StgValue>
</operation>

<operation id="4217" st_id="187" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

]]></node>
<StgValue><ssdm name="tmp_42_39"/></StgValue>
</operation>

<operation id="4218" st_id="187" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

]]></node>
<StgValue><ssdm name="tmp_42_40"/></StgValue>
</operation>

<operation id="4219" st_id="187" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

]]></node>
<StgValue><ssdm name="tmp_42_41"/></StgValue>
</operation>

<operation id="4220" st_id="187" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

]]></node>
<StgValue><ssdm name="tmp_42_42"/></StgValue>
</operation>

<operation id="4221" st_id="187" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

]]></node>
<StgValue><ssdm name="tmp_42_43"/></StgValue>
</operation>

<operation id="4222" st_id="187" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

]]></node>
<StgValue><ssdm name="tmp_42_44"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="4223" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.46:0  %a_elem_load_45 = phi double [ %tmp_45_53, %47 ], [ undef, %._crit_edge.45 ]

]]></node>
<StgValue><ssdm name="a_elem_load_45"/></StgValue>
</operation>

<operation id="4224" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1102" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.47:0  %a_elem_load_46 = phi double [ %tmp_46_54, %48 ], [ undef, %._crit_edge.46 ]

]]></node>
<StgValue><ssdm name="a_elem_load_46"/></StgValue>
</operation>

<operation id="4225" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2694" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_25 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 25

]]></node>
<StgValue><ssdm name="doutc_1_addr_25"/></StgValue>
</operation>

<operation id="4226" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2695" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_167, i32* %doutc_1_addr_25, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4227" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2697" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_25 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 26

]]></node>
<StgValue><ssdm name="doutc_0_addr_25"/></StgValue>
</operation>

<operation id="4228" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2698" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_23, i32* %doutc_0_addr_25, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4229" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_34" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2699" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4230" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2707" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_26 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 26

]]></node>
<StgValue><ssdm name="doutc_1_addr_26"/></StgValue>
</operation>

<operation id="4231" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2708" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_168, i32* %doutc_1_addr_26, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4232" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2710" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_26 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 27

]]></node>
<StgValue><ssdm name="doutc_0_addr_26"/></StgValue>
</operation>

<operation id="4233" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2711" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_24, i32* %doutc_0_addr_26, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4234" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2712" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4235" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2717" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_25 = bitcast double %tmp_42_25 to i64

]]></node>
<StgValue><ssdm name="tmpc_25"/></StgValue>
</operation>

<operation id="4236" st_id="188" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_25 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_25)

]]></node>
<StgValue><ssdm name="c_elem_25"/></StgValue>
</operation>

<operation id="4237" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2719" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_169 = trunc i64 %c_elem_25 to i32

]]></node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="4238" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2722" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_25 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_25, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_25"/></StgValue>
</operation>

<operation id="4239" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2730" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_26 = bitcast double %tmp_42_26 to i64

]]></node>
<StgValue><ssdm name="tmpc_26"/></StgValue>
</operation>

<operation id="4240" st_id="188" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2731" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_26 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_26)

]]></node>
<StgValue><ssdm name="c_elem_26"/></StgValue>
</operation>

<operation id="4241" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2732" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_170 = trunc i64 %c_elem_26 to i32

]]></node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="4242" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2735" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_26 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_26, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_26"/></StgValue>
</operation>

<operation id="4243" st_id="188" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_27 = fmul double %omega, %a_elem_load_27

]]></node>
<StgValue><ssdm name="tmp_42_27"/></StgValue>
</operation>

<operation id="4244" st_id="188" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2755" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_28 = fmul double %omega, %a_elem_load_28

]]></node>
<StgValue><ssdm name="tmp_42_28"/></StgValue>
</operation>

<operation id="4245" st_id="188" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

]]></node>
<StgValue><ssdm name="tmp_42_29"/></StgValue>
</operation>

<operation id="4246" st_id="188" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

]]></node>
<StgValue><ssdm name="tmp_42_30"/></StgValue>
</operation>

<operation id="4247" st_id="188" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

]]></node>
<StgValue><ssdm name="tmp_42_31"/></StgValue>
</operation>

<operation id="4248" st_id="188" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

]]></node>
<StgValue><ssdm name="tmp_42_32"/></StgValue>
</operation>

<operation id="4249" st_id="188" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

]]></node>
<StgValue><ssdm name="tmp_42_33"/></StgValue>
</operation>

<operation id="4250" st_id="188" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

]]></node>
<StgValue><ssdm name="tmp_42_34"/></StgValue>
</operation>

<operation id="4251" st_id="188" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

]]></node>
<StgValue><ssdm name="tmp_42_35"/></StgValue>
</operation>

<operation id="4252" st_id="188" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

]]></node>
<StgValue><ssdm name="tmp_42_36"/></StgValue>
</operation>

<operation id="4253" st_id="188" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

]]></node>
<StgValue><ssdm name="tmp_42_37"/></StgValue>
</operation>

<operation id="4254" st_id="188" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

]]></node>
<StgValue><ssdm name="tmp_42_38"/></StgValue>
</operation>

<operation id="4255" st_id="188" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

]]></node>
<StgValue><ssdm name="tmp_42_39"/></StgValue>
</operation>

<operation id="4256" st_id="188" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

]]></node>
<StgValue><ssdm name="tmp_42_40"/></StgValue>
</operation>

<operation id="4257" st_id="188" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

]]></node>
<StgValue><ssdm name="tmp_42_41"/></StgValue>
</operation>

<operation id="4258" st_id="188" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

]]></node>
<StgValue><ssdm name="tmp_42_42"/></StgValue>
</operation>

<operation id="4259" st_id="188" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

]]></node>
<StgValue><ssdm name="tmp_42_43"/></StgValue>
</operation>

<operation id="4260" st_id="188" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

]]></node>
<StgValue><ssdm name="tmp_42_44"/></StgValue>
</operation>

<operation id="4261" st_id="188" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

]]></node>
<StgValue><ssdm name="tmp_42_45"/></StgValue>
</operation>

<operation id="4262" st_id="188" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

]]></node>
<StgValue><ssdm name="tmp_42_46"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="4263" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1124" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.48:0  %a_elem_load_47 = phi double [ %tmp_47_55, %49 ], [ undef, %._crit_edge.47 ]

]]></node>
<StgValue><ssdm name="a_elem_load_47"/></StgValue>
</operation>

<operation id="4264" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1146" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.49:0  %a_elem_load_48 = phi double [ %tmp_48_56, %50 ], [ undef, %._crit_edge.48 ]

]]></node>
<StgValue><ssdm name="a_elem_load_48"/></StgValue>
</operation>

<operation id="4265" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2720" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_27 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 27

]]></node>
<StgValue><ssdm name="doutc_1_addr_27"/></StgValue>
</operation>

<operation id="4266" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2721" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_169, i32* %doutc_1_addr_27, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4267" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2723" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_27 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 28

]]></node>
<StgValue><ssdm name="doutc_0_addr_27"/></StgValue>
</operation>

<operation id="4268" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2724" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_25, i32* %doutc_0_addr_27, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4269" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2725" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4270" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2733" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_28 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 28

]]></node>
<StgValue><ssdm name="doutc_1_addr_28"/></StgValue>
</operation>

<operation id="4271" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2734" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_170, i32* %doutc_1_addr_28, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4272" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2736" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_28 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 29

]]></node>
<StgValue><ssdm name="doutc_0_addr_28"/></StgValue>
</operation>

<operation id="4273" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2737" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_26, i32* %doutc_0_addr_28, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4274" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2738" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4275" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2743" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_27 = bitcast double %tmp_42_27 to i64

]]></node>
<StgValue><ssdm name="tmpc_27"/></StgValue>
</operation>

<operation id="4276" st_id="189" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2744" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_27 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_27)

]]></node>
<StgValue><ssdm name="c_elem_27"/></StgValue>
</operation>

<operation id="4277" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2745" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_171 = trunc i64 %c_elem_27 to i32

]]></node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="4278" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2748" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_27 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_27, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_27"/></StgValue>
</operation>

<operation id="4279" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2756" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_28 = bitcast double %tmp_42_28 to i64

]]></node>
<StgValue><ssdm name="tmpc_28"/></StgValue>
</operation>

<operation id="4280" st_id="189" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_28 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_28)

]]></node>
<StgValue><ssdm name="c_elem_28"/></StgValue>
</operation>

<operation id="4281" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2758" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_172 = trunc i64 %c_elem_28 to i32

]]></node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="4282" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2761" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_28 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_28, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_28"/></StgValue>
</operation>

<operation id="4283" st_id="189" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_29 = fmul double %omega, %a_elem_load_29

]]></node>
<StgValue><ssdm name="tmp_42_29"/></StgValue>
</operation>

<operation id="4284" st_id="189" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2781" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_30 = fmul double %omega, %a_elem_load_30

]]></node>
<StgValue><ssdm name="tmp_42_30"/></StgValue>
</operation>

<operation id="4285" st_id="189" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

]]></node>
<StgValue><ssdm name="tmp_42_31"/></StgValue>
</operation>

<operation id="4286" st_id="189" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

]]></node>
<StgValue><ssdm name="tmp_42_32"/></StgValue>
</operation>

<operation id="4287" st_id="189" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

]]></node>
<StgValue><ssdm name="tmp_42_33"/></StgValue>
</operation>

<operation id="4288" st_id="189" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

]]></node>
<StgValue><ssdm name="tmp_42_34"/></StgValue>
</operation>

<operation id="4289" st_id="189" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

]]></node>
<StgValue><ssdm name="tmp_42_35"/></StgValue>
</operation>

<operation id="4290" st_id="189" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

]]></node>
<StgValue><ssdm name="tmp_42_36"/></StgValue>
</operation>

<operation id="4291" st_id="189" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

]]></node>
<StgValue><ssdm name="tmp_42_37"/></StgValue>
</operation>

<operation id="4292" st_id="189" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

]]></node>
<StgValue><ssdm name="tmp_42_38"/></StgValue>
</operation>

<operation id="4293" st_id="189" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

]]></node>
<StgValue><ssdm name="tmp_42_39"/></StgValue>
</operation>

<operation id="4294" st_id="189" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

]]></node>
<StgValue><ssdm name="tmp_42_40"/></StgValue>
</operation>

<operation id="4295" st_id="189" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

]]></node>
<StgValue><ssdm name="tmp_42_41"/></StgValue>
</operation>

<operation id="4296" st_id="189" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

]]></node>
<StgValue><ssdm name="tmp_42_42"/></StgValue>
</operation>

<operation id="4297" st_id="189" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

]]></node>
<StgValue><ssdm name="tmp_42_43"/></StgValue>
</operation>

<operation id="4298" st_id="189" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

]]></node>
<StgValue><ssdm name="tmp_42_44"/></StgValue>
</operation>

<operation id="4299" st_id="189" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

]]></node>
<StgValue><ssdm name="tmp_42_45"/></StgValue>
</operation>

<operation id="4300" st_id="189" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

]]></node>
<StgValue><ssdm name="tmp_42_46"/></StgValue>
</operation>

<operation id="4301" st_id="189" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

]]></node>
<StgValue><ssdm name="tmp_42_47"/></StgValue>
</operation>

<operation id="4302" st_id="189" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

]]></node>
<StgValue><ssdm name="tmp_42_48"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="4303" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1168" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.50:0  %a_elem_load_49 = phi double [ %tmp_49_57, %51 ], [ undef, %._crit_edge.49 ]

]]></node>
<StgValue><ssdm name="a_elem_load_49"/></StgValue>
</operation>

<operation id="4304" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1190" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.51:0  %a_elem_load_50 = phi double [ %tmp_50_58, %52 ], [ undef, %._crit_edge.50 ]

]]></node>
<StgValue><ssdm name="a_elem_load_50"/></StgValue>
</operation>

<operation id="4305" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2746" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_29 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 29

]]></node>
<StgValue><ssdm name="doutc_1_addr_29"/></StgValue>
</operation>

<operation id="4306" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2747" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_171, i32* %doutc_1_addr_29, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4307" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2749" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_29 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 30

]]></node>
<StgValue><ssdm name="doutc_0_addr_29"/></StgValue>
</operation>

<operation id="4308" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2750" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_27, i32* %doutc_0_addr_29, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4309" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2751" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4310" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2759" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_30 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 30

]]></node>
<StgValue><ssdm name="doutc_1_addr_30"/></StgValue>
</operation>

<operation id="4311" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2760" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_172, i32* %doutc_1_addr_30, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4312" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2762" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_30 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 31

]]></node>
<StgValue><ssdm name="doutc_0_addr_30"/></StgValue>
</operation>

<operation id="4313" st_id="190" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2763" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_28, i32* %doutc_0_addr_30, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4314" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_39" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2764" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4315" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2769" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_29 = bitcast double %tmp_42_29 to i64

]]></node>
<StgValue><ssdm name="tmpc_29"/></StgValue>
</operation>

<operation id="4316" st_id="190" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2770" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_29 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_29)

]]></node>
<StgValue><ssdm name="c_elem_29"/></StgValue>
</operation>

<operation id="4317" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2771" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_173 = trunc i64 %c_elem_29 to i32

]]></node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="4318" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2774" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_29 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_29, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_29"/></StgValue>
</operation>

<operation id="4319" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2782" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_30 = bitcast double %tmp_42_30 to i64

]]></node>
<StgValue><ssdm name="tmpc_30"/></StgValue>
</operation>

<operation id="4320" st_id="190" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2783" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_30 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_30)

]]></node>
<StgValue><ssdm name="c_elem_30"/></StgValue>
</operation>

<operation id="4321" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2784" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_174 = trunc i64 %c_elem_30 to i32

]]></node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="4322" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2787" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_30 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_30, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_30"/></StgValue>
</operation>

<operation id="4323" st_id="190" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2794" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_31 = fmul double %omega, %a_elem_load_31

]]></node>
<StgValue><ssdm name="tmp_42_31"/></StgValue>
</operation>

<operation id="4324" st_id="190" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_32 = fmul double %omega, %a_elem_load_32

]]></node>
<StgValue><ssdm name="tmp_42_32"/></StgValue>
</operation>

<operation id="4325" st_id="190" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

]]></node>
<StgValue><ssdm name="tmp_42_33"/></StgValue>
</operation>

<operation id="4326" st_id="190" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

]]></node>
<StgValue><ssdm name="tmp_42_34"/></StgValue>
</operation>

<operation id="4327" st_id="190" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

]]></node>
<StgValue><ssdm name="tmp_42_35"/></StgValue>
</operation>

<operation id="4328" st_id="190" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

]]></node>
<StgValue><ssdm name="tmp_42_36"/></StgValue>
</operation>

<operation id="4329" st_id="190" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

]]></node>
<StgValue><ssdm name="tmp_42_37"/></StgValue>
</operation>

<operation id="4330" st_id="190" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

]]></node>
<StgValue><ssdm name="tmp_42_38"/></StgValue>
</operation>

<operation id="4331" st_id="190" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

]]></node>
<StgValue><ssdm name="tmp_42_39"/></StgValue>
</operation>

<operation id="4332" st_id="190" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

]]></node>
<StgValue><ssdm name="tmp_42_40"/></StgValue>
</operation>

<operation id="4333" st_id="190" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

]]></node>
<StgValue><ssdm name="tmp_42_41"/></StgValue>
</operation>

<operation id="4334" st_id="190" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

]]></node>
<StgValue><ssdm name="tmp_42_42"/></StgValue>
</operation>

<operation id="4335" st_id="190" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

]]></node>
<StgValue><ssdm name="tmp_42_43"/></StgValue>
</operation>

<operation id="4336" st_id="190" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

]]></node>
<StgValue><ssdm name="tmp_42_44"/></StgValue>
</operation>

<operation id="4337" st_id="190" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

]]></node>
<StgValue><ssdm name="tmp_42_45"/></StgValue>
</operation>

<operation id="4338" st_id="190" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

]]></node>
<StgValue><ssdm name="tmp_42_46"/></StgValue>
</operation>

<operation id="4339" st_id="190" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

]]></node>
<StgValue><ssdm name="tmp_42_47"/></StgValue>
</operation>

<operation id="4340" st_id="190" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

]]></node>
<StgValue><ssdm name="tmp_42_48"/></StgValue>
</operation>

<operation id="4341" st_id="190" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

]]></node>
<StgValue><ssdm name="tmp_42_49"/></StgValue>
</operation>

<operation id="4342" st_id="190" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

]]></node>
<StgValue><ssdm name="tmp_42_50_136"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="4343" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1212" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.52:0  %a_elem_load_51 = phi double [ %tmp_51_59, %53 ], [ undef, %._crit_edge.51 ]

]]></node>
<StgValue><ssdm name="a_elem_load_51"/></StgValue>
</operation>

<operation id="4344" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1234" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.53:0  %a_elem_load_52 = phi double [ %tmp_52_60, %54 ], [ undef, %._crit_edge.52 ]

]]></node>
<StgValue><ssdm name="a_elem_load_52"/></StgValue>
</operation>

<operation id="4345" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2772" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_31 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 31

]]></node>
<StgValue><ssdm name="doutc_1_addr_31"/></StgValue>
</operation>

<operation id="4346" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2773" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_173, i32* %doutc_1_addr_31, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4347" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2775" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_31 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 32

]]></node>
<StgValue><ssdm name="doutc_0_addr_31"/></StgValue>
</operation>

<operation id="4348" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2776" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_29, i32* %doutc_0_addr_31, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4349" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_40" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2777" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4350" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2785" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_32 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 32

]]></node>
<StgValue><ssdm name="doutc_1_addr_32"/></StgValue>
</operation>

<operation id="4351" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2786" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_174, i32* %doutc_1_addr_32, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4352" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2788" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_32 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 33

]]></node>
<StgValue><ssdm name="doutc_0_addr_32"/></StgValue>
</operation>

<operation id="4353" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2789" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_30, i32* %doutc_0_addr_32, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4354" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2790" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4355" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2795" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_31 = bitcast double %tmp_42_31 to i64

]]></node>
<StgValue><ssdm name="tmpc_31"/></StgValue>
</operation>

<operation id="4356" st_id="191" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2796" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_31 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_31)

]]></node>
<StgValue><ssdm name="c_elem_31"/></StgValue>
</operation>

<operation id="4357" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2797" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_175 = trunc i64 %c_elem_31 to i32

]]></node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="4358" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2800" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_31 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_31, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_31"/></StgValue>
</operation>

<operation id="4359" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2808" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_32 = bitcast double %tmp_42_32 to i64

]]></node>
<StgValue><ssdm name="tmpc_32"/></StgValue>
</operation>

<operation id="4360" st_id="191" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2809" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_32 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_32)

]]></node>
<StgValue><ssdm name="c_elem_32"/></StgValue>
</operation>

<operation id="4361" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2810" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_176 = trunc i64 %c_elem_32 to i32

]]></node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="4362" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2813" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_32 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_32, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_32"/></StgValue>
</operation>

<operation id="4363" st_id="191" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2820" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_33 = fmul double %omega, %a_elem_load_33

]]></node>
<StgValue><ssdm name="tmp_42_33"/></StgValue>
</operation>

<operation id="4364" st_id="191" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_34 = fmul double %omega, %a_elem_load_34

]]></node>
<StgValue><ssdm name="tmp_42_34"/></StgValue>
</operation>

<operation id="4365" st_id="191" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

]]></node>
<StgValue><ssdm name="tmp_42_35"/></StgValue>
</operation>

<operation id="4366" st_id="191" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

]]></node>
<StgValue><ssdm name="tmp_42_36"/></StgValue>
</operation>

<operation id="4367" st_id="191" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

]]></node>
<StgValue><ssdm name="tmp_42_37"/></StgValue>
</operation>

<operation id="4368" st_id="191" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

]]></node>
<StgValue><ssdm name="tmp_42_38"/></StgValue>
</operation>

<operation id="4369" st_id="191" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

]]></node>
<StgValue><ssdm name="tmp_42_39"/></StgValue>
</operation>

<operation id="4370" st_id="191" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

]]></node>
<StgValue><ssdm name="tmp_42_40"/></StgValue>
</operation>

<operation id="4371" st_id="191" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

]]></node>
<StgValue><ssdm name="tmp_42_41"/></StgValue>
</operation>

<operation id="4372" st_id="191" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

]]></node>
<StgValue><ssdm name="tmp_42_42"/></StgValue>
</operation>

<operation id="4373" st_id="191" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

]]></node>
<StgValue><ssdm name="tmp_42_43"/></StgValue>
</operation>

<operation id="4374" st_id="191" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

]]></node>
<StgValue><ssdm name="tmp_42_44"/></StgValue>
</operation>

<operation id="4375" st_id="191" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

]]></node>
<StgValue><ssdm name="tmp_42_45"/></StgValue>
</operation>

<operation id="4376" st_id="191" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

]]></node>
<StgValue><ssdm name="tmp_42_46"/></StgValue>
</operation>

<operation id="4377" st_id="191" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

]]></node>
<StgValue><ssdm name="tmp_42_47"/></StgValue>
</operation>

<operation id="4378" st_id="191" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

]]></node>
<StgValue><ssdm name="tmp_42_48"/></StgValue>
</operation>

<operation id="4379" st_id="191" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

]]></node>
<StgValue><ssdm name="tmp_42_49"/></StgValue>
</operation>

<operation id="4380" st_id="191" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

]]></node>
<StgValue><ssdm name="tmp_42_50_136"/></StgValue>
</operation>

<operation id="4381" st_id="191" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

]]></node>
<StgValue><ssdm name="tmp_42_51"/></StgValue>
</operation>

<operation id="4382" st_id="191" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

]]></node>
<StgValue><ssdm name="tmp_42_52"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="4383" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1256" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.54:0  %a_elem_load_53 = phi double [ %tmp_53_61, %55 ], [ undef, %._crit_edge.53 ]

]]></node>
<StgValue><ssdm name="a_elem_load_53"/></StgValue>
</operation>

<operation id="4384" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.55:0  %a_elem_load_54 = phi double [ %tmp_54_62, %56 ], [ undef, %._crit_edge.54 ]

]]></node>
<StgValue><ssdm name="a_elem_load_54"/></StgValue>
</operation>

<operation id="4385" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2798" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_33 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 33

]]></node>
<StgValue><ssdm name="doutc_1_addr_33"/></StgValue>
</operation>

<operation id="4386" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2799" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_175, i32* %doutc_1_addr_33, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4387" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2801" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_33 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 34

]]></node>
<StgValue><ssdm name="doutc_0_addr_33"/></StgValue>
</operation>

<operation id="4388" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2802" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_31, i32* %doutc_0_addr_33, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4389" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2803" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4390" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2811" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_34 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 34

]]></node>
<StgValue><ssdm name="doutc_1_addr_34"/></StgValue>
</operation>

<operation id="4391" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2812" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_176, i32* %doutc_1_addr_34, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4392" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2814" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_34 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 35

]]></node>
<StgValue><ssdm name="doutc_0_addr_34"/></StgValue>
</operation>

<operation id="4393" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2815" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_32, i32* %doutc_0_addr_34, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4394" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2816" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4395" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2821" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_33 = bitcast double %tmp_42_33 to i64

]]></node>
<StgValue><ssdm name="tmpc_33"/></StgValue>
</operation>

<operation id="4396" st_id="192" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_33 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_33)

]]></node>
<StgValue><ssdm name="c_elem_33"/></StgValue>
</operation>

<operation id="4397" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2823" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_177 = trunc i64 %c_elem_33 to i32

]]></node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="4398" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2826" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_33 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_33, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_33"/></StgValue>
</operation>

<operation id="4399" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2834" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_34 = bitcast double %tmp_42_34 to i64

]]></node>
<StgValue><ssdm name="tmpc_34"/></StgValue>
</operation>

<operation id="4400" st_id="192" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2835" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_34 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_34)

]]></node>
<StgValue><ssdm name="c_elem_34"/></StgValue>
</operation>

<operation id="4401" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2836" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_178 = trunc i64 %c_elem_34 to i32

]]></node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="4402" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2839" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_34 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_34, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_34"/></StgValue>
</operation>

<operation id="4403" st_id="192" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2846" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_35 = fmul double %omega, %a_elem_load_35

]]></node>
<StgValue><ssdm name="tmp_42_35"/></StgValue>
</operation>

<operation id="4404" st_id="192" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_36 = fmul double %omega, %a_elem_load_36

]]></node>
<StgValue><ssdm name="tmp_42_36"/></StgValue>
</operation>

<operation id="4405" st_id="192" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

]]></node>
<StgValue><ssdm name="tmp_42_37"/></StgValue>
</operation>

<operation id="4406" st_id="192" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

]]></node>
<StgValue><ssdm name="tmp_42_38"/></StgValue>
</operation>

<operation id="4407" st_id="192" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

]]></node>
<StgValue><ssdm name="tmp_42_39"/></StgValue>
</operation>

<operation id="4408" st_id="192" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

]]></node>
<StgValue><ssdm name="tmp_42_40"/></StgValue>
</operation>

<operation id="4409" st_id="192" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

]]></node>
<StgValue><ssdm name="tmp_42_41"/></StgValue>
</operation>

<operation id="4410" st_id="192" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

]]></node>
<StgValue><ssdm name="tmp_42_42"/></StgValue>
</operation>

<operation id="4411" st_id="192" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

]]></node>
<StgValue><ssdm name="tmp_42_43"/></StgValue>
</operation>

<operation id="4412" st_id="192" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

]]></node>
<StgValue><ssdm name="tmp_42_44"/></StgValue>
</operation>

<operation id="4413" st_id="192" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

]]></node>
<StgValue><ssdm name="tmp_42_45"/></StgValue>
</operation>

<operation id="4414" st_id="192" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

]]></node>
<StgValue><ssdm name="tmp_42_46"/></StgValue>
</operation>

<operation id="4415" st_id="192" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

]]></node>
<StgValue><ssdm name="tmp_42_47"/></StgValue>
</operation>

<operation id="4416" st_id="192" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

]]></node>
<StgValue><ssdm name="tmp_42_48"/></StgValue>
</operation>

<operation id="4417" st_id="192" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

]]></node>
<StgValue><ssdm name="tmp_42_49"/></StgValue>
</operation>

<operation id="4418" st_id="192" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

]]></node>
<StgValue><ssdm name="tmp_42_50_136"/></StgValue>
</operation>

<operation id="4419" st_id="192" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

]]></node>
<StgValue><ssdm name="tmp_42_51"/></StgValue>
</operation>

<operation id="4420" st_id="192" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

]]></node>
<StgValue><ssdm name="tmp_42_52"/></StgValue>
</operation>

<operation id="4421" st_id="192" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

]]></node>
<StgValue><ssdm name="tmp_42_53"/></StgValue>
</operation>

<operation id="4422" st_id="192" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

]]></node>
<StgValue><ssdm name="tmp_42_54"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="4423" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1300" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.56:0  %a_elem_load_55 = phi double [ %tmp_55_63, %57 ], [ undef, %._crit_edge.55 ]

]]></node>
<StgValue><ssdm name="a_elem_load_55"/></StgValue>
</operation>

<operation id="4424" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1322" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.57:0  %a_elem_load_56 = phi double [ %tmp_56_64, %58 ], [ undef, %._crit_edge.56 ]

]]></node>
<StgValue><ssdm name="a_elem_load_56"/></StgValue>
</operation>

<operation id="4425" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2824" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_35 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 35

]]></node>
<StgValue><ssdm name="doutc_1_addr_35"/></StgValue>
</operation>

<operation id="4426" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2825" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_177, i32* %doutc_1_addr_35, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4427" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2827" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_35 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 36

]]></node>
<StgValue><ssdm name="doutc_0_addr_35"/></StgValue>
</operation>

<operation id="4428" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2828" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_33, i32* %doutc_0_addr_35, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4429" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2829" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4430" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2837" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_36 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 36

]]></node>
<StgValue><ssdm name="doutc_1_addr_36"/></StgValue>
</operation>

<operation id="4431" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2838" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_178, i32* %doutc_1_addr_36, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4432" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2840" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_36 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 37

]]></node>
<StgValue><ssdm name="doutc_0_addr_36"/></StgValue>
</operation>

<operation id="4433" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2841" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_34, i32* %doutc_0_addr_36, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4434" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2842" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4435" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2847" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_35 = bitcast double %tmp_42_35 to i64

]]></node>
<StgValue><ssdm name="tmpc_35"/></StgValue>
</operation>

<operation id="4436" st_id="193" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_35 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_35)

]]></node>
<StgValue><ssdm name="c_elem_35"/></StgValue>
</operation>

<operation id="4437" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2849" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_179 = trunc i64 %c_elem_35 to i32

]]></node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="4438" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2852" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_35 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_35, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_35"/></StgValue>
</operation>

<operation id="4439" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2860" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_36 = bitcast double %tmp_42_36 to i64

]]></node>
<StgValue><ssdm name="tmpc_36"/></StgValue>
</operation>

<operation id="4440" st_id="193" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2861" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_36 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_36)

]]></node>
<StgValue><ssdm name="c_elem_36"/></StgValue>
</operation>

<operation id="4441" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2862" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_180 = trunc i64 %c_elem_36 to i32

]]></node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="4442" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2865" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_36 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_36, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_36"/></StgValue>
</operation>

<operation id="4443" st_id="193" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_37 = fmul double %omega, %a_elem_load_37

]]></node>
<StgValue><ssdm name="tmp_42_37"/></StgValue>
</operation>

<operation id="4444" st_id="193" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_38 = fmul double %omega, %a_elem_load_38

]]></node>
<StgValue><ssdm name="tmp_42_38"/></StgValue>
</operation>

<operation id="4445" st_id="193" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

]]></node>
<StgValue><ssdm name="tmp_42_39"/></StgValue>
</operation>

<operation id="4446" st_id="193" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

]]></node>
<StgValue><ssdm name="tmp_42_40"/></StgValue>
</operation>

<operation id="4447" st_id="193" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

]]></node>
<StgValue><ssdm name="tmp_42_41"/></StgValue>
</operation>

<operation id="4448" st_id="193" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

]]></node>
<StgValue><ssdm name="tmp_42_42"/></StgValue>
</operation>

<operation id="4449" st_id="193" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

]]></node>
<StgValue><ssdm name="tmp_42_43"/></StgValue>
</operation>

<operation id="4450" st_id="193" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

]]></node>
<StgValue><ssdm name="tmp_42_44"/></StgValue>
</operation>

<operation id="4451" st_id="193" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

]]></node>
<StgValue><ssdm name="tmp_42_45"/></StgValue>
</operation>

<operation id="4452" st_id="193" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

]]></node>
<StgValue><ssdm name="tmp_42_46"/></StgValue>
</operation>

<operation id="4453" st_id="193" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

]]></node>
<StgValue><ssdm name="tmp_42_47"/></StgValue>
</operation>

<operation id="4454" st_id="193" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

]]></node>
<StgValue><ssdm name="tmp_42_48"/></StgValue>
</operation>

<operation id="4455" st_id="193" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

]]></node>
<StgValue><ssdm name="tmp_42_49"/></StgValue>
</operation>

<operation id="4456" st_id="193" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

]]></node>
<StgValue><ssdm name="tmp_42_50_136"/></StgValue>
</operation>

<operation id="4457" st_id="193" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

]]></node>
<StgValue><ssdm name="tmp_42_51"/></StgValue>
</operation>

<operation id="4458" st_id="193" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

]]></node>
<StgValue><ssdm name="tmp_42_52"/></StgValue>
</operation>

<operation id="4459" st_id="193" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

]]></node>
<StgValue><ssdm name="tmp_42_53"/></StgValue>
</operation>

<operation id="4460" st_id="193" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

]]></node>
<StgValue><ssdm name="tmp_42_54"/></StgValue>
</operation>

<operation id="4461" st_id="193" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

]]></node>
<StgValue><ssdm name="tmp_42_55"/></StgValue>
</operation>

<operation id="4462" st_id="193" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

]]></node>
<StgValue><ssdm name="tmp_42_56"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="4463" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.58:0  %a_elem_load_57 = phi double [ %tmp_57_65, %59 ], [ undef, %._crit_edge.57 ]

]]></node>
<StgValue><ssdm name="a_elem_load_57"/></StgValue>
</operation>

<operation id="4464" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1366" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.59:0  %a_elem_load_58 = phi double [ %tmp_58_66, %60 ], [ undef, %._crit_edge.58 ]

]]></node>
<StgValue><ssdm name="a_elem_load_58"/></StgValue>
</operation>

<operation id="4465" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2850" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_37 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 37

]]></node>
<StgValue><ssdm name="doutc_1_addr_37"/></StgValue>
</operation>

<operation id="4466" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2851" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_179, i32* %doutc_1_addr_37, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4467" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2853" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_37 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 38

]]></node>
<StgValue><ssdm name="doutc_0_addr_37"/></StgValue>
</operation>

<operation id="4468" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2854" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_35, i32* %doutc_0_addr_37, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4469" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2855" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4470" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2863" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_38 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 38

]]></node>
<StgValue><ssdm name="doutc_1_addr_38"/></StgValue>
</operation>

<operation id="4471" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2864" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_180, i32* %doutc_1_addr_38, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4472" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2866" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_38 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 39

]]></node>
<StgValue><ssdm name="doutc_0_addr_38"/></StgValue>
</operation>

<operation id="4473" st_id="194" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2867" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_36, i32* %doutc_0_addr_38, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4474" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2868" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4475" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2873" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_37 = bitcast double %tmp_42_37 to i64

]]></node>
<StgValue><ssdm name="tmpc_37"/></StgValue>
</operation>

<operation id="4476" st_id="194" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2874" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_37 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_37)

]]></node>
<StgValue><ssdm name="c_elem_37"/></StgValue>
</operation>

<operation id="4477" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2875" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_181 = trunc i64 %c_elem_37 to i32

]]></node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="4478" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2878" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_37 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_37, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_37"/></StgValue>
</operation>

<operation id="4479" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2886" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_38 = bitcast double %tmp_42_38 to i64

]]></node>
<StgValue><ssdm name="tmpc_38"/></StgValue>
</operation>

<operation id="4480" st_id="194" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2887" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_38 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_38)

]]></node>
<StgValue><ssdm name="c_elem_38"/></StgValue>
</operation>

<operation id="4481" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2888" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_182 = trunc i64 %c_elem_38 to i32

]]></node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="4482" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2891" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_38 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_38, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_38"/></StgValue>
</operation>

<operation id="4483" st_id="194" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_39 = fmul double %omega, %a_elem_load_39

]]></node>
<StgValue><ssdm name="tmp_42_39"/></StgValue>
</operation>

<operation id="4484" st_id="194" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2911" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_40 = fmul double %omega, %a_elem_load_40

]]></node>
<StgValue><ssdm name="tmp_42_40"/></StgValue>
</operation>

<operation id="4485" st_id="194" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

]]></node>
<StgValue><ssdm name="tmp_42_41"/></StgValue>
</operation>

<operation id="4486" st_id="194" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

]]></node>
<StgValue><ssdm name="tmp_42_42"/></StgValue>
</operation>

<operation id="4487" st_id="194" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

]]></node>
<StgValue><ssdm name="tmp_42_43"/></StgValue>
</operation>

<operation id="4488" st_id="194" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

]]></node>
<StgValue><ssdm name="tmp_42_44"/></StgValue>
</operation>

<operation id="4489" st_id="194" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

]]></node>
<StgValue><ssdm name="tmp_42_45"/></StgValue>
</operation>

<operation id="4490" st_id="194" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

]]></node>
<StgValue><ssdm name="tmp_42_46"/></StgValue>
</operation>

<operation id="4491" st_id="194" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

]]></node>
<StgValue><ssdm name="tmp_42_47"/></StgValue>
</operation>

<operation id="4492" st_id="194" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

]]></node>
<StgValue><ssdm name="tmp_42_48"/></StgValue>
</operation>

<operation id="4493" st_id="194" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

]]></node>
<StgValue><ssdm name="tmp_42_49"/></StgValue>
</operation>

<operation id="4494" st_id="194" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

]]></node>
<StgValue><ssdm name="tmp_42_50_136"/></StgValue>
</operation>

<operation id="4495" st_id="194" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

]]></node>
<StgValue><ssdm name="tmp_42_51"/></StgValue>
</operation>

<operation id="4496" st_id="194" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

]]></node>
<StgValue><ssdm name="tmp_42_52"/></StgValue>
</operation>

<operation id="4497" st_id="194" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

]]></node>
<StgValue><ssdm name="tmp_42_53"/></StgValue>
</operation>

<operation id="4498" st_id="194" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

]]></node>
<StgValue><ssdm name="tmp_42_54"/></StgValue>
</operation>

<operation id="4499" st_id="194" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

]]></node>
<StgValue><ssdm name="tmp_42_55"/></StgValue>
</operation>

<operation id="4500" st_id="194" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

]]></node>
<StgValue><ssdm name="tmp_42_56"/></StgValue>
</operation>

<operation id="4501" st_id="194" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

]]></node>
<StgValue><ssdm name="tmp_42_57"/></StgValue>
</operation>

<operation id="4502" st_id="194" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

]]></node>
<StgValue><ssdm name="tmp_42_58"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="4503" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1388" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.60:0  %a_elem_load_59 = phi double [ %tmp_59_67, %61 ], [ undef, %._crit_edge.59 ]

]]></node>
<StgValue><ssdm name="a_elem_load_59"/></StgValue>
</operation>

<operation id="4504" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1410" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.61:0  %a_elem_load_60 = phi double [ %tmp_60_68, %62 ], [ undef, %._crit_edge.60 ]

]]></node>
<StgValue><ssdm name="a_elem_load_60"/></StgValue>
</operation>

<operation id="4505" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2876" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_39 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 39

]]></node>
<StgValue><ssdm name="doutc_1_addr_39"/></StgValue>
</operation>

<operation id="4506" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2877" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_181, i32* %doutc_1_addr_39, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4507" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2879" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_39 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 40

]]></node>
<StgValue><ssdm name="doutc_0_addr_39"/></StgValue>
</operation>

<operation id="4508" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2880" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_37, i32* %doutc_0_addr_39, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4509" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2881" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4510" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2889" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_40 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 40

]]></node>
<StgValue><ssdm name="doutc_1_addr_40"/></StgValue>
</operation>

<operation id="4511" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2890" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_182, i32* %doutc_1_addr_40, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4512" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2892" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_40 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 41

]]></node>
<StgValue><ssdm name="doutc_0_addr_40"/></StgValue>
</operation>

<operation id="4513" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2893" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_38, i32* %doutc_0_addr_40, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4514" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2894" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4515" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2899" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_39 = bitcast double %tmp_42_39 to i64

]]></node>
<StgValue><ssdm name="tmpc_39"/></StgValue>
</operation>

<operation id="4516" st_id="195" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2900" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_39 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_39)

]]></node>
<StgValue><ssdm name="c_elem_39"/></StgValue>
</operation>

<operation id="4517" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2901" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_183 = trunc i64 %c_elem_39 to i32

]]></node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="4518" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2904" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_39 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_39, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_39"/></StgValue>
</operation>

<operation id="4519" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2912" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_40 = bitcast double %tmp_42_40 to i64

]]></node>
<StgValue><ssdm name="tmpc_40"/></StgValue>
</operation>

<operation id="4520" st_id="195" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2913" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_40 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_40)

]]></node>
<StgValue><ssdm name="c_elem_40"/></StgValue>
</operation>

<operation id="4521" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2914" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_184 = trunc i64 %c_elem_40 to i32

]]></node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="4522" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2917" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_40 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_40, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_40"/></StgValue>
</operation>

<operation id="4523" st_id="195" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_41 = fmul double %omega, %a_elem_load_41

]]></node>
<StgValue><ssdm name="tmp_42_41"/></StgValue>
</operation>

<operation id="4524" st_id="195" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_42 = fmul double %omega, %a_elem_load_42

]]></node>
<StgValue><ssdm name="tmp_42_42"/></StgValue>
</operation>

<operation id="4525" st_id="195" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

]]></node>
<StgValue><ssdm name="tmp_42_43"/></StgValue>
</operation>

<operation id="4526" st_id="195" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

]]></node>
<StgValue><ssdm name="tmp_42_44"/></StgValue>
</operation>

<operation id="4527" st_id="195" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

]]></node>
<StgValue><ssdm name="tmp_42_45"/></StgValue>
</operation>

<operation id="4528" st_id="195" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

]]></node>
<StgValue><ssdm name="tmp_42_46"/></StgValue>
</operation>

<operation id="4529" st_id="195" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

]]></node>
<StgValue><ssdm name="tmp_42_47"/></StgValue>
</operation>

<operation id="4530" st_id="195" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

]]></node>
<StgValue><ssdm name="tmp_42_48"/></StgValue>
</operation>

<operation id="4531" st_id="195" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

]]></node>
<StgValue><ssdm name="tmp_42_49"/></StgValue>
</operation>

<operation id="4532" st_id="195" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

]]></node>
<StgValue><ssdm name="tmp_42_50_136"/></StgValue>
</operation>

<operation id="4533" st_id="195" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

]]></node>
<StgValue><ssdm name="tmp_42_51"/></StgValue>
</operation>

<operation id="4534" st_id="195" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

]]></node>
<StgValue><ssdm name="tmp_42_52"/></StgValue>
</operation>

<operation id="4535" st_id="195" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

]]></node>
<StgValue><ssdm name="tmp_42_53"/></StgValue>
</operation>

<operation id="4536" st_id="195" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

]]></node>
<StgValue><ssdm name="tmp_42_54"/></StgValue>
</operation>

<operation id="4537" st_id="195" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

]]></node>
<StgValue><ssdm name="tmp_42_55"/></StgValue>
</operation>

<operation id="4538" st_id="195" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

]]></node>
<StgValue><ssdm name="tmp_42_56"/></StgValue>
</operation>

<operation id="4539" st_id="195" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

]]></node>
<StgValue><ssdm name="tmp_42_57"/></StgValue>
</operation>

<operation id="4540" st_id="195" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

]]></node>
<StgValue><ssdm name="tmp_42_58"/></StgValue>
</operation>

<operation id="4541" st_id="195" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

]]></node>
<StgValue><ssdm name="tmp_42_59"/></StgValue>
</operation>

<operation id="4542" st_id="195" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

]]></node>
<StgValue><ssdm name="tmp_42_60"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="4543" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1432" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.62:0  %a_elem_load_61 = phi double [ %tmp_61_69, %63 ], [ undef, %._crit_edge.61 ]

]]></node>
<StgValue><ssdm name="a_elem_load_61"/></StgValue>
</operation>

<operation id="4544" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1456" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.63:0  %a_elem_load_62 = phi double [ %tmp_62_70, %64 ], [ undef, %._crit_edge.62 ]

]]></node>
<StgValue><ssdm name="a_elem_load_62"/></StgValue>
</operation>

<operation id="4545" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2902" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_41 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 41

]]></node>
<StgValue><ssdm name="doutc_1_addr_41"/></StgValue>
</operation>

<operation id="4546" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2903" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_183, i32* %doutc_1_addr_41, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4547" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2905" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_41 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 42

]]></node>
<StgValue><ssdm name="doutc_0_addr_41"/></StgValue>
</operation>

<operation id="4548" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2906" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_39, i32* %doutc_0_addr_41, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4549" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2907" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4550" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2915" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_42 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 42

]]></node>
<StgValue><ssdm name="doutc_1_addr_42"/></StgValue>
</operation>

<operation id="4551" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2916" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_184, i32* %doutc_1_addr_42, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4552" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2918" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_42 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 43

]]></node>
<StgValue><ssdm name="doutc_0_addr_42"/></StgValue>
</operation>

<operation id="4553" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2919" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_40, i32* %doutc_0_addr_42, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4554" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2920" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4555" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2925" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_41 = bitcast double %tmp_42_41 to i64

]]></node>
<StgValue><ssdm name="tmpc_41"/></StgValue>
</operation>

<operation id="4556" st_id="196" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_41 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_41)

]]></node>
<StgValue><ssdm name="c_elem_41"/></StgValue>
</operation>

<operation id="4557" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2927" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_185 = trunc i64 %c_elem_41 to i32

]]></node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="4558" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2930" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_41 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_41, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_41"/></StgValue>
</operation>

<operation id="4559" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2938" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_42 = bitcast double %tmp_42_42 to i64

]]></node>
<StgValue><ssdm name="tmpc_42"/></StgValue>
</operation>

<operation id="4560" st_id="196" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2939" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_42 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_42)

]]></node>
<StgValue><ssdm name="c_elem_42"/></StgValue>
</operation>

<operation id="4561" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2940" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_186 = trunc i64 %c_elem_42 to i32

]]></node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="4562" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2943" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_42 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_42, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_42"/></StgValue>
</operation>

<operation id="4563" st_id="196" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_43 = fmul double %omega, %a_elem_load_43

]]></node>
<StgValue><ssdm name="tmp_42_43"/></StgValue>
</operation>

<operation id="4564" st_id="196" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2963" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_44 = fmul double %omega, %a_elem_load_44

]]></node>
<StgValue><ssdm name="tmp_42_44"/></StgValue>
</operation>

<operation id="4565" st_id="196" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

]]></node>
<StgValue><ssdm name="tmp_42_45"/></StgValue>
</operation>

<operation id="4566" st_id="196" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

]]></node>
<StgValue><ssdm name="tmp_42_46"/></StgValue>
</operation>

<operation id="4567" st_id="196" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

]]></node>
<StgValue><ssdm name="tmp_42_47"/></StgValue>
</operation>

<operation id="4568" st_id="196" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

]]></node>
<StgValue><ssdm name="tmp_42_48"/></StgValue>
</operation>

<operation id="4569" st_id="196" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

]]></node>
<StgValue><ssdm name="tmp_42_49"/></StgValue>
</operation>

<operation id="4570" st_id="196" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

]]></node>
<StgValue><ssdm name="tmp_42_50_136"/></StgValue>
</operation>

<operation id="4571" st_id="196" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

]]></node>
<StgValue><ssdm name="tmp_42_51"/></StgValue>
</operation>

<operation id="4572" st_id="196" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

]]></node>
<StgValue><ssdm name="tmp_42_52"/></StgValue>
</operation>

<operation id="4573" st_id="196" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

]]></node>
<StgValue><ssdm name="tmp_42_53"/></StgValue>
</operation>

<operation id="4574" st_id="196" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

]]></node>
<StgValue><ssdm name="tmp_42_54"/></StgValue>
</operation>

<operation id="4575" st_id="196" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

]]></node>
<StgValue><ssdm name="tmp_42_55"/></StgValue>
</operation>

<operation id="4576" st_id="196" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

]]></node>
<StgValue><ssdm name="tmp_42_56"/></StgValue>
</operation>

<operation id="4577" st_id="196" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

]]></node>
<StgValue><ssdm name="tmp_42_57"/></StgValue>
</operation>

<operation id="4578" st_id="196" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

]]></node>
<StgValue><ssdm name="tmp_42_58"/></StgValue>
</operation>

<operation id="4579" st_id="196" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

]]></node>
<StgValue><ssdm name="tmp_42_59"/></StgValue>
</operation>

<operation id="4580" st_id="196" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

]]></node>
<StgValue><ssdm name="tmp_42_60"/></StgValue>
</operation>

<operation id="4581" st_id="196" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

]]></node>
<StgValue><ssdm name="tmp_42_61"/></StgValue>
</operation>

<operation id="4582" st_id="196" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

]]></node>
<StgValue><ssdm name="tmp_42_62"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="4583" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1470" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.64:0  %a_elem_load_63 = phi double [ %tmp_63_71, %65 ], [ undef, %._crit_edge.63 ]

]]></node>
<StgValue><ssdm name="a_elem_load_63"/></StgValue>
</operation>

<operation id="4584" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1483" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.65:0  %a_elem_load_64 = phi double [ %tmp_64_72, %66 ], [ undef, %._crit_edge.64 ]

]]></node>
<StgValue><ssdm name="a_elem_load_64"/></StgValue>
</operation>

<operation id="4585" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2928" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_43 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 43

]]></node>
<StgValue><ssdm name="doutc_1_addr_43"/></StgValue>
</operation>

<operation id="4586" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2929" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_185, i32* %doutc_1_addr_43, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4587" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2931" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_43 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 44

]]></node>
<StgValue><ssdm name="doutc_0_addr_43"/></StgValue>
</operation>

<operation id="4588" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2932" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_41, i32* %doutc_0_addr_43, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4589" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2933" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4590" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2941" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_44 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 44

]]></node>
<StgValue><ssdm name="doutc_1_addr_44"/></StgValue>
</operation>

<operation id="4591" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2942" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_186, i32* %doutc_1_addr_44, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4592" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2944" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_44 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 45

]]></node>
<StgValue><ssdm name="doutc_0_addr_44"/></StgValue>
</operation>

<operation id="4593" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2945" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_42, i32* %doutc_0_addr_44, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4594" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2946" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4595" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2951" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_43 = bitcast double %tmp_42_43 to i64

]]></node>
<StgValue><ssdm name="tmpc_43"/></StgValue>
</operation>

<operation id="4596" st_id="197" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_43 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_43)

]]></node>
<StgValue><ssdm name="c_elem_43"/></StgValue>
</operation>

<operation id="4597" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2953" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_187 = trunc i64 %c_elem_43 to i32

]]></node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="4598" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2956" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_43 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_43, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_43"/></StgValue>
</operation>

<operation id="4599" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2964" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_44 = bitcast double %tmp_42_44 to i64

]]></node>
<StgValue><ssdm name="tmpc_44"/></StgValue>
</operation>

<operation id="4600" st_id="197" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2965" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_44 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_44)

]]></node>
<StgValue><ssdm name="c_elem_44"/></StgValue>
</operation>

<operation id="4601" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2966" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_188 = trunc i64 %c_elem_44 to i32

]]></node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="4602" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2969" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_44 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_44, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_44"/></StgValue>
</operation>

<operation id="4603" st_id="197" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_45 = fmul double %omega, %a_elem_load_45

]]></node>
<StgValue><ssdm name="tmp_42_45"/></StgValue>
</operation>

<operation id="4604" st_id="197" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_46 = fmul double %omega, %a_elem_load_46

]]></node>
<StgValue><ssdm name="tmp_42_46"/></StgValue>
</operation>

<operation id="4605" st_id="197" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

]]></node>
<StgValue><ssdm name="tmp_42_47"/></StgValue>
</operation>

<operation id="4606" st_id="197" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

]]></node>
<StgValue><ssdm name="tmp_42_48"/></StgValue>
</operation>

<operation id="4607" st_id="197" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

]]></node>
<StgValue><ssdm name="tmp_42_49"/></StgValue>
</operation>

<operation id="4608" st_id="197" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

]]></node>
<StgValue><ssdm name="tmp_42_50_136"/></StgValue>
</operation>

<operation id="4609" st_id="197" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

]]></node>
<StgValue><ssdm name="tmp_42_51"/></StgValue>
</operation>

<operation id="4610" st_id="197" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

]]></node>
<StgValue><ssdm name="tmp_42_52"/></StgValue>
</operation>

<operation id="4611" st_id="197" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

]]></node>
<StgValue><ssdm name="tmp_42_53"/></StgValue>
</operation>

<operation id="4612" st_id="197" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

]]></node>
<StgValue><ssdm name="tmp_42_54"/></StgValue>
</operation>

<operation id="4613" st_id="197" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

]]></node>
<StgValue><ssdm name="tmp_42_55"/></StgValue>
</operation>

<operation id="4614" st_id="197" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

]]></node>
<StgValue><ssdm name="tmp_42_56"/></StgValue>
</operation>

<operation id="4615" st_id="197" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

]]></node>
<StgValue><ssdm name="tmp_42_57"/></StgValue>
</operation>

<operation id="4616" st_id="197" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

]]></node>
<StgValue><ssdm name="tmp_42_58"/></StgValue>
</operation>

<operation id="4617" st_id="197" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

]]></node>
<StgValue><ssdm name="tmp_42_59"/></StgValue>
</operation>

<operation id="4618" st_id="197" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

]]></node>
<StgValue><ssdm name="tmp_42_60"/></StgValue>
</operation>

<operation id="4619" st_id="197" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

]]></node>
<StgValue><ssdm name="tmp_42_61"/></StgValue>
</operation>

<operation id="4620" st_id="197" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

]]></node>
<StgValue><ssdm name="tmp_42_62"/></StgValue>
</operation>

<operation id="4621" st_id="197" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

]]></node>
<StgValue><ssdm name="tmp_42_63"/></StgValue>
</operation>

<operation id="4622" st_id="197" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

]]></node>
<StgValue><ssdm name="tmp_42_64"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="4623" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1496" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.66:0  %a_elem_load_65 = phi double [ %tmp_65_73, %67 ], [ undef, %._crit_edge.65 ]

]]></node>
<StgValue><ssdm name="a_elem_load_65"/></StgValue>
</operation>

<operation id="4624" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1509" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.67:0  %a_elem_load_66 = phi double [ %tmp_66_74, %68 ], [ undef, %._crit_edge.66 ]

]]></node>
<StgValue><ssdm name="a_elem_load_66"/></StgValue>
</operation>

<operation id="4625" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26770">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1519" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_67_75 = bitcast i64 %a_union_67 to double

]]></node>
<StgValue><ssdm name="tmp_67_75"/></StgValue>
</operation>

<operation id="4626" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26770">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4627" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26836">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1532" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_68_76 = bitcast i64 %a_union_68 to double

]]></node>
<StgValue><ssdm name="tmp_68_76"/></StgValue>
</operation>

<operation id="4628" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26836">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1533" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4629" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2954" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_45 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 45

]]></node>
<StgValue><ssdm name="doutc_1_addr_45"/></StgValue>
</operation>

<operation id="4630" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2955" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_187, i32* %doutc_1_addr_45, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4631" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2957" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_45 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 46

]]></node>
<StgValue><ssdm name="doutc_0_addr_45"/></StgValue>
</operation>

<operation id="4632" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2958" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_43, i32* %doutc_0_addr_45, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4633" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2959" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4634" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2967" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_46 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 46

]]></node>
<StgValue><ssdm name="doutc_1_addr_46"/></StgValue>
</operation>

<operation id="4635" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2968" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_188, i32* %doutc_1_addr_46, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4636" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2970" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_46 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 47

]]></node>
<StgValue><ssdm name="doutc_0_addr_46"/></StgValue>
</operation>

<operation id="4637" st_id="198" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2971" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_44, i32* %doutc_0_addr_46, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4638" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2972" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4639" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2977" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_45 = bitcast double %tmp_42_45 to i64

]]></node>
<StgValue><ssdm name="tmpc_45"/></StgValue>
</operation>

<operation id="4640" st_id="198" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2978" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_45 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_45)

]]></node>
<StgValue><ssdm name="c_elem_45"/></StgValue>
</operation>

<operation id="4641" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2979" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_189 = trunc i64 %c_elem_45 to i32

]]></node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="4642" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2982" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_45 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_45, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_45"/></StgValue>
</operation>

<operation id="4643" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2990" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_46 = bitcast double %tmp_42_46 to i64

]]></node>
<StgValue><ssdm name="tmpc_46"/></StgValue>
</operation>

<operation id="4644" st_id="198" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2991" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_46 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_46)

]]></node>
<StgValue><ssdm name="c_elem_46"/></StgValue>
</operation>

<operation id="4645" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2992" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_190 = trunc i64 %c_elem_46 to i32

]]></node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="4646" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2995" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_46 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_46, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_46"/></StgValue>
</operation>

<operation id="4647" st_id="198" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_47 = fmul double %omega, %a_elem_load_47

]]></node>
<StgValue><ssdm name="tmp_42_47"/></StgValue>
</operation>

<operation id="4648" st_id="198" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3015" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_48 = fmul double %omega, %a_elem_load_48

]]></node>
<StgValue><ssdm name="tmp_42_48"/></StgValue>
</operation>

<operation id="4649" st_id="198" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

]]></node>
<StgValue><ssdm name="tmp_42_49"/></StgValue>
</operation>

<operation id="4650" st_id="198" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

]]></node>
<StgValue><ssdm name="tmp_42_50_136"/></StgValue>
</operation>

<operation id="4651" st_id="198" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

]]></node>
<StgValue><ssdm name="tmp_42_51"/></StgValue>
</operation>

<operation id="4652" st_id="198" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

]]></node>
<StgValue><ssdm name="tmp_42_52"/></StgValue>
</operation>

<operation id="4653" st_id="198" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

]]></node>
<StgValue><ssdm name="tmp_42_53"/></StgValue>
</operation>

<operation id="4654" st_id="198" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

]]></node>
<StgValue><ssdm name="tmp_42_54"/></StgValue>
</operation>

<operation id="4655" st_id="198" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

]]></node>
<StgValue><ssdm name="tmp_42_55"/></StgValue>
</operation>

<operation id="4656" st_id="198" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

]]></node>
<StgValue><ssdm name="tmp_42_56"/></StgValue>
</operation>

<operation id="4657" st_id="198" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

]]></node>
<StgValue><ssdm name="tmp_42_57"/></StgValue>
</operation>

<operation id="4658" st_id="198" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

]]></node>
<StgValue><ssdm name="tmp_42_58"/></StgValue>
</operation>

<operation id="4659" st_id="198" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

]]></node>
<StgValue><ssdm name="tmp_42_59"/></StgValue>
</operation>

<operation id="4660" st_id="198" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

]]></node>
<StgValue><ssdm name="tmp_42_60"/></StgValue>
</operation>

<operation id="4661" st_id="198" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

]]></node>
<StgValue><ssdm name="tmp_42_61"/></StgValue>
</operation>

<operation id="4662" st_id="198" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

]]></node>
<StgValue><ssdm name="tmp_42_62"/></StgValue>
</operation>

<operation id="4663" st_id="198" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

]]></node>
<StgValue><ssdm name="tmp_42_63"/></StgValue>
</operation>

<operation id="4664" st_id="198" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

]]></node>
<StgValue><ssdm name="tmp_42_64"/></StgValue>
</operation>

<operation id="4665" st_id="198" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

]]></node>
<StgValue><ssdm name="tmp_42_65"/></StgValue>
</operation>

<operation id="4666" st_id="198" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

]]></node>
<StgValue><ssdm name="tmp_42_66"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="4667" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1522" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.68:0  %a_elem_load_67 = phi double [ %tmp_67_75, %69 ], [ undef, %._crit_edge.67 ]

]]></node>
<StgValue><ssdm name="a_elem_load_67"/></StgValue>
</operation>

<operation id="4668" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1535" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.69:0  %a_elem_load_68 = phi double [ %tmp_68_76, %70 ], [ undef, %._crit_edge.68 ]

]]></node>
<StgValue><ssdm name="a_elem_load_68"/></StgValue>
</operation>

<operation id="4669" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26903">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1545" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_69_77 = bitcast i64 %a_union_69 to double

]]></node>
<StgValue><ssdm name="tmp_69_77"/></StgValue>
</operation>

<operation id="4670" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26903">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1546" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4671" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26971">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1558" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_70_78 = bitcast i64 %a_union_70 to double

]]></node>
<StgValue><ssdm name="tmp_70_78"/></StgValue>
</operation>

<operation id="4672" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26971">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1559" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4673" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2980" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_47 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 47

]]></node>
<StgValue><ssdm name="doutc_1_addr_47"/></StgValue>
</operation>

<operation id="4674" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2981" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_189, i32* %doutc_1_addr_47, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4675" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2983" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_47 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 48

]]></node>
<StgValue><ssdm name="doutc_0_addr_47"/></StgValue>
</operation>

<operation id="4676" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2984" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_45, i32* %doutc_0_addr_47, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4677" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2985" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4678" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2993" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_48 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 48

]]></node>
<StgValue><ssdm name="doutc_1_addr_48"/></StgValue>
</operation>

<operation id="4679" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2994" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_190, i32* %doutc_1_addr_48, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4680" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2996" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_48 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 49

]]></node>
<StgValue><ssdm name="doutc_0_addr_48"/></StgValue>
</operation>

<operation id="4681" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2997" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_46, i32* %doutc_0_addr_48, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4682" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2998" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4683" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3003" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_47 = bitcast double %tmp_42_47 to i64

]]></node>
<StgValue><ssdm name="tmpc_47"/></StgValue>
</operation>

<operation id="4684" st_id="199" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3004" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_47 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_47)

]]></node>
<StgValue><ssdm name="c_elem_47"/></StgValue>
</operation>

<operation id="4685" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3005" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_191 = trunc i64 %c_elem_47 to i32

]]></node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="4686" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3008" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_47 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_47, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_47"/></StgValue>
</operation>

<operation id="4687" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3016" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_48 = bitcast double %tmp_42_48 to i64

]]></node>
<StgValue><ssdm name="tmpc_48"/></StgValue>
</operation>

<operation id="4688" st_id="199" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_48 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_48)

]]></node>
<StgValue><ssdm name="c_elem_48"/></StgValue>
</operation>

<operation id="4689" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3018" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_192 = trunc i64 %c_elem_48 to i32

]]></node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="4690" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3021" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_48 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_48, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_48"/></StgValue>
</operation>

<operation id="4691" st_id="199" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_49 = fmul double %omega, %a_elem_load_49

]]></node>
<StgValue><ssdm name="tmp_42_49"/></StgValue>
</operation>

<operation id="4692" st_id="199" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3041" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_50_136 = fmul double %omega, %a_elem_load_50

]]></node>
<StgValue><ssdm name="tmp_42_50_136"/></StgValue>
</operation>

<operation id="4693" st_id="199" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

]]></node>
<StgValue><ssdm name="tmp_42_51"/></StgValue>
</operation>

<operation id="4694" st_id="199" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

]]></node>
<StgValue><ssdm name="tmp_42_52"/></StgValue>
</operation>

<operation id="4695" st_id="199" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

]]></node>
<StgValue><ssdm name="tmp_42_53"/></StgValue>
</operation>

<operation id="4696" st_id="199" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

]]></node>
<StgValue><ssdm name="tmp_42_54"/></StgValue>
</operation>

<operation id="4697" st_id="199" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

]]></node>
<StgValue><ssdm name="tmp_42_55"/></StgValue>
</operation>

<operation id="4698" st_id="199" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

]]></node>
<StgValue><ssdm name="tmp_42_56"/></StgValue>
</operation>

<operation id="4699" st_id="199" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

]]></node>
<StgValue><ssdm name="tmp_42_57"/></StgValue>
</operation>

<operation id="4700" st_id="199" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

]]></node>
<StgValue><ssdm name="tmp_42_58"/></StgValue>
</operation>

<operation id="4701" st_id="199" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

]]></node>
<StgValue><ssdm name="tmp_42_59"/></StgValue>
</operation>

<operation id="4702" st_id="199" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

]]></node>
<StgValue><ssdm name="tmp_42_60"/></StgValue>
</operation>

<operation id="4703" st_id="199" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

]]></node>
<StgValue><ssdm name="tmp_42_61"/></StgValue>
</operation>

<operation id="4704" st_id="199" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

]]></node>
<StgValue><ssdm name="tmp_42_62"/></StgValue>
</operation>

<operation id="4705" st_id="199" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

]]></node>
<StgValue><ssdm name="tmp_42_63"/></StgValue>
</operation>

<operation id="4706" st_id="199" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

]]></node>
<StgValue><ssdm name="tmp_42_64"/></StgValue>
</operation>

<operation id="4707" st_id="199" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

]]></node>
<StgValue><ssdm name="tmp_42_65"/></StgValue>
</operation>

<operation id="4708" st_id="199" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

]]></node>
<StgValue><ssdm name="tmp_42_66"/></StgValue>
</operation>

<operation id="4709" st_id="199" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

]]></node>
<StgValue><ssdm name="tmp_42_67"/></StgValue>
</operation>

<operation id="4710" st_id="199" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

]]></node>
<StgValue><ssdm name="tmp_42_68"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="4711" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1548" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.70:0  %a_elem_load_69 = phi double [ %tmp_69_77, %71 ], [ undef, %._crit_edge.69 ]

]]></node>
<StgValue><ssdm name="a_elem_load_69"/></StgValue>
</operation>

<operation id="4712" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1561" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.71:0  %a_elem_load_70 = phi double [ %tmp_70_78, %72 ], [ undef, %._crit_edge.70 ]

]]></node>
<StgValue><ssdm name="a_elem_load_70"/></StgValue>
</operation>

<operation id="4713" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27040">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1571" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_71_79 = bitcast i64 %a_union_71 to double

]]></node>
<StgValue><ssdm name="tmp_71_79"/></StgValue>
</operation>

<operation id="4714" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27040">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1572" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4715" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27110">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1584" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_72_80 = bitcast i64 %a_union_72 to double

]]></node>
<StgValue><ssdm name="tmp_72_80"/></StgValue>
</operation>

<operation id="4716" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27110">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1585" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4717" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3006" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_49 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 49

]]></node>
<StgValue><ssdm name="doutc_1_addr_49"/></StgValue>
</operation>

<operation id="4718" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3007" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_191, i32* %doutc_1_addr_49, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4719" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3009" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_49 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 50

]]></node>
<StgValue><ssdm name="doutc_0_addr_49"/></StgValue>
</operation>

<operation id="4720" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3010" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_47, i32* %doutc_0_addr_49, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4721" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="tmp_131" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3011" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4722" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3019" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_50 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 50

]]></node>
<StgValue><ssdm name="doutc_1_addr_50"/></StgValue>
</operation>

<operation id="4723" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3020" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_192, i32* %doutc_1_addr_50, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4724" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3022" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_50 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 51

]]></node>
<StgValue><ssdm name="doutc_0_addr_50"/></StgValue>
</operation>

<operation id="4725" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3023" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_48, i32* %doutc_0_addr_50, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4726" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_132" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3024" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4727" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3029" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_49 = bitcast double %tmp_42_49 to i64

]]></node>
<StgValue><ssdm name="tmpc_49"/></StgValue>
</operation>

<operation id="4728" st_id="200" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3030" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_49 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_49)

]]></node>
<StgValue><ssdm name="c_elem_49"/></StgValue>
</operation>

<operation id="4729" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3031" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_193 = trunc i64 %c_elem_49 to i32

]]></node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="4730" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3034" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_49 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_49, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_49"/></StgValue>
</operation>

<operation id="4731" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3042" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_50 = bitcast double %tmp_42_50_136 to i64

]]></node>
<StgValue><ssdm name="tmpc_50"/></StgValue>
</operation>

<operation id="4732" st_id="200" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3043" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_50 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_50)

]]></node>
<StgValue><ssdm name="c_elem_50"/></StgValue>
</operation>

<operation id="4733" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3044" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_194 = trunc i64 %c_elem_50 to i32

]]></node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="4734" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3047" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_50 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_50, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_50"/></StgValue>
</operation>

<operation id="4735" st_id="200" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3054" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_51 = fmul double %omega, %a_elem_load_51

]]></node>
<StgValue><ssdm name="tmp_42_51"/></StgValue>
</operation>

<operation id="4736" st_id="200" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_52 = fmul double %omega, %a_elem_load_52

]]></node>
<StgValue><ssdm name="tmp_42_52"/></StgValue>
</operation>

<operation id="4737" st_id="200" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

]]></node>
<StgValue><ssdm name="tmp_42_53"/></StgValue>
</operation>

<operation id="4738" st_id="200" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

]]></node>
<StgValue><ssdm name="tmp_42_54"/></StgValue>
</operation>

<operation id="4739" st_id="200" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

]]></node>
<StgValue><ssdm name="tmp_42_55"/></StgValue>
</operation>

<operation id="4740" st_id="200" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

]]></node>
<StgValue><ssdm name="tmp_42_56"/></StgValue>
</operation>

<operation id="4741" st_id="200" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

]]></node>
<StgValue><ssdm name="tmp_42_57"/></StgValue>
</operation>

<operation id="4742" st_id="200" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

]]></node>
<StgValue><ssdm name="tmp_42_58"/></StgValue>
</operation>

<operation id="4743" st_id="200" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

]]></node>
<StgValue><ssdm name="tmp_42_59"/></StgValue>
</operation>

<operation id="4744" st_id="200" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

]]></node>
<StgValue><ssdm name="tmp_42_60"/></StgValue>
</operation>

<operation id="4745" st_id="200" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

]]></node>
<StgValue><ssdm name="tmp_42_61"/></StgValue>
</operation>

<operation id="4746" st_id="200" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

]]></node>
<StgValue><ssdm name="tmp_42_62"/></StgValue>
</operation>

<operation id="4747" st_id="200" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

]]></node>
<StgValue><ssdm name="tmp_42_63"/></StgValue>
</operation>

<operation id="4748" st_id="200" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

]]></node>
<StgValue><ssdm name="tmp_42_64"/></StgValue>
</operation>

<operation id="4749" st_id="200" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

]]></node>
<StgValue><ssdm name="tmp_42_65"/></StgValue>
</operation>

<operation id="4750" st_id="200" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

]]></node>
<StgValue><ssdm name="tmp_42_66"/></StgValue>
</operation>

<operation id="4751" st_id="200" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

]]></node>
<StgValue><ssdm name="tmp_42_67"/></StgValue>
</operation>

<operation id="4752" st_id="200" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

]]></node>
<StgValue><ssdm name="tmp_42_68"/></StgValue>
</operation>

<operation id="4753" st_id="200" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

]]></node>
<StgValue><ssdm name="tmp_42_69"/></StgValue>
</operation>

<operation id="4754" st_id="200" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

]]></node>
<StgValue><ssdm name="tmp_42_70"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="4755" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1574" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.72:0  %a_elem_load_71 = phi double [ %tmp_71_79, %73 ], [ undef, %._crit_edge.71 ]

]]></node>
<StgValue><ssdm name="a_elem_load_71"/></StgValue>
</operation>

<operation id="4756" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1587" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.73:0  %a_elem_load_72 = phi double [ %tmp_72_80, %74 ], [ undef, %._crit_edge.72 ]

]]></node>
<StgValue><ssdm name="a_elem_load_72"/></StgValue>
</operation>

<operation id="4757" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27181">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1597" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_73_81 = bitcast i64 %a_union_73 to double

]]></node>
<StgValue><ssdm name="tmp_73_81"/></StgValue>
</operation>

<operation id="4758" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27181">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1598" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4759" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27253">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1610" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_74_82 = bitcast i64 %a_union_74 to double

]]></node>
<StgValue><ssdm name="tmp_74_82"/></StgValue>
</operation>

<operation id="4760" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27253">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1611" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4761" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3032" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_51 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 51

]]></node>
<StgValue><ssdm name="doutc_1_addr_51"/></StgValue>
</operation>

<operation id="4762" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3033" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_193, i32* %doutc_1_addr_51, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4763" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3035" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_51 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 52

]]></node>
<StgValue><ssdm name="doutc_0_addr_51"/></StgValue>
</operation>

<operation id="4764" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3036" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_49, i32* %doutc_0_addr_51, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4765" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_133" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3037" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4766" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3045" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_52 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 52

]]></node>
<StgValue><ssdm name="doutc_1_addr_52"/></StgValue>
</operation>

<operation id="4767" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3046" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_194, i32* %doutc_1_addr_52, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4768" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3048" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_52 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 53

]]></node>
<StgValue><ssdm name="doutc_0_addr_52"/></StgValue>
</operation>

<operation id="4769" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3049" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_50, i32* %doutc_0_addr_52, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4770" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_51" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3050" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4771" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3055" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_51 = bitcast double %tmp_42_51 to i64

]]></node>
<StgValue><ssdm name="tmpc_51"/></StgValue>
</operation>

<operation id="4772" st_id="201" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3056" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_51 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_51)

]]></node>
<StgValue><ssdm name="c_elem_51"/></StgValue>
</operation>

<operation id="4773" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3057" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_195 = trunc i64 %c_elem_51 to i32

]]></node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="4774" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3060" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_51 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_51, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_51"/></StgValue>
</operation>

<operation id="4775" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3068" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_52 = bitcast double %tmp_42_52 to i64

]]></node>
<StgValue><ssdm name="tmpc_52"/></StgValue>
</operation>

<operation id="4776" st_id="201" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3069" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_52 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_52)

]]></node>
<StgValue><ssdm name="c_elem_52"/></StgValue>
</operation>

<operation id="4777" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3070" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_196 = trunc i64 %c_elem_52 to i32

]]></node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="4778" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3073" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_52 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_52, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_52"/></StgValue>
</operation>

<operation id="4779" st_id="201" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_53 = fmul double %omega, %a_elem_load_53

]]></node>
<StgValue><ssdm name="tmp_42_53"/></StgValue>
</operation>

<operation id="4780" st_id="201" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_54 = fmul double %omega, %a_elem_load_54

]]></node>
<StgValue><ssdm name="tmp_42_54"/></StgValue>
</operation>

<operation id="4781" st_id="201" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

]]></node>
<StgValue><ssdm name="tmp_42_55"/></StgValue>
</operation>

<operation id="4782" st_id="201" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

]]></node>
<StgValue><ssdm name="tmp_42_56"/></StgValue>
</operation>

<operation id="4783" st_id="201" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

]]></node>
<StgValue><ssdm name="tmp_42_57"/></StgValue>
</operation>

<operation id="4784" st_id="201" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

]]></node>
<StgValue><ssdm name="tmp_42_58"/></StgValue>
</operation>

<operation id="4785" st_id="201" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

]]></node>
<StgValue><ssdm name="tmp_42_59"/></StgValue>
</operation>

<operation id="4786" st_id="201" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

]]></node>
<StgValue><ssdm name="tmp_42_60"/></StgValue>
</operation>

<operation id="4787" st_id="201" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

]]></node>
<StgValue><ssdm name="tmp_42_61"/></StgValue>
</operation>

<operation id="4788" st_id="201" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

]]></node>
<StgValue><ssdm name="tmp_42_62"/></StgValue>
</operation>

<operation id="4789" st_id="201" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

]]></node>
<StgValue><ssdm name="tmp_42_63"/></StgValue>
</operation>

<operation id="4790" st_id="201" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

]]></node>
<StgValue><ssdm name="tmp_42_64"/></StgValue>
</operation>

<operation id="4791" st_id="201" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

]]></node>
<StgValue><ssdm name="tmp_42_65"/></StgValue>
</operation>

<operation id="4792" st_id="201" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

]]></node>
<StgValue><ssdm name="tmp_42_66"/></StgValue>
</operation>

<operation id="4793" st_id="201" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

]]></node>
<StgValue><ssdm name="tmp_42_67"/></StgValue>
</operation>

<operation id="4794" st_id="201" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

]]></node>
<StgValue><ssdm name="tmp_42_68"/></StgValue>
</operation>

<operation id="4795" st_id="201" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

]]></node>
<StgValue><ssdm name="tmp_42_69"/></StgValue>
</operation>

<operation id="4796" st_id="201" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

]]></node>
<StgValue><ssdm name="tmp_42_70"/></StgValue>
</operation>

<operation id="4797" st_id="201" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

]]></node>
<StgValue><ssdm name="tmp_42_71"/></StgValue>
</operation>

<operation id="4798" st_id="201" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

]]></node>
<StgValue><ssdm name="tmp_42_72"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="4799" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1600" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.74:0  %a_elem_load_73 = phi double [ %tmp_73_81, %75 ], [ undef, %._crit_edge.73 ]

]]></node>
<StgValue><ssdm name="a_elem_load_73"/></StgValue>
</operation>

<operation id="4800" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1613" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.75:0  %a_elem_load_74 = phi double [ %tmp_74_82, %76 ], [ undef, %._crit_edge.74 ]

]]></node>
<StgValue><ssdm name="a_elem_load_74"/></StgValue>
</operation>

<operation id="4801" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27326">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1623" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_75_83 = bitcast i64 %a_union_75 to double

]]></node>
<StgValue><ssdm name="tmp_75_83"/></StgValue>
</operation>

<operation id="4802" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27326">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1624" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4803" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27400">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1636" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_76_84 = bitcast i64 %a_union_76 to double

]]></node>
<StgValue><ssdm name="tmp_76_84"/></StgValue>
</operation>

<operation id="4804" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27400">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1637" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4805" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3058" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_53 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 53

]]></node>
<StgValue><ssdm name="doutc_1_addr_53"/></StgValue>
</operation>

<operation id="4806" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3059" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_195, i32* %doutc_1_addr_53, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4807" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3061" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_53 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 54

]]></node>
<StgValue><ssdm name="doutc_0_addr_53"/></StgValue>
</operation>

<operation id="4808" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3062" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_51, i32* %doutc_0_addr_53, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4809" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3063" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4810" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3071" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_54 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 54

]]></node>
<StgValue><ssdm name="doutc_1_addr_54"/></StgValue>
</operation>

<operation id="4811" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3072" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_196, i32* %doutc_1_addr_54, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4812" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3074" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_54 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 55

]]></node>
<StgValue><ssdm name="doutc_0_addr_54"/></StgValue>
</operation>

<operation id="4813" st_id="202" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3075" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_52, i32* %doutc_0_addr_54, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4814" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_53" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3076" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4815" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3081" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_53 = bitcast double %tmp_42_53 to i64

]]></node>
<StgValue><ssdm name="tmpc_53"/></StgValue>
</operation>

<operation id="4816" st_id="202" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_53 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_53)

]]></node>
<StgValue><ssdm name="c_elem_53"/></StgValue>
</operation>

<operation id="4817" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3083" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_197 = trunc i64 %c_elem_53 to i32

]]></node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="4818" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3086" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_53 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_53, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_53"/></StgValue>
</operation>

<operation id="4819" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3094" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_54 = bitcast double %tmp_42_54 to i64

]]></node>
<StgValue><ssdm name="tmpc_54"/></StgValue>
</operation>

<operation id="4820" st_id="202" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3095" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_54 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_54)

]]></node>
<StgValue><ssdm name="c_elem_54"/></StgValue>
</operation>

<operation id="4821" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3096" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_198 = trunc i64 %c_elem_54 to i32

]]></node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="4822" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3099" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_54 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_54, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_54"/></StgValue>
</operation>

<operation id="4823" st_id="202" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_55 = fmul double %omega, %a_elem_load_55

]]></node>
<StgValue><ssdm name="tmp_42_55"/></StgValue>
</operation>

<operation id="4824" st_id="202" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_56 = fmul double %omega, %a_elem_load_56

]]></node>
<StgValue><ssdm name="tmp_42_56"/></StgValue>
</operation>

<operation id="4825" st_id="202" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

]]></node>
<StgValue><ssdm name="tmp_42_57"/></StgValue>
</operation>

<operation id="4826" st_id="202" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

]]></node>
<StgValue><ssdm name="tmp_42_58"/></StgValue>
</operation>

<operation id="4827" st_id="202" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

]]></node>
<StgValue><ssdm name="tmp_42_59"/></StgValue>
</operation>

<operation id="4828" st_id="202" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

]]></node>
<StgValue><ssdm name="tmp_42_60"/></StgValue>
</operation>

<operation id="4829" st_id="202" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

]]></node>
<StgValue><ssdm name="tmp_42_61"/></StgValue>
</operation>

<operation id="4830" st_id="202" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

]]></node>
<StgValue><ssdm name="tmp_42_62"/></StgValue>
</operation>

<operation id="4831" st_id="202" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

]]></node>
<StgValue><ssdm name="tmp_42_63"/></StgValue>
</operation>

<operation id="4832" st_id="202" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

]]></node>
<StgValue><ssdm name="tmp_42_64"/></StgValue>
</operation>

<operation id="4833" st_id="202" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

]]></node>
<StgValue><ssdm name="tmp_42_65"/></StgValue>
</operation>

<operation id="4834" st_id="202" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

]]></node>
<StgValue><ssdm name="tmp_42_66"/></StgValue>
</operation>

<operation id="4835" st_id="202" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

]]></node>
<StgValue><ssdm name="tmp_42_67"/></StgValue>
</operation>

<operation id="4836" st_id="202" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

]]></node>
<StgValue><ssdm name="tmp_42_68"/></StgValue>
</operation>

<operation id="4837" st_id="202" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

]]></node>
<StgValue><ssdm name="tmp_42_69"/></StgValue>
</operation>

<operation id="4838" st_id="202" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

]]></node>
<StgValue><ssdm name="tmp_42_70"/></StgValue>
</operation>

<operation id="4839" st_id="202" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

]]></node>
<StgValue><ssdm name="tmp_42_71"/></StgValue>
</operation>

<operation id="4840" st_id="202" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

]]></node>
<StgValue><ssdm name="tmp_42_72"/></StgValue>
</operation>

<operation id="4841" st_id="202" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

]]></node>
<StgValue><ssdm name="tmp_42_73"/></StgValue>
</operation>

<operation id="4842" st_id="202" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

]]></node>
<StgValue><ssdm name="tmp_42_74"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="4843" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1626" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.76:0  %a_elem_load_75 = phi double [ %tmp_75_83, %77 ], [ undef, %._crit_edge.75 ]

]]></node>
<StgValue><ssdm name="a_elem_load_75"/></StgValue>
</operation>

<operation id="4844" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1639" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.77:0  %a_elem_load_76 = phi double [ %tmp_76_84, %78 ], [ undef, %._crit_edge.76 ]

]]></node>
<StgValue><ssdm name="a_elem_load_76"/></StgValue>
</operation>

<operation id="4845" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27475">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_77_85 = bitcast i64 %a_union_77 to double

]]></node>
<StgValue><ssdm name="tmp_77_85"/></StgValue>
</operation>

<operation id="4846" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27475">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1650" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4847" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27551">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1662" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_78_86 = bitcast i64 %a_union_78 to double

]]></node>
<StgValue><ssdm name="tmp_78_86"/></StgValue>
</operation>

<operation id="4848" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27551">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4849" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3084" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_55 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 55

]]></node>
<StgValue><ssdm name="doutc_1_addr_55"/></StgValue>
</operation>

<operation id="4850" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3085" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_197, i32* %doutc_1_addr_55, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4851" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3087" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_55 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 56

]]></node>
<StgValue><ssdm name="doutc_0_addr_55"/></StgValue>
</operation>

<operation id="4852" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3088" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_53, i32* %doutc_0_addr_55, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4853" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3089" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4854" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3097" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_56 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 56

]]></node>
<StgValue><ssdm name="doutc_1_addr_56"/></StgValue>
</operation>

<operation id="4855" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3098" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_198, i32* %doutc_1_addr_56, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4856" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3100" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_56 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 57

]]></node>
<StgValue><ssdm name="doutc_0_addr_56"/></StgValue>
</operation>

<operation id="4857" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3101" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_54, i32* %doutc_0_addr_56, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4858" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3102" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4859" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3107" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_55 = bitcast double %tmp_42_55 to i64

]]></node>
<StgValue><ssdm name="tmpc_55"/></StgValue>
</operation>

<operation id="4860" st_id="203" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_55 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_55)

]]></node>
<StgValue><ssdm name="c_elem_55"/></StgValue>
</operation>

<operation id="4861" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3109" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_199 = trunc i64 %c_elem_55 to i32

]]></node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="4862" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3112" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_55 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_55, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_55"/></StgValue>
</operation>

<operation id="4863" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3120" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_56 = bitcast double %tmp_42_56 to i64

]]></node>
<StgValue><ssdm name="tmpc_56"/></StgValue>
</operation>

<operation id="4864" st_id="203" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_56 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_56)

]]></node>
<StgValue><ssdm name="c_elem_56"/></StgValue>
</operation>

<operation id="4865" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3122" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_200 = trunc i64 %c_elem_56 to i32

]]></node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="4866" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3125" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_56_137 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_56, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_56_137"/></StgValue>
</operation>

<operation id="4867" st_id="203" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_57 = fmul double %omega, %a_elem_load_57

]]></node>
<StgValue><ssdm name="tmp_42_57"/></StgValue>
</operation>

<operation id="4868" st_id="203" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_58 = fmul double %omega, %a_elem_load_58

]]></node>
<StgValue><ssdm name="tmp_42_58"/></StgValue>
</operation>

<operation id="4869" st_id="203" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

]]></node>
<StgValue><ssdm name="tmp_42_59"/></StgValue>
</operation>

<operation id="4870" st_id="203" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

]]></node>
<StgValue><ssdm name="tmp_42_60"/></StgValue>
</operation>

<operation id="4871" st_id="203" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

]]></node>
<StgValue><ssdm name="tmp_42_61"/></StgValue>
</operation>

<operation id="4872" st_id="203" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

]]></node>
<StgValue><ssdm name="tmp_42_62"/></StgValue>
</operation>

<operation id="4873" st_id="203" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

]]></node>
<StgValue><ssdm name="tmp_42_63"/></StgValue>
</operation>

<operation id="4874" st_id="203" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

]]></node>
<StgValue><ssdm name="tmp_42_64"/></StgValue>
</operation>

<operation id="4875" st_id="203" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

]]></node>
<StgValue><ssdm name="tmp_42_65"/></StgValue>
</operation>

<operation id="4876" st_id="203" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

]]></node>
<StgValue><ssdm name="tmp_42_66"/></StgValue>
</operation>

<operation id="4877" st_id="203" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

]]></node>
<StgValue><ssdm name="tmp_42_67"/></StgValue>
</operation>

<operation id="4878" st_id="203" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

]]></node>
<StgValue><ssdm name="tmp_42_68"/></StgValue>
</operation>

<operation id="4879" st_id="203" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

]]></node>
<StgValue><ssdm name="tmp_42_69"/></StgValue>
</operation>

<operation id="4880" st_id="203" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

]]></node>
<StgValue><ssdm name="tmp_42_70"/></StgValue>
</operation>

<operation id="4881" st_id="203" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

]]></node>
<StgValue><ssdm name="tmp_42_71"/></StgValue>
</operation>

<operation id="4882" st_id="203" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

]]></node>
<StgValue><ssdm name="tmp_42_72"/></StgValue>
</operation>

<operation id="4883" st_id="203" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

]]></node>
<StgValue><ssdm name="tmp_42_73"/></StgValue>
</operation>

<operation id="4884" st_id="203" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

]]></node>
<StgValue><ssdm name="tmp_42_74"/></StgValue>
</operation>

<operation id="4885" st_id="203" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

]]></node>
<StgValue><ssdm name="tmp_42_75"/></StgValue>
</operation>

<operation id="4886" st_id="203" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

]]></node>
<StgValue><ssdm name="tmp_42_76"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="4887" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1652" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.78:0  %a_elem_load_77 = phi double [ %tmp_77_85, %79 ], [ undef, %._crit_edge.77 ]

]]></node>
<StgValue><ssdm name="a_elem_load_77"/></StgValue>
</operation>

<operation id="4888" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1665" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.79:0  %a_elem_load_78 = phi double [ %tmp_78_86, %80 ], [ undef, %._crit_edge.78 ]

]]></node>
<StgValue><ssdm name="a_elem_load_78"/></StgValue>
</operation>

<operation id="4889" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27628">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1675" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_79_87 = bitcast i64 %a_union_79 to double

]]></node>
<StgValue><ssdm name="tmp_79_87"/></StgValue>
</operation>

<operation id="4890" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27628">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4891" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27706">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1688" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_80_88 = bitcast i64 %a_union_80 to double

]]></node>
<StgValue><ssdm name="tmp_80_88"/></StgValue>
</operation>

<operation id="4892" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27706">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1689" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4893" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3110" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_57 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 57

]]></node>
<StgValue><ssdm name="doutc_1_addr_57"/></StgValue>
</operation>

<operation id="4894" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3111" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_199, i32* %doutc_1_addr_57, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4895" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_57 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 58

]]></node>
<StgValue><ssdm name="doutc_0_addr_57"/></StgValue>
</operation>

<operation id="4896" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3114" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_55, i32* %doutc_0_addr_57, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4897" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_56" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3115" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4898" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3123" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_58 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 58

]]></node>
<StgValue><ssdm name="doutc_1_addr_58"/></StgValue>
</operation>

<operation id="4899" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3124" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_200, i32* %doutc_1_addr_58, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4900" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3126" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_58 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 59

]]></node>
<StgValue><ssdm name="doutc_0_addr_58"/></StgValue>
</operation>

<operation id="4901" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3127" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_56_137, i32* %doutc_0_addr_58, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4902" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3128" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4903" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3133" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_57 = bitcast double %tmp_42_57 to i64

]]></node>
<StgValue><ssdm name="tmpc_57"/></StgValue>
</operation>

<operation id="4904" st_id="204" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_57 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_57)

]]></node>
<StgValue><ssdm name="c_elem_57"/></StgValue>
</operation>

<operation id="4905" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3135" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_201 = trunc i64 %c_elem_57 to i32

]]></node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="4906" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_57 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_57, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_57"/></StgValue>
</operation>

<operation id="4907" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3146" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_58 = bitcast double %tmp_42_58 to i64

]]></node>
<StgValue><ssdm name="tmpc_58"/></StgValue>
</operation>

<operation id="4908" st_id="204" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_58 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_58)

]]></node>
<StgValue><ssdm name="c_elem_58"/></StgValue>
</operation>

<operation id="4909" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3148" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_202 = trunc i64 %c_elem_58 to i32

]]></node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="4910" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_58 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_58, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_58"/></StgValue>
</operation>

<operation id="4911" st_id="204" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_59 = fmul double %omega, %a_elem_load_59

]]></node>
<StgValue><ssdm name="tmp_42_59"/></StgValue>
</operation>

<operation id="4912" st_id="204" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_60 = fmul double %omega, %a_elem_load_60

]]></node>
<StgValue><ssdm name="tmp_42_60"/></StgValue>
</operation>

<operation id="4913" st_id="204" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

]]></node>
<StgValue><ssdm name="tmp_42_61"/></StgValue>
</operation>

<operation id="4914" st_id="204" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

]]></node>
<StgValue><ssdm name="tmp_42_62"/></StgValue>
</operation>

<operation id="4915" st_id="204" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

]]></node>
<StgValue><ssdm name="tmp_42_63"/></StgValue>
</operation>

<operation id="4916" st_id="204" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

]]></node>
<StgValue><ssdm name="tmp_42_64"/></StgValue>
</operation>

<operation id="4917" st_id="204" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

]]></node>
<StgValue><ssdm name="tmp_42_65"/></StgValue>
</operation>

<operation id="4918" st_id="204" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

]]></node>
<StgValue><ssdm name="tmp_42_66"/></StgValue>
</operation>

<operation id="4919" st_id="204" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

]]></node>
<StgValue><ssdm name="tmp_42_67"/></StgValue>
</operation>

<operation id="4920" st_id="204" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

]]></node>
<StgValue><ssdm name="tmp_42_68"/></StgValue>
</operation>

<operation id="4921" st_id="204" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

]]></node>
<StgValue><ssdm name="tmp_42_69"/></StgValue>
</operation>

<operation id="4922" st_id="204" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

]]></node>
<StgValue><ssdm name="tmp_42_70"/></StgValue>
</operation>

<operation id="4923" st_id="204" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

]]></node>
<StgValue><ssdm name="tmp_42_71"/></StgValue>
</operation>

<operation id="4924" st_id="204" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

]]></node>
<StgValue><ssdm name="tmp_42_72"/></StgValue>
</operation>

<operation id="4925" st_id="204" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

]]></node>
<StgValue><ssdm name="tmp_42_73"/></StgValue>
</operation>

<operation id="4926" st_id="204" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

]]></node>
<StgValue><ssdm name="tmp_42_74"/></StgValue>
</operation>

<operation id="4927" st_id="204" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

]]></node>
<StgValue><ssdm name="tmp_42_75"/></StgValue>
</operation>

<operation id="4928" st_id="204" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

]]></node>
<StgValue><ssdm name="tmp_42_76"/></StgValue>
</operation>

<operation id="4929" st_id="204" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

]]></node>
<StgValue><ssdm name="tmp_42_77"/></StgValue>
</operation>

<operation id="4930" st_id="204" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

]]></node>
<StgValue><ssdm name="tmp_42_78"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="4931" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1678" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.80:0  %a_elem_load_79 = phi double [ %tmp_79_87, %81 ], [ undef, %._crit_edge.79 ]

]]></node>
<StgValue><ssdm name="a_elem_load_79"/></StgValue>
</operation>

<operation id="4932" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1691" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.81:0  %a_elem_load_80 = phi double [ %tmp_80_88, %82 ], [ undef, %._crit_edge.80 ]

]]></node>
<StgValue><ssdm name="a_elem_load_80"/></StgValue>
</operation>

<operation id="4933" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27785">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1701" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_81_89 = bitcast i64 %a_union_81 to double

]]></node>
<StgValue><ssdm name="tmp_81_89"/></StgValue>
</operation>

<operation id="4934" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27785">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1702" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4935" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27865">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1714" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_82_90 = bitcast i64 %a_union_82 to double

]]></node>
<StgValue><ssdm name="tmp_82_90"/></StgValue>
</operation>

<operation id="4936" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27865">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1715" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4937" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3136" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_59 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 59

]]></node>
<StgValue><ssdm name="doutc_1_addr_59"/></StgValue>
</operation>

<operation id="4938" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3137" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_201, i32* %doutc_1_addr_59, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4939" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3139" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_59 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 60

]]></node>
<StgValue><ssdm name="doutc_0_addr_59"/></StgValue>
</operation>

<operation id="4940" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3140" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_57, i32* %doutc_0_addr_59, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4941" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3141" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4942" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3149" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_60 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 60

]]></node>
<StgValue><ssdm name="doutc_1_addr_60"/></StgValue>
</operation>

<operation id="4943" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3150" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_202, i32* %doutc_1_addr_60, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4944" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3152" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_60 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 61

]]></node>
<StgValue><ssdm name="doutc_0_addr_60"/></StgValue>
</operation>

<operation id="4945" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3153" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_58, i32* %doutc_0_addr_60, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4946" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3154" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4947" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3159" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_59 = bitcast double %tmp_42_59 to i64

]]></node>
<StgValue><ssdm name="tmpc_59"/></StgValue>
</operation>

<operation id="4948" st_id="205" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_59 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_59)

]]></node>
<StgValue><ssdm name="c_elem_59"/></StgValue>
</operation>

<operation id="4949" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3161" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_203 = trunc i64 %c_elem_59 to i32

]]></node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="4950" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_59 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_59, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_59"/></StgValue>
</operation>

<operation id="4951" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3172" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_60 = bitcast double %tmp_42_60 to i64

]]></node>
<StgValue><ssdm name="tmpc_60"/></StgValue>
</operation>

<operation id="4952" st_id="205" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_60 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_60)

]]></node>
<StgValue><ssdm name="c_elem_60"/></StgValue>
</operation>

<operation id="4953" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3174" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_204 = trunc i64 %c_elem_60 to i32

]]></node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="4954" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_60 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_60, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_60"/></StgValue>
</operation>

<operation id="4955" st_id="205" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_61 = fmul double %omega, %a_elem_load_61

]]></node>
<StgValue><ssdm name="tmp_42_61"/></StgValue>
</operation>

<operation id="4956" st_id="205" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_62 = fmul double %omega, %a_elem_load_62

]]></node>
<StgValue><ssdm name="tmp_42_62"/></StgValue>
</operation>

<operation id="4957" st_id="205" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

]]></node>
<StgValue><ssdm name="tmp_42_63"/></StgValue>
</operation>

<operation id="4958" st_id="205" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

]]></node>
<StgValue><ssdm name="tmp_42_64"/></StgValue>
</operation>

<operation id="4959" st_id="205" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

]]></node>
<StgValue><ssdm name="tmp_42_65"/></StgValue>
</operation>

<operation id="4960" st_id="205" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

]]></node>
<StgValue><ssdm name="tmp_42_66"/></StgValue>
</operation>

<operation id="4961" st_id="205" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

]]></node>
<StgValue><ssdm name="tmp_42_67"/></StgValue>
</operation>

<operation id="4962" st_id="205" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

]]></node>
<StgValue><ssdm name="tmp_42_68"/></StgValue>
</operation>

<operation id="4963" st_id="205" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

]]></node>
<StgValue><ssdm name="tmp_42_69"/></StgValue>
</operation>

<operation id="4964" st_id="205" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

]]></node>
<StgValue><ssdm name="tmp_42_70"/></StgValue>
</operation>

<operation id="4965" st_id="205" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

]]></node>
<StgValue><ssdm name="tmp_42_71"/></StgValue>
</operation>

<operation id="4966" st_id="205" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

]]></node>
<StgValue><ssdm name="tmp_42_72"/></StgValue>
</operation>

<operation id="4967" st_id="205" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

]]></node>
<StgValue><ssdm name="tmp_42_73"/></StgValue>
</operation>

<operation id="4968" st_id="205" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

]]></node>
<StgValue><ssdm name="tmp_42_74"/></StgValue>
</operation>

<operation id="4969" st_id="205" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

]]></node>
<StgValue><ssdm name="tmp_42_75"/></StgValue>
</operation>

<operation id="4970" st_id="205" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

]]></node>
<StgValue><ssdm name="tmp_42_76"/></StgValue>
</operation>

<operation id="4971" st_id="205" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

]]></node>
<StgValue><ssdm name="tmp_42_77"/></StgValue>
</operation>

<operation id="4972" st_id="205" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

]]></node>
<StgValue><ssdm name="tmp_42_78"/></StgValue>
</operation>

<operation id="4973" st_id="205" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

]]></node>
<StgValue><ssdm name="tmp_42_79"/></StgValue>
</operation>

<operation id="4974" st_id="205" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

]]></node>
<StgValue><ssdm name="tmp_42_80"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="4975" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1704" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.82:0  %a_elem_load_81 = phi double [ %tmp_81_89, %83 ], [ undef, %._crit_edge.81 ]

]]></node>
<StgValue><ssdm name="a_elem_load_81"/></StgValue>
</operation>

<operation id="4976" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1717" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.83:0  %a_elem_load_82 = phi double [ %tmp_82_90, %84 ], [ undef, %._crit_edge.82 ]

]]></node>
<StgValue><ssdm name="a_elem_load_82"/></StgValue>
</operation>

<operation id="4977" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27946">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1727" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_83_91 = bitcast i64 %a_union_83 to double

]]></node>
<StgValue><ssdm name="tmp_83_91"/></StgValue>
</operation>

<operation id="4978" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27946">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1728" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4979" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28028">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1740" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_84_92 = bitcast i64 %a_union_84 to double

]]></node>
<StgValue><ssdm name="tmp_84_92"/></StgValue>
</operation>

<operation id="4980" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28028">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1741" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4981" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3162" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_61 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 61

]]></node>
<StgValue><ssdm name="doutc_1_addr_61"/></StgValue>
</operation>

<operation id="4982" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3163" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_203, i32* %doutc_1_addr_61, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4983" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3165" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_61 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 62

]]></node>
<StgValue><ssdm name="doutc_0_addr_61"/></StgValue>
</operation>

<operation id="4984" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3166" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_59, i32* %doutc_0_addr_61, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4985" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3167" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4986" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3175" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_62 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 62

]]></node>
<StgValue><ssdm name="doutc_1_addr_62"/></StgValue>
</operation>

<operation id="4987" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3176" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_204, i32* %doutc_1_addr_62, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4988" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3178" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_62 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 63

]]></node>
<StgValue><ssdm name="doutc_0_addr_62"/></StgValue>
</operation>

<operation id="4989" st_id="206" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3179" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_60, i32* %doutc_0_addr_62, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4990" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3180" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4991" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3185" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_61 = bitcast double %tmp_42_61 to i64

]]></node>
<StgValue><ssdm name="tmpc_61"/></StgValue>
</operation>

<operation id="4992" st_id="206" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_61 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_61)

]]></node>
<StgValue><ssdm name="c_elem_61"/></StgValue>
</operation>

<operation id="4993" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3187" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_205 = trunc i64 %c_elem_61 to i32

]]></node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="4994" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3190" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_61 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_61, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_61"/></StgValue>
</operation>

<operation id="4995" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3198" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_62 = bitcast double %tmp_42_62 to i64

]]></node>
<StgValue><ssdm name="tmpc_62"/></StgValue>
</operation>

<operation id="4996" st_id="206" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_62 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_62)

]]></node>
<StgValue><ssdm name="c_elem_62"/></StgValue>
</operation>

<operation id="4997" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3200" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_206 = trunc i64 %c_elem_62 to i32

]]></node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="4998" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_62 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_62, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_62"/></StgValue>
</operation>

<operation id="4999" st_id="206" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_63 = fmul double %omega, %a_elem_load_63

]]></node>
<StgValue><ssdm name="tmp_42_63"/></StgValue>
</operation>

<operation id="5000" st_id="206" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3223" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_64 = fmul double %omega, %a_elem_load_64

]]></node>
<StgValue><ssdm name="tmp_42_64"/></StgValue>
</operation>

<operation id="5001" st_id="206" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

]]></node>
<StgValue><ssdm name="tmp_42_65"/></StgValue>
</operation>

<operation id="5002" st_id="206" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

]]></node>
<StgValue><ssdm name="tmp_42_66"/></StgValue>
</operation>

<operation id="5003" st_id="206" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

]]></node>
<StgValue><ssdm name="tmp_42_67"/></StgValue>
</operation>

<operation id="5004" st_id="206" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

]]></node>
<StgValue><ssdm name="tmp_42_68"/></StgValue>
</operation>

<operation id="5005" st_id="206" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

]]></node>
<StgValue><ssdm name="tmp_42_69"/></StgValue>
</operation>

<operation id="5006" st_id="206" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

]]></node>
<StgValue><ssdm name="tmp_42_70"/></StgValue>
</operation>

<operation id="5007" st_id="206" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

]]></node>
<StgValue><ssdm name="tmp_42_71"/></StgValue>
</operation>

<operation id="5008" st_id="206" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

]]></node>
<StgValue><ssdm name="tmp_42_72"/></StgValue>
</operation>

<operation id="5009" st_id="206" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

]]></node>
<StgValue><ssdm name="tmp_42_73"/></StgValue>
</operation>

<operation id="5010" st_id="206" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

]]></node>
<StgValue><ssdm name="tmp_42_74"/></StgValue>
</operation>

<operation id="5011" st_id="206" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

]]></node>
<StgValue><ssdm name="tmp_42_75"/></StgValue>
</operation>

<operation id="5012" st_id="206" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

]]></node>
<StgValue><ssdm name="tmp_42_76"/></StgValue>
</operation>

<operation id="5013" st_id="206" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

]]></node>
<StgValue><ssdm name="tmp_42_77"/></StgValue>
</operation>

<operation id="5014" st_id="206" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

]]></node>
<StgValue><ssdm name="tmp_42_78"/></StgValue>
</operation>

<operation id="5015" st_id="206" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

]]></node>
<StgValue><ssdm name="tmp_42_79"/></StgValue>
</operation>

<operation id="5016" st_id="206" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

]]></node>
<StgValue><ssdm name="tmp_42_80"/></StgValue>
</operation>

<operation id="5017" st_id="206" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

]]></node>
<StgValue><ssdm name="tmp_42_81"/></StgValue>
</operation>

<operation id="5018" st_id="206" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

]]></node>
<StgValue><ssdm name="tmp_42_82"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="5019" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1730" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.84:0  %a_elem_load_83 = phi double [ %tmp_83_91, %85 ], [ undef, %._crit_edge.83 ]

]]></node>
<StgValue><ssdm name="a_elem_load_83"/></StgValue>
</operation>

<operation id="5020" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1743" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.85:0  %a_elem_load_84 = phi double [ %tmp_84_92, %86 ], [ undef, %._crit_edge.84 ]

]]></node>
<StgValue><ssdm name="a_elem_load_84"/></StgValue>
</operation>

<operation id="5021" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28111">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1753" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_85_93 = bitcast i64 %a_union_85 to double

]]></node>
<StgValue><ssdm name="tmp_85_93"/></StgValue>
</operation>

<operation id="5022" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28111">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1754" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5023" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28195">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1766" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_86_94 = bitcast i64 %a_union_86 to double

]]></node>
<StgValue><ssdm name="tmp_86_94"/></StgValue>
</operation>

<operation id="5024" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28195">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1767" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.87

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5025" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3188" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_63 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 63

]]></node>
<StgValue><ssdm name="doutc_1_addr_63"/></StgValue>
</operation>

<operation id="5026" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3189" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_205, i32* %doutc_1_addr_63, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5027" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3191" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_63 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 64

]]></node>
<StgValue><ssdm name="doutc_0_addr_63"/></StgValue>
</operation>

<operation id="5028" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3192" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_61, i32* %doutc_0_addr_63, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5029" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3193" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5030" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3201" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_64 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 64

]]></node>
<StgValue><ssdm name="doutc_1_addr_64"/></StgValue>
</operation>

<operation id="5031" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3202" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_206, i32* %doutc_1_addr_64, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5032" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3204" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_64 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 65

]]></node>
<StgValue><ssdm name="doutc_0_addr_64"/></StgValue>
</operation>

<operation id="5033" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3205" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_62, i32* %doutc_0_addr_64, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5034" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3206" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5035" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3211" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_63 = bitcast double %tmp_42_63 to i64

]]></node>
<StgValue><ssdm name="tmpc_63"/></StgValue>
</operation>

<operation id="5036" st_id="207" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_63 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_63)

]]></node>
<StgValue><ssdm name="c_elem_63"/></StgValue>
</operation>

<operation id="5037" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3213" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_207 = trunc i64 %c_elem_63 to i32

]]></node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="5038" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3216" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_63 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_63, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_63"/></StgValue>
</operation>

<operation id="5039" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3224" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_64 = bitcast double %tmp_42_64 to i64

]]></node>
<StgValue><ssdm name="tmpc_64"/></StgValue>
</operation>

<operation id="5040" st_id="207" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_64 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_64)

]]></node>
<StgValue><ssdm name="c_elem_64"/></StgValue>
</operation>

<operation id="5041" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3226" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_208 = trunc i64 %c_elem_64 to i32

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="5042" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3229" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_64 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_64, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_64"/></StgValue>
</operation>

<operation id="5043" st_id="207" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_65 = fmul double %omega, %a_elem_load_65

]]></node>
<StgValue><ssdm name="tmp_42_65"/></StgValue>
</operation>

<operation id="5044" st_id="207" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3249" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_66 = fmul double %omega, %a_elem_load_66

]]></node>
<StgValue><ssdm name="tmp_42_66"/></StgValue>
</operation>

<operation id="5045" st_id="207" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

]]></node>
<StgValue><ssdm name="tmp_42_67"/></StgValue>
</operation>

<operation id="5046" st_id="207" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

]]></node>
<StgValue><ssdm name="tmp_42_68"/></StgValue>
</operation>

<operation id="5047" st_id="207" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

]]></node>
<StgValue><ssdm name="tmp_42_69"/></StgValue>
</operation>

<operation id="5048" st_id="207" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

]]></node>
<StgValue><ssdm name="tmp_42_70"/></StgValue>
</operation>

<operation id="5049" st_id="207" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

]]></node>
<StgValue><ssdm name="tmp_42_71"/></StgValue>
</operation>

<operation id="5050" st_id="207" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

]]></node>
<StgValue><ssdm name="tmp_42_72"/></StgValue>
</operation>

<operation id="5051" st_id="207" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

]]></node>
<StgValue><ssdm name="tmp_42_73"/></StgValue>
</operation>

<operation id="5052" st_id="207" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

]]></node>
<StgValue><ssdm name="tmp_42_74"/></StgValue>
</operation>

<operation id="5053" st_id="207" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

]]></node>
<StgValue><ssdm name="tmp_42_75"/></StgValue>
</operation>

<operation id="5054" st_id="207" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

]]></node>
<StgValue><ssdm name="tmp_42_76"/></StgValue>
</operation>

<operation id="5055" st_id="207" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

]]></node>
<StgValue><ssdm name="tmp_42_77"/></StgValue>
</operation>

<operation id="5056" st_id="207" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

]]></node>
<StgValue><ssdm name="tmp_42_78"/></StgValue>
</operation>

<operation id="5057" st_id="207" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

]]></node>
<StgValue><ssdm name="tmp_42_79"/></StgValue>
</operation>

<operation id="5058" st_id="207" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

]]></node>
<StgValue><ssdm name="tmp_42_80"/></StgValue>
</operation>

<operation id="5059" st_id="207" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

]]></node>
<StgValue><ssdm name="tmp_42_81"/></StgValue>
</operation>

<operation id="5060" st_id="207" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

]]></node>
<StgValue><ssdm name="tmp_42_82"/></StgValue>
</operation>

<operation id="5061" st_id="207" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

]]></node>
<StgValue><ssdm name="tmp_42_83"/></StgValue>
</operation>

<operation id="5062" st_id="207" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

]]></node>
<StgValue><ssdm name="tmp_42_84"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="5063" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1756" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.86:0  %a_elem_load_85 = phi double [ %tmp_85_93, %87 ], [ undef, %._crit_edge.85 ]

]]></node>
<StgValue><ssdm name="a_elem_load_85"/></StgValue>
</operation>

<operation id="5064" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1769" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.87:0  %a_elem_load_86 = phi double [ %tmp_86_94, %88 ], [ undef, %._crit_edge.86 ]

]]></node>
<StgValue><ssdm name="a_elem_load_86"/></StgValue>
</operation>

<operation id="5065" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28280">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1779" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_87_95 = bitcast i64 %a_union_87 to double

]]></node>
<StgValue><ssdm name="tmp_87_95"/></StgValue>
</operation>

<operation id="5066" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28280">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1780" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.88

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5067" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28366">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1792" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_88_96 = bitcast i64 %a_union_88 to double

]]></node>
<StgValue><ssdm name="tmp_88_96"/></StgValue>
</operation>

<operation id="5068" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28366">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1793" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5069" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3214" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_65 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 65

]]></node>
<StgValue><ssdm name="doutc_1_addr_65"/></StgValue>
</operation>

<operation id="5070" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3215" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_207, i32* %doutc_1_addr_65, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5071" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3217" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_65 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 66

]]></node>
<StgValue><ssdm name="doutc_0_addr_65"/></StgValue>
</operation>

<operation id="5072" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3218" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_63, i32* %doutc_0_addr_65, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5073" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3219" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5074" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3227" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_66 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 66

]]></node>
<StgValue><ssdm name="doutc_1_addr_66"/></StgValue>
</operation>

<operation id="5075" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3228" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_208, i32* %doutc_1_addr_66, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5076" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3230" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_66 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 67

]]></node>
<StgValue><ssdm name="doutc_0_addr_66"/></StgValue>
</operation>

<operation id="5077" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3231" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_64, i32* %doutc_0_addr_66, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5078" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3232" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5079" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3237" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_65 = bitcast double %tmp_42_65 to i64

]]></node>
<StgValue><ssdm name="tmpc_65"/></StgValue>
</operation>

<operation id="5080" st_id="208" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3238" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_65 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_65)

]]></node>
<StgValue><ssdm name="c_elem_65"/></StgValue>
</operation>

<operation id="5081" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3239" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_209 = trunc i64 %c_elem_65 to i32

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="5082" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3242" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_65 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_65, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_65"/></StgValue>
</operation>

<operation id="5083" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3250" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_66 = bitcast double %tmp_42_66 to i64

]]></node>
<StgValue><ssdm name="tmpc_66"/></StgValue>
</operation>

<operation id="5084" st_id="208" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_66 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_66)

]]></node>
<StgValue><ssdm name="c_elem_66"/></StgValue>
</operation>

<operation id="5085" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3252" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_210 = trunc i64 %c_elem_66 to i32

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="5086" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3255" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_66 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_66, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_66"/></StgValue>
</operation>

<operation id="5087" st_id="208" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_67 = fmul double %omega, %a_elem_load_67

]]></node>
<StgValue><ssdm name="tmp_42_67"/></StgValue>
</operation>

<operation id="5088" st_id="208" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_68 = fmul double %omega, %a_elem_load_68

]]></node>
<StgValue><ssdm name="tmp_42_68"/></StgValue>
</operation>

<operation id="5089" st_id="208" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

]]></node>
<StgValue><ssdm name="tmp_42_69"/></StgValue>
</operation>

<operation id="5090" st_id="208" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

]]></node>
<StgValue><ssdm name="tmp_42_70"/></StgValue>
</operation>

<operation id="5091" st_id="208" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

]]></node>
<StgValue><ssdm name="tmp_42_71"/></StgValue>
</operation>

<operation id="5092" st_id="208" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

]]></node>
<StgValue><ssdm name="tmp_42_72"/></StgValue>
</operation>

<operation id="5093" st_id="208" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

]]></node>
<StgValue><ssdm name="tmp_42_73"/></StgValue>
</operation>

<operation id="5094" st_id="208" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

]]></node>
<StgValue><ssdm name="tmp_42_74"/></StgValue>
</operation>

<operation id="5095" st_id="208" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

]]></node>
<StgValue><ssdm name="tmp_42_75"/></StgValue>
</operation>

<operation id="5096" st_id="208" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

]]></node>
<StgValue><ssdm name="tmp_42_76"/></StgValue>
</operation>

<operation id="5097" st_id="208" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

]]></node>
<StgValue><ssdm name="tmp_42_77"/></StgValue>
</operation>

<operation id="5098" st_id="208" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

]]></node>
<StgValue><ssdm name="tmp_42_78"/></StgValue>
</operation>

<operation id="5099" st_id="208" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

]]></node>
<StgValue><ssdm name="tmp_42_79"/></StgValue>
</operation>

<operation id="5100" st_id="208" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

]]></node>
<StgValue><ssdm name="tmp_42_80"/></StgValue>
</operation>

<operation id="5101" st_id="208" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

]]></node>
<StgValue><ssdm name="tmp_42_81"/></StgValue>
</operation>

<operation id="5102" st_id="208" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

]]></node>
<StgValue><ssdm name="tmp_42_82"/></StgValue>
</operation>

<operation id="5103" st_id="208" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

]]></node>
<StgValue><ssdm name="tmp_42_83"/></StgValue>
</operation>

<operation id="5104" st_id="208" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

]]></node>
<StgValue><ssdm name="tmp_42_84"/></StgValue>
</operation>

<operation id="5105" st_id="208" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

]]></node>
<StgValue><ssdm name="tmp_42_85"/></StgValue>
</operation>

<operation id="5106" st_id="208" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

]]></node>
<StgValue><ssdm name="tmp_42_86"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="5107" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1782" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.88:0  %a_elem_load_87 = phi double [ %tmp_87_95, %89 ], [ undef, %._crit_edge.87 ]

]]></node>
<StgValue><ssdm name="a_elem_load_87"/></StgValue>
</operation>

<operation id="5108" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1795" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.89:0  %a_elem_load_88 = phi double [ %tmp_88_96, %90 ], [ undef, %._crit_edge.88 ]

]]></node>
<StgValue><ssdm name="a_elem_load_88"/></StgValue>
</operation>

<operation id="5109" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28453">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1805" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_89_97 = bitcast i64 %a_union_89 to double

]]></node>
<StgValue><ssdm name="tmp_89_97"/></StgValue>
</operation>

<operation id="5110" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28453">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1806" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5111" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28541">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1818" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_90_98 = bitcast i64 %a_union_90 to double

]]></node>
<StgValue><ssdm name="tmp_90_98"/></StgValue>
</operation>

<operation id="5112" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28541">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1819" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5113" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3240" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_67 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 67

]]></node>
<StgValue><ssdm name="doutc_1_addr_67"/></StgValue>
</operation>

<operation id="5114" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3241" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_209, i32* %doutc_1_addr_67, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5115" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3243" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_67 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 68

]]></node>
<StgValue><ssdm name="doutc_0_addr_67"/></StgValue>
</operation>

<operation id="5116" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3244" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_65, i32* %doutc_0_addr_67, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5117" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_66" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3245" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5118" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3253" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_68 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 68

]]></node>
<StgValue><ssdm name="doutc_1_addr_68"/></StgValue>
</operation>

<operation id="5119" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3254" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_210, i32* %doutc_1_addr_68, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5120" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3256" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_68 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 69

]]></node>
<StgValue><ssdm name="doutc_0_addr_68"/></StgValue>
</operation>

<operation id="5121" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3257" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_66, i32* %doutc_0_addr_68, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5122" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3258" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5123" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3263" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_67 = bitcast double %tmp_42_67 to i64

]]></node>
<StgValue><ssdm name="tmpc_67"/></StgValue>
</operation>

<operation id="5124" st_id="209" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_67 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_67)

]]></node>
<StgValue><ssdm name="c_elem_67"/></StgValue>
</operation>

<operation id="5125" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3265" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_211 = trunc i64 %c_elem_67 to i32

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="5126" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3268" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_67 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_67, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_67"/></StgValue>
</operation>

<operation id="5127" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3276" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_68 = bitcast double %tmp_42_68 to i64

]]></node>
<StgValue><ssdm name="tmpc_68"/></StgValue>
</operation>

<operation id="5128" st_id="209" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_68 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_68)

]]></node>
<StgValue><ssdm name="c_elem_68"/></StgValue>
</operation>

<operation id="5129" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3278" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_212 = trunc i64 %c_elem_68 to i32

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="5130" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3281" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_68 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_68, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_68"/></StgValue>
</operation>

<operation id="5131" st_id="209" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3288" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_69 = fmul double %omega, %a_elem_load_69

]]></node>
<StgValue><ssdm name="tmp_42_69"/></StgValue>
</operation>

<operation id="5132" st_id="209" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_70 = fmul double %omega, %a_elem_load_70

]]></node>
<StgValue><ssdm name="tmp_42_70"/></StgValue>
</operation>

<operation id="5133" st_id="209" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

]]></node>
<StgValue><ssdm name="tmp_42_71"/></StgValue>
</operation>

<operation id="5134" st_id="209" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

]]></node>
<StgValue><ssdm name="tmp_42_72"/></StgValue>
</operation>

<operation id="5135" st_id="209" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

]]></node>
<StgValue><ssdm name="tmp_42_73"/></StgValue>
</operation>

<operation id="5136" st_id="209" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

]]></node>
<StgValue><ssdm name="tmp_42_74"/></StgValue>
</operation>

<operation id="5137" st_id="209" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

]]></node>
<StgValue><ssdm name="tmp_42_75"/></StgValue>
</operation>

<operation id="5138" st_id="209" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

]]></node>
<StgValue><ssdm name="tmp_42_76"/></StgValue>
</operation>

<operation id="5139" st_id="209" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

]]></node>
<StgValue><ssdm name="tmp_42_77"/></StgValue>
</operation>

<operation id="5140" st_id="209" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

]]></node>
<StgValue><ssdm name="tmp_42_78"/></StgValue>
</operation>

<operation id="5141" st_id="209" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

]]></node>
<StgValue><ssdm name="tmp_42_79"/></StgValue>
</operation>

<operation id="5142" st_id="209" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

]]></node>
<StgValue><ssdm name="tmp_42_80"/></StgValue>
</operation>

<operation id="5143" st_id="209" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

]]></node>
<StgValue><ssdm name="tmp_42_81"/></StgValue>
</operation>

<operation id="5144" st_id="209" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

]]></node>
<StgValue><ssdm name="tmp_42_82"/></StgValue>
</operation>

<operation id="5145" st_id="209" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

]]></node>
<StgValue><ssdm name="tmp_42_83"/></StgValue>
</operation>

<operation id="5146" st_id="209" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

]]></node>
<StgValue><ssdm name="tmp_42_84"/></StgValue>
</operation>

<operation id="5147" st_id="209" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

]]></node>
<StgValue><ssdm name="tmp_42_85"/></StgValue>
</operation>

<operation id="5148" st_id="209" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

]]></node>
<StgValue><ssdm name="tmp_42_86"/></StgValue>
</operation>

<operation id="5149" st_id="209" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

]]></node>
<StgValue><ssdm name="tmp_42_87"/></StgValue>
</operation>

<operation id="5150" st_id="209" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

]]></node>
<StgValue><ssdm name="tmp_42_88"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="5151" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1808" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.90:0  %a_elem_load_89 = phi double [ %tmp_89_97, %91 ], [ undef, %._crit_edge.89 ]

]]></node>
<StgValue><ssdm name="a_elem_load_89"/></StgValue>
</operation>

<operation id="5152" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1821" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.91:0  %a_elem_load_90 = phi double [ %tmp_90_98, %92 ], [ undef, %._crit_edge.90 ]

]]></node>
<StgValue><ssdm name="a_elem_load_90"/></StgValue>
</operation>

<operation id="5153" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28630">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1831" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_91_99 = bitcast i64 %a_union_91 to double

]]></node>
<StgValue><ssdm name="tmp_91_99"/></StgValue>
</operation>

<operation id="5154" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28630">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1832" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5155" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28720">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1844" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_92_100 = bitcast i64 %a_union_92 to double

]]></node>
<StgValue><ssdm name="tmp_92_100"/></StgValue>
</operation>

<operation id="5156" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28720">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1845" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.93

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5157" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3266" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_69 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 69

]]></node>
<StgValue><ssdm name="doutc_1_addr_69"/></StgValue>
</operation>

<operation id="5158" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3267" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_211, i32* %doutc_1_addr_69, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5159" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3269" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_69 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 70

]]></node>
<StgValue><ssdm name="doutc_0_addr_69"/></StgValue>
</operation>

<operation id="5160" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3270" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_67, i32* %doutc_0_addr_69, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5161" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3271" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5162" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3279" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_70 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 70

]]></node>
<StgValue><ssdm name="doutc_1_addr_70"/></StgValue>
</operation>

<operation id="5163" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3280" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_212, i32* %doutc_1_addr_70, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5164" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3282" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_70 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 71

]]></node>
<StgValue><ssdm name="doutc_0_addr_70"/></StgValue>
</operation>

<operation id="5165" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3283" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_68, i32* %doutc_0_addr_70, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5166" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_69" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3284" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5167" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3289" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_69 = bitcast double %tmp_42_69 to i64

]]></node>
<StgValue><ssdm name="tmpc_69"/></StgValue>
</operation>

<operation id="5168" st_id="210" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3290" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_69 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_69)

]]></node>
<StgValue><ssdm name="c_elem_69"/></StgValue>
</operation>

<operation id="5169" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3291" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_213 = trunc i64 %c_elem_69 to i32

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="5170" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3294" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_69 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_69, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_69"/></StgValue>
</operation>

<operation id="5171" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3302" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_70 = bitcast double %tmp_42_70 to i64

]]></node>
<StgValue><ssdm name="tmpc_70"/></StgValue>
</operation>

<operation id="5172" st_id="210" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3303" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_70 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_70)

]]></node>
<StgValue><ssdm name="c_elem_70"/></StgValue>
</operation>

<operation id="5173" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3304" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_214 = trunc i64 %c_elem_70 to i32

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="5174" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3307" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_70 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_70, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_70"/></StgValue>
</operation>

<operation id="5175" st_id="210" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3314" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_71 = fmul double %omega, %a_elem_load_71

]]></node>
<StgValue><ssdm name="tmp_42_71"/></StgValue>
</operation>

<operation id="5176" st_id="210" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_72 = fmul double %omega, %a_elem_load_72

]]></node>
<StgValue><ssdm name="tmp_42_72"/></StgValue>
</operation>

<operation id="5177" st_id="210" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

]]></node>
<StgValue><ssdm name="tmp_42_73"/></StgValue>
</operation>

<operation id="5178" st_id="210" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

]]></node>
<StgValue><ssdm name="tmp_42_74"/></StgValue>
</operation>

<operation id="5179" st_id="210" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

]]></node>
<StgValue><ssdm name="tmp_42_75"/></StgValue>
</operation>

<operation id="5180" st_id="210" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

]]></node>
<StgValue><ssdm name="tmp_42_76"/></StgValue>
</operation>

<operation id="5181" st_id="210" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

]]></node>
<StgValue><ssdm name="tmp_42_77"/></StgValue>
</operation>

<operation id="5182" st_id="210" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

]]></node>
<StgValue><ssdm name="tmp_42_78"/></StgValue>
</operation>

<operation id="5183" st_id="210" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

]]></node>
<StgValue><ssdm name="tmp_42_79"/></StgValue>
</operation>

<operation id="5184" st_id="210" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

]]></node>
<StgValue><ssdm name="tmp_42_80"/></StgValue>
</operation>

<operation id="5185" st_id="210" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

]]></node>
<StgValue><ssdm name="tmp_42_81"/></StgValue>
</operation>

<operation id="5186" st_id="210" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

]]></node>
<StgValue><ssdm name="tmp_42_82"/></StgValue>
</operation>

<operation id="5187" st_id="210" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

]]></node>
<StgValue><ssdm name="tmp_42_83"/></StgValue>
</operation>

<operation id="5188" st_id="210" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

]]></node>
<StgValue><ssdm name="tmp_42_84"/></StgValue>
</operation>

<operation id="5189" st_id="210" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

]]></node>
<StgValue><ssdm name="tmp_42_85"/></StgValue>
</operation>

<operation id="5190" st_id="210" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

]]></node>
<StgValue><ssdm name="tmp_42_86"/></StgValue>
</operation>

<operation id="5191" st_id="210" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

]]></node>
<StgValue><ssdm name="tmp_42_87"/></StgValue>
</operation>

<operation id="5192" st_id="210" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

]]></node>
<StgValue><ssdm name="tmp_42_88"/></StgValue>
</operation>

<operation id="5193" st_id="210" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

]]></node>
<StgValue><ssdm name="tmp_42_89"/></StgValue>
</operation>

<operation id="5194" st_id="210" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

]]></node>
<StgValue><ssdm name="tmp_42_90"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="5195" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1834" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.92:0  %a_elem_load_91 = phi double [ %tmp_91_99, %93 ], [ undef, %._crit_edge.91 ]

]]></node>
<StgValue><ssdm name="a_elem_load_91"/></StgValue>
</operation>

<operation id="5196" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1847" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.93:0  %a_elem_load_92 = phi double [ %tmp_92_100, %94 ], [ undef, %._crit_edge.92 ]

]]></node>
<StgValue><ssdm name="a_elem_load_92"/></StgValue>
</operation>

<operation id="5197" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28811">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1857" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_93_101 = bitcast i64 %a_union_93 to double

]]></node>
<StgValue><ssdm name="tmp_93_101"/></StgValue>
</operation>

<operation id="5198" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28811">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1858" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5199" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28903">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1870" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_94_102 = bitcast i64 %a_union_94 to double

]]></node>
<StgValue><ssdm name="tmp_94_102"/></StgValue>
</operation>

<operation id="5200" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28903">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1871" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5201" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3292" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_71 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 71

]]></node>
<StgValue><ssdm name="doutc_1_addr_71"/></StgValue>
</operation>

<operation id="5202" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3293" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_213, i32* %doutc_1_addr_71, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5203" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3295" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_71 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 72

]]></node>
<StgValue><ssdm name="doutc_0_addr_71"/></StgValue>
</operation>

<operation id="5204" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3296" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_69, i32* %doutc_0_addr_71, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5205" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_70" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3297" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5206" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3305" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_72 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 72

]]></node>
<StgValue><ssdm name="doutc_1_addr_72"/></StgValue>
</operation>

<operation id="5207" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3306" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_214, i32* %doutc_1_addr_72, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5208" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3308" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_72 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 73

]]></node>
<StgValue><ssdm name="doutc_0_addr_72"/></StgValue>
</operation>

<operation id="5209" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3309" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_70, i32* %doutc_0_addr_72, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5210" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_71" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3310" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5211" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3315" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_71 = bitcast double %tmp_42_71 to i64

]]></node>
<StgValue><ssdm name="tmpc_71"/></StgValue>
</operation>

<operation id="5212" st_id="211" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3316" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_71 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_71)

]]></node>
<StgValue><ssdm name="c_elem_71"/></StgValue>
</operation>

<operation id="5213" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3317" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_215 = trunc i64 %c_elem_71 to i32

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="5214" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3320" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_71 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_71, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_71"/></StgValue>
</operation>

<operation id="5215" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3328" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_72 = bitcast double %tmp_42_72 to i64

]]></node>
<StgValue><ssdm name="tmpc_72"/></StgValue>
</operation>

<operation id="5216" st_id="211" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_72 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_72)

]]></node>
<StgValue><ssdm name="c_elem_72"/></StgValue>
</operation>

<operation id="5217" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3330" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_216 = trunc i64 %c_elem_72 to i32

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="5218" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3333" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_72 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_72, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_72"/></StgValue>
</operation>

<operation id="5219" st_id="211" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3340" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_73 = fmul double %omega, %a_elem_load_73

]]></node>
<StgValue><ssdm name="tmp_42_73"/></StgValue>
</operation>

<operation id="5220" st_id="211" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3353" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_74 = fmul double %omega, %a_elem_load_74

]]></node>
<StgValue><ssdm name="tmp_42_74"/></StgValue>
</operation>

<operation id="5221" st_id="211" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

]]></node>
<StgValue><ssdm name="tmp_42_75"/></StgValue>
</operation>

<operation id="5222" st_id="211" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

]]></node>
<StgValue><ssdm name="tmp_42_76"/></StgValue>
</operation>

<operation id="5223" st_id="211" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

]]></node>
<StgValue><ssdm name="tmp_42_77"/></StgValue>
</operation>

<operation id="5224" st_id="211" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

]]></node>
<StgValue><ssdm name="tmp_42_78"/></StgValue>
</operation>

<operation id="5225" st_id="211" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

]]></node>
<StgValue><ssdm name="tmp_42_79"/></StgValue>
</operation>

<operation id="5226" st_id="211" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

]]></node>
<StgValue><ssdm name="tmp_42_80"/></StgValue>
</operation>

<operation id="5227" st_id="211" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

]]></node>
<StgValue><ssdm name="tmp_42_81"/></StgValue>
</operation>

<operation id="5228" st_id="211" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

]]></node>
<StgValue><ssdm name="tmp_42_82"/></StgValue>
</operation>

<operation id="5229" st_id="211" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

]]></node>
<StgValue><ssdm name="tmp_42_83"/></StgValue>
</operation>

<operation id="5230" st_id="211" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

]]></node>
<StgValue><ssdm name="tmp_42_84"/></StgValue>
</operation>

<operation id="5231" st_id="211" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

]]></node>
<StgValue><ssdm name="tmp_42_85"/></StgValue>
</operation>

<operation id="5232" st_id="211" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

]]></node>
<StgValue><ssdm name="tmp_42_86"/></StgValue>
</operation>

<operation id="5233" st_id="211" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

]]></node>
<StgValue><ssdm name="tmp_42_87"/></StgValue>
</operation>

<operation id="5234" st_id="211" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

]]></node>
<StgValue><ssdm name="tmp_42_88"/></StgValue>
</operation>

<operation id="5235" st_id="211" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

]]></node>
<StgValue><ssdm name="tmp_42_89"/></StgValue>
</operation>

<operation id="5236" st_id="211" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

]]></node>
<StgValue><ssdm name="tmp_42_90"/></StgValue>
</operation>

<operation id="5237" st_id="211" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

]]></node>
<StgValue><ssdm name="tmp_42_91"/></StgValue>
</operation>

<operation id="5238" st_id="211" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

]]></node>
<StgValue><ssdm name="tmp_42_92"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="5239" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1860" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.94:0  %a_elem_load_93 = phi double [ %tmp_93_101, %95 ], [ undef, %._crit_edge.93 ]

]]></node>
<StgValue><ssdm name="a_elem_load_93"/></StgValue>
</operation>

<operation id="5240" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1873" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.95:0  %a_elem_load_94 = phi double [ %tmp_94_102, %96 ], [ undef, %._crit_edge.94 ]

]]></node>
<StgValue><ssdm name="a_elem_load_94"/></StgValue>
</operation>

<operation id="5241" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28996">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1883" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_95_103 = bitcast i64 %a_union_95 to double

]]></node>
<StgValue><ssdm name="tmp_95_103"/></StgValue>
</operation>

<operation id="5242" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28996">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1884" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.96

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5243" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29090">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1896" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_96_104 = bitcast i64 %a_union_96 to double

]]></node>
<StgValue><ssdm name="tmp_96_104"/></StgValue>
</operation>

<operation id="5244" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29090">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5245" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3318" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_73 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 73

]]></node>
<StgValue><ssdm name="doutc_1_addr_73"/></StgValue>
</operation>

<operation id="5246" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3319" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_215, i32* %doutc_1_addr_73, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5247" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3321" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_73 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 74

]]></node>
<StgValue><ssdm name="doutc_0_addr_73"/></StgValue>
</operation>

<operation id="5248" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3322" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_71, i32* %doutc_0_addr_73, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5249" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3323" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5250" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3331" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_74 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 74

]]></node>
<StgValue><ssdm name="doutc_1_addr_74"/></StgValue>
</operation>

<operation id="5251" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3332" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_216, i32* %doutc_1_addr_74, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5252" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3334" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_74 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 75

]]></node>
<StgValue><ssdm name="doutc_0_addr_74"/></StgValue>
</operation>

<operation id="5253" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3335" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_72, i32* %doutc_0_addr_74, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5254" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3336" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5255" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3341" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_73 = bitcast double %tmp_42_73 to i64

]]></node>
<StgValue><ssdm name="tmpc_73"/></StgValue>
</operation>

<operation id="5256" st_id="212" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_73 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_73)

]]></node>
<StgValue><ssdm name="c_elem_73"/></StgValue>
</operation>

<operation id="5257" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3343" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_217 = trunc i64 %c_elem_73 to i32

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="5258" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3346" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_73 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_73, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_73"/></StgValue>
</operation>

<operation id="5259" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3354" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_74 = bitcast double %tmp_42_74 to i64

]]></node>
<StgValue><ssdm name="tmpc_74"/></StgValue>
</operation>

<operation id="5260" st_id="212" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3355" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_74 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_74)

]]></node>
<StgValue><ssdm name="c_elem_74"/></StgValue>
</operation>

<operation id="5261" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3356" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_218 = trunc i64 %c_elem_74 to i32

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="5262" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3359" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_74 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_74, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_74"/></StgValue>
</operation>

<operation id="5263" st_id="212" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_75 = fmul double %omega, %a_elem_load_75

]]></node>
<StgValue><ssdm name="tmp_42_75"/></StgValue>
</operation>

<operation id="5264" st_id="212" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_76 = fmul double %omega, %a_elem_load_76

]]></node>
<StgValue><ssdm name="tmp_42_76"/></StgValue>
</operation>

<operation id="5265" st_id="212" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

]]></node>
<StgValue><ssdm name="tmp_42_77"/></StgValue>
</operation>

<operation id="5266" st_id="212" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

]]></node>
<StgValue><ssdm name="tmp_42_78"/></StgValue>
</operation>

<operation id="5267" st_id="212" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

]]></node>
<StgValue><ssdm name="tmp_42_79"/></StgValue>
</operation>

<operation id="5268" st_id="212" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

]]></node>
<StgValue><ssdm name="tmp_42_80"/></StgValue>
</operation>

<operation id="5269" st_id="212" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

]]></node>
<StgValue><ssdm name="tmp_42_81"/></StgValue>
</operation>

<operation id="5270" st_id="212" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

]]></node>
<StgValue><ssdm name="tmp_42_82"/></StgValue>
</operation>

<operation id="5271" st_id="212" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

]]></node>
<StgValue><ssdm name="tmp_42_83"/></StgValue>
</operation>

<operation id="5272" st_id="212" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

]]></node>
<StgValue><ssdm name="tmp_42_84"/></StgValue>
</operation>

<operation id="5273" st_id="212" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

]]></node>
<StgValue><ssdm name="tmp_42_85"/></StgValue>
</operation>

<operation id="5274" st_id="212" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

]]></node>
<StgValue><ssdm name="tmp_42_86"/></StgValue>
</operation>

<operation id="5275" st_id="212" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

]]></node>
<StgValue><ssdm name="tmp_42_87"/></StgValue>
</operation>

<operation id="5276" st_id="212" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

]]></node>
<StgValue><ssdm name="tmp_42_88"/></StgValue>
</operation>

<operation id="5277" st_id="212" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

]]></node>
<StgValue><ssdm name="tmp_42_89"/></StgValue>
</operation>

<operation id="5278" st_id="212" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

]]></node>
<StgValue><ssdm name="tmp_42_90"/></StgValue>
</operation>

<operation id="5279" st_id="212" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

]]></node>
<StgValue><ssdm name="tmp_42_91"/></StgValue>
</operation>

<operation id="5280" st_id="212" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

]]></node>
<StgValue><ssdm name="tmp_42_92"/></StgValue>
</operation>

<operation id="5281" st_id="212" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

]]></node>
<StgValue><ssdm name="tmp_42_93"/></StgValue>
</operation>

<operation id="5282" st_id="212" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

]]></node>
<StgValue><ssdm name="tmp_42_94"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="5283" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1886" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.96:0  %a_elem_load_95 = phi double [ %tmp_95_103, %97 ], [ undef, %._crit_edge.95 ]

]]></node>
<StgValue><ssdm name="a_elem_load_95"/></StgValue>
</operation>

<operation id="5284" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1899" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.97:0  %a_elem_load_96 = phi double [ %tmp_96_104, %98 ], [ undef, %._crit_edge.96 ]

]]></node>
<StgValue><ssdm name="a_elem_load_96"/></StgValue>
</operation>

<operation id="5285" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1909" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_97_105 = bitcast i64 %a_union_97 to double

]]></node>
<StgValue><ssdm name="tmp_97_105"/></StgValue>
</operation>

<operation id="5286" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29185">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1910" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5287" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29281">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1922" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_98_106 = bitcast i64 %a_union_98 to double

]]></node>
<StgValue><ssdm name="tmp_98_106"/></StgValue>
</operation>

<operation id="5288" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29281">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1923" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5289" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3344" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_75 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 75

]]></node>
<StgValue><ssdm name="doutc_1_addr_75"/></StgValue>
</operation>

<operation id="5290" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3345" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_217, i32* %doutc_1_addr_75, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5291" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3347" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_75 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 76

]]></node>
<StgValue><ssdm name="doutc_0_addr_75"/></StgValue>
</operation>

<operation id="5292" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3348" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_73, i32* %doutc_0_addr_75, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5293" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_74" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3349" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5294" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3357" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_76 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 76

]]></node>
<StgValue><ssdm name="doutc_1_addr_76"/></StgValue>
</operation>

<operation id="5295" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3358" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_218, i32* %doutc_1_addr_76, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5296" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3360" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_76 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 77

]]></node>
<StgValue><ssdm name="doutc_0_addr_76"/></StgValue>
</operation>

<operation id="5297" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3361" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_74, i32* %doutc_0_addr_76, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5298" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3362" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5299" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3367" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_75 = bitcast double %tmp_42_75 to i64

]]></node>
<StgValue><ssdm name="tmpc_75"/></StgValue>
</operation>

<operation id="5300" st_id="213" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_75 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_75)

]]></node>
<StgValue><ssdm name="c_elem_75"/></StgValue>
</operation>

<operation id="5301" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3369" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_219 = trunc i64 %c_elem_75 to i32

]]></node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="5302" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3372" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_75 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_75, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_75"/></StgValue>
</operation>

<operation id="5303" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3380" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_76 = bitcast double %tmp_42_76 to i64

]]></node>
<StgValue><ssdm name="tmpc_76"/></StgValue>
</operation>

<operation id="5304" st_id="213" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_76 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_76)

]]></node>
<StgValue><ssdm name="c_elem_76"/></StgValue>
</operation>

<operation id="5305" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3382" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_220 = trunc i64 %c_elem_76 to i32

]]></node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="5306" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3385" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_76 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_76, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_76"/></StgValue>
</operation>

<operation id="5307" st_id="213" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_77 = fmul double %omega, %a_elem_load_77

]]></node>
<StgValue><ssdm name="tmp_42_77"/></StgValue>
</operation>

<operation id="5308" st_id="213" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_78 = fmul double %omega, %a_elem_load_78

]]></node>
<StgValue><ssdm name="tmp_42_78"/></StgValue>
</operation>

<operation id="5309" st_id="213" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

]]></node>
<StgValue><ssdm name="tmp_42_79"/></StgValue>
</operation>

<operation id="5310" st_id="213" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

]]></node>
<StgValue><ssdm name="tmp_42_80"/></StgValue>
</operation>

<operation id="5311" st_id="213" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

]]></node>
<StgValue><ssdm name="tmp_42_81"/></StgValue>
</operation>

<operation id="5312" st_id="213" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

]]></node>
<StgValue><ssdm name="tmp_42_82"/></StgValue>
</operation>

<operation id="5313" st_id="213" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

]]></node>
<StgValue><ssdm name="tmp_42_83"/></StgValue>
</operation>

<operation id="5314" st_id="213" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

]]></node>
<StgValue><ssdm name="tmp_42_84"/></StgValue>
</operation>

<operation id="5315" st_id="213" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

]]></node>
<StgValue><ssdm name="tmp_42_85"/></StgValue>
</operation>

<operation id="5316" st_id="213" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

]]></node>
<StgValue><ssdm name="tmp_42_86"/></StgValue>
</operation>

<operation id="5317" st_id="213" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

]]></node>
<StgValue><ssdm name="tmp_42_87"/></StgValue>
</operation>

<operation id="5318" st_id="213" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

]]></node>
<StgValue><ssdm name="tmp_42_88"/></StgValue>
</operation>

<operation id="5319" st_id="213" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

]]></node>
<StgValue><ssdm name="tmp_42_89"/></StgValue>
</operation>

<operation id="5320" st_id="213" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

]]></node>
<StgValue><ssdm name="tmp_42_90"/></StgValue>
</operation>

<operation id="5321" st_id="213" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

]]></node>
<StgValue><ssdm name="tmp_42_91"/></StgValue>
</operation>

<operation id="5322" st_id="213" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

]]></node>
<StgValue><ssdm name="tmp_42_92"/></StgValue>
</operation>

<operation id="5323" st_id="213" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

]]></node>
<StgValue><ssdm name="tmp_42_93"/></StgValue>
</operation>

<operation id="5324" st_id="213" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

]]></node>
<StgValue><ssdm name="tmp_42_94"/></StgValue>
</operation>

<operation id="5325" st_id="213" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

]]></node>
<StgValue><ssdm name="tmp_42_95"/></StgValue>
</operation>

<operation id="5326" st_id="213" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

]]></node>
<StgValue><ssdm name="tmp_42_96"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="5327" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1912" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.98:0  %a_elem_load_97 = phi double [ %tmp_97_105, %99 ], [ undef, %._crit_edge.97 ]

]]></node>
<StgValue><ssdm name="a_elem_load_97"/></StgValue>
</operation>

<operation id="5328" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1925" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.99:0  %a_elem_load_98 = phi double [ %tmp_98_106, %100 ], [ undef, %._crit_edge.98 ]

]]></node>
<StgValue><ssdm name="a_elem_load_98"/></StgValue>
</operation>

<operation id="5329" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29378">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1935" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_99_107 = bitcast i64 %a_union_99 to double

]]></node>
<StgValue><ssdm name="tmp_99_107"/></StgValue>
</operation>

<operation id="5330" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29378">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1936" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.100

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5331" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29476">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1948" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_100_108 = bitcast i64 %a_union_100 to double

]]></node>
<StgValue><ssdm name="tmp_100_108"/></StgValue>
</operation>

<operation id="5332" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29476">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1949" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.101

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5333" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3370" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_77 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 77

]]></node>
<StgValue><ssdm name="doutc_1_addr_77"/></StgValue>
</operation>

<operation id="5334" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3371" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_219, i32* %doutc_1_addr_77, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5335" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3373" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_77 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 78

]]></node>
<StgValue><ssdm name="doutc_0_addr_77"/></StgValue>
</operation>

<operation id="5336" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3374" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_75, i32* %doutc_0_addr_77, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5337" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_76" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3375" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5338" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3383" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_78 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 78

]]></node>
<StgValue><ssdm name="doutc_1_addr_78"/></StgValue>
</operation>

<operation id="5339" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3384" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_220, i32* %doutc_1_addr_78, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5340" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3386" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_78 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 79

]]></node>
<StgValue><ssdm name="doutc_0_addr_78"/></StgValue>
</operation>

<operation id="5341" st_id="214" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3387" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_76, i32* %doutc_0_addr_78, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5342" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_77" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3388" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5343" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3393" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_77 = bitcast double %tmp_42_77 to i64

]]></node>
<StgValue><ssdm name="tmpc_77"/></StgValue>
</operation>

<operation id="5344" st_id="214" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_77 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_77)

]]></node>
<StgValue><ssdm name="c_elem_77"/></StgValue>
</operation>

<operation id="5345" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3395" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_221 = trunc i64 %c_elem_77 to i32

]]></node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="5346" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3398" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_77 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_77, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_77"/></StgValue>
</operation>

<operation id="5347" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3406" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_78 = bitcast double %tmp_42_78 to i64

]]></node>
<StgValue><ssdm name="tmpc_78"/></StgValue>
</operation>

<operation id="5348" st_id="214" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_78 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_78)

]]></node>
<StgValue><ssdm name="c_elem_78"/></StgValue>
</operation>

<operation id="5349" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3408" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_222 = trunc i64 %c_elem_78 to i32

]]></node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="5350" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3411" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_78 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_78, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_78"/></StgValue>
</operation>

<operation id="5351" st_id="214" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_79 = fmul double %omega, %a_elem_load_79

]]></node>
<StgValue><ssdm name="tmp_42_79"/></StgValue>
</operation>

<operation id="5352" st_id="214" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3431" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_80 = fmul double %omega, %a_elem_load_80

]]></node>
<StgValue><ssdm name="tmp_42_80"/></StgValue>
</operation>

<operation id="5353" st_id="214" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

]]></node>
<StgValue><ssdm name="tmp_42_81"/></StgValue>
</operation>

<operation id="5354" st_id="214" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

]]></node>
<StgValue><ssdm name="tmp_42_82"/></StgValue>
</operation>

<operation id="5355" st_id="214" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

]]></node>
<StgValue><ssdm name="tmp_42_83"/></StgValue>
</operation>

<operation id="5356" st_id="214" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

]]></node>
<StgValue><ssdm name="tmp_42_84"/></StgValue>
</operation>

<operation id="5357" st_id="214" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

]]></node>
<StgValue><ssdm name="tmp_42_85"/></StgValue>
</operation>

<operation id="5358" st_id="214" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

]]></node>
<StgValue><ssdm name="tmp_42_86"/></StgValue>
</operation>

<operation id="5359" st_id="214" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

]]></node>
<StgValue><ssdm name="tmp_42_87"/></StgValue>
</operation>

<operation id="5360" st_id="214" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

]]></node>
<StgValue><ssdm name="tmp_42_88"/></StgValue>
</operation>

<operation id="5361" st_id="214" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

]]></node>
<StgValue><ssdm name="tmp_42_89"/></StgValue>
</operation>

<operation id="5362" st_id="214" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

]]></node>
<StgValue><ssdm name="tmp_42_90"/></StgValue>
</operation>

<operation id="5363" st_id="214" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

]]></node>
<StgValue><ssdm name="tmp_42_91"/></StgValue>
</operation>

<operation id="5364" st_id="214" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

]]></node>
<StgValue><ssdm name="tmp_42_92"/></StgValue>
</operation>

<operation id="5365" st_id="214" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

]]></node>
<StgValue><ssdm name="tmp_42_93"/></StgValue>
</operation>

<operation id="5366" st_id="214" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

]]></node>
<StgValue><ssdm name="tmp_42_94"/></StgValue>
</operation>

<operation id="5367" st_id="214" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

]]></node>
<StgValue><ssdm name="tmp_42_95"/></StgValue>
</operation>

<operation id="5368" st_id="214" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

]]></node>
<StgValue><ssdm name="tmp_42_96"/></StgValue>
</operation>

<operation id="5369" st_id="214" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

]]></node>
<StgValue><ssdm name="tmp_42_97"/></StgValue>
</operation>

<operation id="5370" st_id="214" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

]]></node>
<StgValue><ssdm name="tmp_42_98"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="5371" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1938" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.100:0  %a_elem_load_99 = phi double [ %tmp_99_107, %101 ], [ undef, %._crit_edge.99 ]

]]></node>
<StgValue><ssdm name="a_elem_load_99"/></StgValue>
</operation>

<operation id="5372" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1951" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.101:0  %a_elem_load_100 = phi double [ %tmp_100_108, %102 ], [ undef, %._crit_edge.100 ]

]]></node>
<StgValue><ssdm name="a_elem_load_100"/></StgValue>
</operation>

<operation id="5373" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29575">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1961" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_101_109 = bitcast i64 %a_union_101 to double

]]></node>
<StgValue><ssdm name="tmp_101_109"/></StgValue>
</operation>

<operation id="5374" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29575">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1962" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5375" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29675">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1974" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_102_110 = bitcast i64 %a_union_102 to double

]]></node>
<StgValue><ssdm name="tmp_102_110"/></StgValue>
</operation>

<operation id="5376" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29675">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1975" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5377" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3396" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_79 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 79

]]></node>
<StgValue><ssdm name="doutc_1_addr_79"/></StgValue>
</operation>

<operation id="5378" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3397" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_221, i32* %doutc_1_addr_79, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5379" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3399" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_79 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 80

]]></node>
<StgValue><ssdm name="doutc_0_addr_79"/></StgValue>
</operation>

<operation id="5380" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3400" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_77, i32* %doutc_0_addr_79, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5381" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3401" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5382" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3409" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_80 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 80

]]></node>
<StgValue><ssdm name="doutc_1_addr_80"/></StgValue>
</operation>

<operation id="5383" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3410" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_222, i32* %doutc_1_addr_80, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5384" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3412" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_80 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 81

]]></node>
<StgValue><ssdm name="doutc_0_addr_80"/></StgValue>
</operation>

<operation id="5385" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3413" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_78, i32* %doutc_0_addr_80, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5386" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_79" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3414" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5387" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3419" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_79 = bitcast double %tmp_42_79 to i64

]]></node>
<StgValue><ssdm name="tmpc_79"/></StgValue>
</operation>

<operation id="5388" st_id="215" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_79 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_79)

]]></node>
<StgValue><ssdm name="c_elem_79"/></StgValue>
</operation>

<operation id="5389" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3421" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_223 = trunc i64 %c_elem_79 to i32

]]></node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="5390" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3424" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_79 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_79, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_79"/></StgValue>
</operation>

<operation id="5391" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3432" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_80 = bitcast double %tmp_42_80 to i64

]]></node>
<StgValue><ssdm name="tmpc_80"/></StgValue>
</operation>

<operation id="5392" st_id="215" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3433" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_80 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_80)

]]></node>
<StgValue><ssdm name="c_elem_80"/></StgValue>
</operation>

<operation id="5393" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3434" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_224 = trunc i64 %c_elem_80 to i32

]]></node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="5394" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3437" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_80 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_80, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_80"/></StgValue>
</operation>

<operation id="5395" st_id="215" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3444" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_81 = fmul double %omega, %a_elem_load_81

]]></node>
<StgValue><ssdm name="tmp_42_81"/></StgValue>
</operation>

<operation id="5396" st_id="215" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_82 = fmul double %omega, %a_elem_load_82

]]></node>
<StgValue><ssdm name="tmp_42_82"/></StgValue>
</operation>

<operation id="5397" st_id="215" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

]]></node>
<StgValue><ssdm name="tmp_42_83"/></StgValue>
</operation>

<operation id="5398" st_id="215" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

]]></node>
<StgValue><ssdm name="tmp_42_84"/></StgValue>
</operation>

<operation id="5399" st_id="215" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

]]></node>
<StgValue><ssdm name="tmp_42_85"/></StgValue>
</operation>

<operation id="5400" st_id="215" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

]]></node>
<StgValue><ssdm name="tmp_42_86"/></StgValue>
</operation>

<operation id="5401" st_id="215" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

]]></node>
<StgValue><ssdm name="tmp_42_87"/></StgValue>
</operation>

<operation id="5402" st_id="215" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

]]></node>
<StgValue><ssdm name="tmp_42_88"/></StgValue>
</operation>

<operation id="5403" st_id="215" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

]]></node>
<StgValue><ssdm name="tmp_42_89"/></StgValue>
</operation>

<operation id="5404" st_id="215" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

]]></node>
<StgValue><ssdm name="tmp_42_90"/></StgValue>
</operation>

<operation id="5405" st_id="215" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

]]></node>
<StgValue><ssdm name="tmp_42_91"/></StgValue>
</operation>

<operation id="5406" st_id="215" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

]]></node>
<StgValue><ssdm name="tmp_42_92"/></StgValue>
</operation>

<operation id="5407" st_id="215" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

]]></node>
<StgValue><ssdm name="tmp_42_93"/></StgValue>
</operation>

<operation id="5408" st_id="215" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

]]></node>
<StgValue><ssdm name="tmp_42_94"/></StgValue>
</operation>

<operation id="5409" st_id="215" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

]]></node>
<StgValue><ssdm name="tmp_42_95"/></StgValue>
</operation>

<operation id="5410" st_id="215" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

]]></node>
<StgValue><ssdm name="tmp_42_96"/></StgValue>
</operation>

<operation id="5411" st_id="215" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

]]></node>
<StgValue><ssdm name="tmp_42_97"/></StgValue>
</operation>

<operation id="5412" st_id="215" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

]]></node>
<StgValue><ssdm name="tmp_42_98"/></StgValue>
</operation>

<operation id="5413" st_id="215" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

]]></node>
<StgValue><ssdm name="tmp_42_99"/></StgValue>
</operation>

<operation id="5414" st_id="215" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

]]></node>
<StgValue><ssdm name="tmp_42_100"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="5415" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1964" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.102:0  %a_elem_load_101 = phi double [ %tmp_101_109, %103 ], [ undef, %._crit_edge.101 ]

]]></node>
<StgValue><ssdm name="a_elem_load_101"/></StgValue>
</operation>

<operation id="5416" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1977" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.103:0  %a_elem_load_102 = phi double [ %tmp_102_110, %104 ], [ undef, %._crit_edge.102 ]

]]></node>
<StgValue><ssdm name="a_elem_load_102"/></StgValue>
</operation>

<operation id="5417" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29776">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1987" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_103_111 = bitcast i64 %a_union_103 to double

]]></node>
<StgValue><ssdm name="tmp_103_111"/></StgValue>
</operation>

<operation id="5418" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29776">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1988" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.104

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5419" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29878">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2000" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_104_112 = bitcast i64 %a_union_104 to double

]]></node>
<StgValue><ssdm name="tmp_104_112"/></StgValue>
</operation>

<operation id="5420" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29878">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2001" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.105

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5421" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3422" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_81 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 81

]]></node>
<StgValue><ssdm name="doutc_1_addr_81"/></StgValue>
</operation>

<operation id="5422" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3423" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_223, i32* %doutc_1_addr_81, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5423" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3425" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_81 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 82

]]></node>
<StgValue><ssdm name="doutc_0_addr_81"/></StgValue>
</operation>

<operation id="5424" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3426" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_79, i32* %doutc_0_addr_81, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5425" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3427" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5426" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3435" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_82 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 82

]]></node>
<StgValue><ssdm name="doutc_1_addr_82"/></StgValue>
</operation>

<operation id="5427" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3436" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_224, i32* %doutc_1_addr_82, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5428" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3438" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_82 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 83

]]></node>
<StgValue><ssdm name="doutc_0_addr_82"/></StgValue>
</operation>

<operation id="5429" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3439" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_80, i32* %doutc_0_addr_82, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5430" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_81" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3440" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5431" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3445" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_81 = bitcast double %tmp_42_81 to i64

]]></node>
<StgValue><ssdm name="tmpc_81"/></StgValue>
</operation>

<operation id="5432" st_id="216" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3446" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_81 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_81)

]]></node>
<StgValue><ssdm name="c_elem_81"/></StgValue>
</operation>

<operation id="5433" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3447" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_225 = trunc i64 %c_elem_81 to i32

]]></node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="5434" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3450" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_81 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_81, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_81"/></StgValue>
</operation>

<operation id="5435" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3458" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_82 = bitcast double %tmp_42_82 to i64

]]></node>
<StgValue><ssdm name="tmpc_82"/></StgValue>
</operation>

<operation id="5436" st_id="216" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3459" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_82 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_82)

]]></node>
<StgValue><ssdm name="c_elem_82"/></StgValue>
</operation>

<operation id="5437" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3460" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_226 = trunc i64 %c_elem_82 to i32

]]></node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="5438" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3463" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_82 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_82, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_82"/></StgValue>
</operation>

<operation id="5439" st_id="216" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3470" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_83 = fmul double %omega, %a_elem_load_83

]]></node>
<StgValue><ssdm name="tmp_42_83"/></StgValue>
</operation>

<operation id="5440" st_id="216" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3483" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_84 = fmul double %omega, %a_elem_load_84

]]></node>
<StgValue><ssdm name="tmp_42_84"/></StgValue>
</operation>

<operation id="5441" st_id="216" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

]]></node>
<StgValue><ssdm name="tmp_42_85"/></StgValue>
</operation>

<operation id="5442" st_id="216" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

]]></node>
<StgValue><ssdm name="tmp_42_86"/></StgValue>
</operation>

<operation id="5443" st_id="216" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

]]></node>
<StgValue><ssdm name="tmp_42_87"/></StgValue>
</operation>

<operation id="5444" st_id="216" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

]]></node>
<StgValue><ssdm name="tmp_42_88"/></StgValue>
</operation>

<operation id="5445" st_id="216" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

]]></node>
<StgValue><ssdm name="tmp_42_89"/></StgValue>
</operation>

<operation id="5446" st_id="216" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

]]></node>
<StgValue><ssdm name="tmp_42_90"/></StgValue>
</operation>

<operation id="5447" st_id="216" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

]]></node>
<StgValue><ssdm name="tmp_42_91"/></StgValue>
</operation>

<operation id="5448" st_id="216" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

]]></node>
<StgValue><ssdm name="tmp_42_92"/></StgValue>
</operation>

<operation id="5449" st_id="216" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

]]></node>
<StgValue><ssdm name="tmp_42_93"/></StgValue>
</operation>

<operation id="5450" st_id="216" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

]]></node>
<StgValue><ssdm name="tmp_42_94"/></StgValue>
</operation>

<operation id="5451" st_id="216" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

]]></node>
<StgValue><ssdm name="tmp_42_95"/></StgValue>
</operation>

<operation id="5452" st_id="216" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

]]></node>
<StgValue><ssdm name="tmp_42_96"/></StgValue>
</operation>

<operation id="5453" st_id="216" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

]]></node>
<StgValue><ssdm name="tmp_42_97"/></StgValue>
</operation>

<operation id="5454" st_id="216" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

]]></node>
<StgValue><ssdm name="tmp_42_98"/></StgValue>
</operation>

<operation id="5455" st_id="216" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

]]></node>
<StgValue><ssdm name="tmp_42_99"/></StgValue>
</operation>

<operation id="5456" st_id="216" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

]]></node>
<StgValue><ssdm name="tmp_42_100"/></StgValue>
</operation>

<operation id="5457" st_id="216" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

]]></node>
<StgValue><ssdm name="tmp_42_101"/></StgValue>
</operation>

<operation id="5458" st_id="216" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

]]></node>
<StgValue><ssdm name="tmp_42_102"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="5459" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1990" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.104:0  %a_elem_load_103 = phi double [ %tmp_103_111, %105 ], [ undef, %._crit_edge.103 ]

]]></node>
<StgValue><ssdm name="a_elem_load_103"/></StgValue>
</operation>

<operation id="5460" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2003" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.105:0  %a_elem_load_104 = phi double [ %tmp_104_112, %106 ], [ undef, %._crit_edge.104 ]

]]></node>
<StgValue><ssdm name="a_elem_load_104"/></StgValue>
</operation>

<operation id="5461" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29981">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2013" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_105_113 = bitcast i64 %a_union_105 to double

]]></node>
<StgValue><ssdm name="tmp_105_113"/></StgValue>
</operation>

<operation id="5462" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29981">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2014" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5463" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30085">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2026" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_106_114 = bitcast i64 %a_union_106 to double

]]></node>
<StgValue><ssdm name="tmp_106_114"/></StgValue>
</operation>

<operation id="5464" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30085">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2027" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5465" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3448" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_83 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 83

]]></node>
<StgValue><ssdm name="doutc_1_addr_83"/></StgValue>
</operation>

<operation id="5466" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3449" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_225, i32* %doutc_1_addr_83, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5467" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3451" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_83 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 84

]]></node>
<StgValue><ssdm name="doutc_0_addr_83"/></StgValue>
</operation>

<operation id="5468" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3452" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_81, i32* %doutc_0_addr_83, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5469" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_82" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3453" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5470" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3461" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_84 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 84

]]></node>
<StgValue><ssdm name="doutc_1_addr_84"/></StgValue>
</operation>

<operation id="5471" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3462" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_226, i32* %doutc_1_addr_84, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5472" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3464" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_84 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 85

]]></node>
<StgValue><ssdm name="doutc_0_addr_84"/></StgValue>
</operation>

<operation id="5473" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3465" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_82, i32* %doutc_0_addr_84, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5474" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3466" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5475" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3471" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_83 = bitcast double %tmp_42_83 to i64

]]></node>
<StgValue><ssdm name="tmpc_83"/></StgValue>
</operation>

<operation id="5476" st_id="217" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3472" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_83 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_83)

]]></node>
<StgValue><ssdm name="c_elem_83"/></StgValue>
</operation>

<operation id="5477" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3473" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_227 = trunc i64 %c_elem_83 to i32

]]></node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="5478" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3476" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_83 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_83, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_83"/></StgValue>
</operation>

<operation id="5479" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3484" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_84 = bitcast double %tmp_42_84 to i64

]]></node>
<StgValue><ssdm name="tmpc_84"/></StgValue>
</operation>

<operation id="5480" st_id="217" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_84 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_84)

]]></node>
<StgValue><ssdm name="c_elem_84"/></StgValue>
</operation>

<operation id="5481" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3486" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_228 = trunc i64 %c_elem_84 to i32

]]></node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="5482" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3489" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_84 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_84, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_84"/></StgValue>
</operation>

<operation id="5483" st_id="217" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3496" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_85 = fmul double %omega, %a_elem_load_85

]]></node>
<StgValue><ssdm name="tmp_42_85"/></StgValue>
</operation>

<operation id="5484" st_id="217" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_86 = fmul double %omega, %a_elem_load_86

]]></node>
<StgValue><ssdm name="tmp_42_86"/></StgValue>
</operation>

<operation id="5485" st_id="217" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

]]></node>
<StgValue><ssdm name="tmp_42_87"/></StgValue>
</operation>

<operation id="5486" st_id="217" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

]]></node>
<StgValue><ssdm name="tmp_42_88"/></StgValue>
</operation>

<operation id="5487" st_id="217" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

]]></node>
<StgValue><ssdm name="tmp_42_89"/></StgValue>
</operation>

<operation id="5488" st_id="217" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

]]></node>
<StgValue><ssdm name="tmp_42_90"/></StgValue>
</operation>

<operation id="5489" st_id="217" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

]]></node>
<StgValue><ssdm name="tmp_42_91"/></StgValue>
</operation>

<operation id="5490" st_id="217" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

]]></node>
<StgValue><ssdm name="tmp_42_92"/></StgValue>
</operation>

<operation id="5491" st_id="217" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

]]></node>
<StgValue><ssdm name="tmp_42_93"/></StgValue>
</operation>

<operation id="5492" st_id="217" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

]]></node>
<StgValue><ssdm name="tmp_42_94"/></StgValue>
</operation>

<operation id="5493" st_id="217" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

]]></node>
<StgValue><ssdm name="tmp_42_95"/></StgValue>
</operation>

<operation id="5494" st_id="217" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

]]></node>
<StgValue><ssdm name="tmp_42_96"/></StgValue>
</operation>

<operation id="5495" st_id="217" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

]]></node>
<StgValue><ssdm name="tmp_42_97"/></StgValue>
</operation>

<operation id="5496" st_id="217" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

]]></node>
<StgValue><ssdm name="tmp_42_98"/></StgValue>
</operation>

<operation id="5497" st_id="217" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

]]></node>
<StgValue><ssdm name="tmp_42_99"/></StgValue>
</operation>

<operation id="5498" st_id="217" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

]]></node>
<StgValue><ssdm name="tmp_42_100"/></StgValue>
</operation>

<operation id="5499" st_id="217" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

]]></node>
<StgValue><ssdm name="tmp_42_101"/></StgValue>
</operation>

<operation id="5500" st_id="217" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

]]></node>
<StgValue><ssdm name="tmp_42_102"/></StgValue>
</operation>

<operation id="5501" st_id="217" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

]]></node>
<StgValue><ssdm name="tmp_42_103"/></StgValue>
</operation>

<operation id="5502" st_id="217" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

]]></node>
<StgValue><ssdm name="tmp_42_104"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="5503" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2016" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.106:0  %a_elem_load_105 = phi double [ %tmp_105_113, %107 ], [ undef, %._crit_edge.105 ]

]]></node>
<StgValue><ssdm name="a_elem_load_105"/></StgValue>
</operation>

<operation id="5504" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2029" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.107:0  %a_elem_load_106 = phi double [ %tmp_106_114, %108 ], [ undef, %._crit_edge.106 ]

]]></node>
<StgValue><ssdm name="a_elem_load_106"/></StgValue>
</operation>

<operation id="5505" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30190">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2039" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_107_115 = bitcast i64 %a_union_107 to double

]]></node>
<StgValue><ssdm name="tmp_107_115"/></StgValue>
</operation>

<operation id="5506" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30190">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2040" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5507" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30296">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2052" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_108_116 = bitcast i64 %a_union_108 to double

]]></node>
<StgValue><ssdm name="tmp_108_116"/></StgValue>
</operation>

<operation id="5508" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30296">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2053" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.109

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5509" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3474" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_85 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 85

]]></node>
<StgValue><ssdm name="doutc_1_addr_85"/></StgValue>
</operation>

<operation id="5510" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3475" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_227, i32* %doutc_1_addr_85, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5511" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3477" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_85 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 86

]]></node>
<StgValue><ssdm name="doutc_0_addr_85"/></StgValue>
</operation>

<operation id="5512" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3478" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_83, i32* %doutc_0_addr_85, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5513" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_84" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3479" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5514" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3487" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_86 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 86

]]></node>
<StgValue><ssdm name="doutc_1_addr_86"/></StgValue>
</operation>

<operation id="5515" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3488" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_228, i32* %doutc_1_addr_86, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5516" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3490" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_86 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 87

]]></node>
<StgValue><ssdm name="doutc_0_addr_86"/></StgValue>
</operation>

<operation id="5517" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3491" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_84, i32* %doutc_0_addr_86, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5518" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3492" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5519" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3497" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_85 = bitcast double %tmp_42_85 to i64

]]></node>
<StgValue><ssdm name="tmpc_85"/></StgValue>
</operation>

<operation id="5520" st_id="218" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_85 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_85)

]]></node>
<StgValue><ssdm name="c_elem_85"/></StgValue>
</operation>

<operation id="5521" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3499" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_229 = trunc i64 %c_elem_85 to i32

]]></node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="5522" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3502" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_85 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_85, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_85"/></StgValue>
</operation>

<operation id="5523" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3510" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_86 = bitcast double %tmp_42_86 to i64

]]></node>
<StgValue><ssdm name="tmpc_86"/></StgValue>
</operation>

<operation id="5524" st_id="218" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3511" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_86 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_86)

]]></node>
<StgValue><ssdm name="c_elem_86"/></StgValue>
</operation>

<operation id="5525" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3512" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_230 = trunc i64 %c_elem_86 to i32

]]></node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="5526" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3515" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_86 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_86, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_86"/></StgValue>
</operation>

<operation id="5527" st_id="218" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3522" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_87 = fmul double %omega, %a_elem_load_87

]]></node>
<StgValue><ssdm name="tmp_42_87"/></StgValue>
</operation>

<operation id="5528" st_id="218" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_88 = fmul double %omega, %a_elem_load_88

]]></node>
<StgValue><ssdm name="tmp_42_88"/></StgValue>
</operation>

<operation id="5529" st_id="218" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

]]></node>
<StgValue><ssdm name="tmp_42_89"/></StgValue>
</operation>

<operation id="5530" st_id="218" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

]]></node>
<StgValue><ssdm name="tmp_42_90"/></StgValue>
</operation>

<operation id="5531" st_id="218" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

]]></node>
<StgValue><ssdm name="tmp_42_91"/></StgValue>
</operation>

<operation id="5532" st_id="218" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

]]></node>
<StgValue><ssdm name="tmp_42_92"/></StgValue>
</operation>

<operation id="5533" st_id="218" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

]]></node>
<StgValue><ssdm name="tmp_42_93"/></StgValue>
</operation>

<operation id="5534" st_id="218" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

]]></node>
<StgValue><ssdm name="tmp_42_94"/></StgValue>
</operation>

<operation id="5535" st_id="218" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

]]></node>
<StgValue><ssdm name="tmp_42_95"/></StgValue>
</operation>

<operation id="5536" st_id="218" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

]]></node>
<StgValue><ssdm name="tmp_42_96"/></StgValue>
</operation>

<operation id="5537" st_id="218" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

]]></node>
<StgValue><ssdm name="tmp_42_97"/></StgValue>
</operation>

<operation id="5538" st_id="218" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

]]></node>
<StgValue><ssdm name="tmp_42_98"/></StgValue>
</operation>

<operation id="5539" st_id="218" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

]]></node>
<StgValue><ssdm name="tmp_42_99"/></StgValue>
</operation>

<operation id="5540" st_id="218" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

]]></node>
<StgValue><ssdm name="tmp_42_100"/></StgValue>
</operation>

<operation id="5541" st_id="218" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

]]></node>
<StgValue><ssdm name="tmp_42_101"/></StgValue>
</operation>

<operation id="5542" st_id="218" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

]]></node>
<StgValue><ssdm name="tmp_42_102"/></StgValue>
</operation>

<operation id="5543" st_id="218" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

]]></node>
<StgValue><ssdm name="tmp_42_103"/></StgValue>
</operation>

<operation id="5544" st_id="218" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

]]></node>
<StgValue><ssdm name="tmp_42_104"/></StgValue>
</operation>

<operation id="5545" st_id="218" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

]]></node>
<StgValue><ssdm name="tmp_42_105"/></StgValue>
</operation>

<operation id="5546" st_id="218" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

]]></node>
<StgValue><ssdm name="tmp_42_106"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="5547" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2042" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.108:0  %a_elem_load_107 = phi double [ %tmp_107_115, %109 ], [ undef, %._crit_edge.107 ]

]]></node>
<StgValue><ssdm name="a_elem_load_107"/></StgValue>
</operation>

<operation id="5548" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2055" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.109:0  %a_elem_load_108 = phi double [ %tmp_108_116, %110 ], [ undef, %._crit_edge.108 ]

]]></node>
<StgValue><ssdm name="a_elem_load_108"/></StgValue>
</operation>

<operation id="5549" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30403">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2065" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_109_117 = bitcast i64 %a_union_109 to double

]]></node>
<StgValue><ssdm name="tmp_109_117"/></StgValue>
</operation>

<operation id="5550" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30403">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2066" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5551" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30511">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2078" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_110_118 = bitcast i64 %a_union_110 to double

]]></node>
<StgValue><ssdm name="tmp_110_118"/></StgValue>
</operation>

<operation id="5552" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30511">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2079" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5553" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3500" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_87 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 87

]]></node>
<StgValue><ssdm name="doutc_1_addr_87"/></StgValue>
</operation>

<operation id="5554" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3501" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_229, i32* %doutc_1_addr_87, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5555" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3503" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_87 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 88

]]></node>
<StgValue><ssdm name="doutc_0_addr_87"/></StgValue>
</operation>

<operation id="5556" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3504" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_85, i32* %doutc_0_addr_87, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5557" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_86" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3505" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5558" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3513" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_88 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 88

]]></node>
<StgValue><ssdm name="doutc_1_addr_88"/></StgValue>
</operation>

<operation id="5559" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3514" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_230, i32* %doutc_1_addr_88, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5560" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3516" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_88 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 89

]]></node>
<StgValue><ssdm name="doutc_0_addr_88"/></StgValue>
</operation>

<operation id="5561" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3517" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_86, i32* %doutc_0_addr_88, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5562" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_87" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3518" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.87

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5563" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3523" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_87 = bitcast double %tmp_42_87 to i64

]]></node>
<StgValue><ssdm name="tmpc_87"/></StgValue>
</operation>

<operation id="5564" st_id="219" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3524" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_87 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_87)

]]></node>
<StgValue><ssdm name="c_elem_87"/></StgValue>
</operation>

<operation id="5565" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3525" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_231 = trunc i64 %c_elem_87 to i32

]]></node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="5566" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3528" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_87 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_87, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_87"/></StgValue>
</operation>

<operation id="5567" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3536" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_88 = bitcast double %tmp_42_88 to i64

]]></node>
<StgValue><ssdm name="tmpc_88"/></StgValue>
</operation>

<operation id="5568" st_id="219" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3537" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_88 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_88)

]]></node>
<StgValue><ssdm name="c_elem_88"/></StgValue>
</operation>

<operation id="5569" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3538" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_232 = trunc i64 %c_elem_88 to i32

]]></node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="5570" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3541" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_88 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_88, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_88"/></StgValue>
</operation>

<operation id="5571" st_id="219" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3548" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_89 = fmul double %omega, %a_elem_load_89

]]></node>
<StgValue><ssdm name="tmp_42_89"/></StgValue>
</operation>

<operation id="5572" st_id="219" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_90 = fmul double %omega, %a_elem_load_90

]]></node>
<StgValue><ssdm name="tmp_42_90"/></StgValue>
</operation>

<operation id="5573" st_id="219" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

]]></node>
<StgValue><ssdm name="tmp_42_91"/></StgValue>
</operation>

<operation id="5574" st_id="219" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

]]></node>
<StgValue><ssdm name="tmp_42_92"/></StgValue>
</operation>

<operation id="5575" st_id="219" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

]]></node>
<StgValue><ssdm name="tmp_42_93"/></StgValue>
</operation>

<operation id="5576" st_id="219" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

]]></node>
<StgValue><ssdm name="tmp_42_94"/></StgValue>
</operation>

<operation id="5577" st_id="219" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

]]></node>
<StgValue><ssdm name="tmp_42_95"/></StgValue>
</operation>

<operation id="5578" st_id="219" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

]]></node>
<StgValue><ssdm name="tmp_42_96"/></StgValue>
</operation>

<operation id="5579" st_id="219" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

]]></node>
<StgValue><ssdm name="tmp_42_97"/></StgValue>
</operation>

<operation id="5580" st_id="219" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

]]></node>
<StgValue><ssdm name="tmp_42_98"/></StgValue>
</operation>

<operation id="5581" st_id="219" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

]]></node>
<StgValue><ssdm name="tmp_42_99"/></StgValue>
</operation>

<operation id="5582" st_id="219" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

]]></node>
<StgValue><ssdm name="tmp_42_100"/></StgValue>
</operation>

<operation id="5583" st_id="219" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

]]></node>
<StgValue><ssdm name="tmp_42_101"/></StgValue>
</operation>

<operation id="5584" st_id="219" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

]]></node>
<StgValue><ssdm name="tmp_42_102"/></StgValue>
</operation>

<operation id="5585" st_id="219" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

]]></node>
<StgValue><ssdm name="tmp_42_103"/></StgValue>
</operation>

<operation id="5586" st_id="219" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

]]></node>
<StgValue><ssdm name="tmp_42_104"/></StgValue>
</operation>

<operation id="5587" st_id="219" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

]]></node>
<StgValue><ssdm name="tmp_42_105"/></StgValue>
</operation>

<operation id="5588" st_id="219" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

]]></node>
<StgValue><ssdm name="tmp_42_106"/></StgValue>
</operation>

<operation id="5589" st_id="219" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

]]></node>
<StgValue><ssdm name="tmp_42_107"/></StgValue>
</operation>

<operation id="5590" st_id="219" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

]]></node>
<StgValue><ssdm name="tmp_42_108"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="5591" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2068" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.110:0  %a_elem_load_109 = phi double [ %tmp_109_117, %111 ], [ undef, %._crit_edge.109 ]

]]></node>
<StgValue><ssdm name="a_elem_load_109"/></StgValue>
</operation>

<operation id="5592" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2081" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.111:0  %a_elem_load_110 = phi double [ %tmp_110_118, %112 ], [ undef, %._crit_edge.110 ]

]]></node>
<StgValue><ssdm name="a_elem_load_110"/></StgValue>
</operation>

<operation id="5593" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30620">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2091" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_111_119 = bitcast i64 %a_union_111 to double

]]></node>
<StgValue><ssdm name="tmp_111_119"/></StgValue>
</operation>

<operation id="5594" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30620">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2092" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.112

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5595" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30730">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2104" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_112_120 = bitcast i64 %a_union_112 to double

]]></node>
<StgValue><ssdm name="tmp_112_120"/></StgValue>
</operation>

<operation id="5596" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30730">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2105" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5597" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3526" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_89 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 89

]]></node>
<StgValue><ssdm name="doutc_1_addr_89"/></StgValue>
</operation>

<operation id="5598" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3527" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_231, i32* %doutc_1_addr_89, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5599" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3529" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_89 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 90

]]></node>
<StgValue><ssdm name="doutc_0_addr_89"/></StgValue>
</operation>

<operation id="5600" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3530" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_87, i32* %doutc_0_addr_89, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5601" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3531" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.88

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5602" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3539" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_90 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 90

]]></node>
<StgValue><ssdm name="doutc_1_addr_90"/></StgValue>
</operation>

<operation id="5603" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3540" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_232, i32* %doutc_1_addr_90, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5604" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3542" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_90 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 91

]]></node>
<StgValue><ssdm name="doutc_0_addr_90"/></StgValue>
</operation>

<operation id="5605" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3543" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_88, i32* %doutc_0_addr_90, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5606" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3544" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5607" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3549" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_89 = bitcast double %tmp_42_89 to i64

]]></node>
<StgValue><ssdm name="tmpc_89"/></StgValue>
</operation>

<operation id="5608" st_id="220" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3550" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_89 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_89)

]]></node>
<StgValue><ssdm name="c_elem_89"/></StgValue>
</operation>

<operation id="5609" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3551" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_233 = trunc i64 %c_elem_89 to i32

]]></node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="5610" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3554" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_89 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_89, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_89"/></StgValue>
</operation>

<operation id="5611" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3562" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_90 = bitcast double %tmp_42_90 to i64

]]></node>
<StgValue><ssdm name="tmpc_90"/></StgValue>
</operation>

<operation id="5612" st_id="220" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_90 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_90)

]]></node>
<StgValue><ssdm name="c_elem_90"/></StgValue>
</operation>

<operation id="5613" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3564" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_234 = trunc i64 %c_elem_90 to i32

]]></node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="5614" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3567" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_90 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_90, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_90"/></StgValue>
</operation>

<operation id="5615" st_id="220" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3574" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_91 = fmul double %omega, %a_elem_load_91

]]></node>
<StgValue><ssdm name="tmp_42_91"/></StgValue>
</operation>

<operation id="5616" st_id="220" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_92 = fmul double %omega, %a_elem_load_92

]]></node>
<StgValue><ssdm name="tmp_42_92"/></StgValue>
</operation>

<operation id="5617" st_id="220" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

]]></node>
<StgValue><ssdm name="tmp_42_93"/></StgValue>
</operation>

<operation id="5618" st_id="220" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

]]></node>
<StgValue><ssdm name="tmp_42_94"/></StgValue>
</operation>

<operation id="5619" st_id="220" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

]]></node>
<StgValue><ssdm name="tmp_42_95"/></StgValue>
</operation>

<operation id="5620" st_id="220" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

]]></node>
<StgValue><ssdm name="tmp_42_96"/></StgValue>
</operation>

<operation id="5621" st_id="220" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

]]></node>
<StgValue><ssdm name="tmp_42_97"/></StgValue>
</operation>

<operation id="5622" st_id="220" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

]]></node>
<StgValue><ssdm name="tmp_42_98"/></StgValue>
</operation>

<operation id="5623" st_id="220" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

]]></node>
<StgValue><ssdm name="tmp_42_99"/></StgValue>
</operation>

<operation id="5624" st_id="220" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

]]></node>
<StgValue><ssdm name="tmp_42_100"/></StgValue>
</operation>

<operation id="5625" st_id="220" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

]]></node>
<StgValue><ssdm name="tmp_42_101"/></StgValue>
</operation>

<operation id="5626" st_id="220" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

]]></node>
<StgValue><ssdm name="tmp_42_102"/></StgValue>
</operation>

<operation id="5627" st_id="220" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

]]></node>
<StgValue><ssdm name="tmp_42_103"/></StgValue>
</operation>

<operation id="5628" st_id="220" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

]]></node>
<StgValue><ssdm name="tmp_42_104"/></StgValue>
</operation>

<operation id="5629" st_id="220" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

]]></node>
<StgValue><ssdm name="tmp_42_105"/></StgValue>
</operation>

<operation id="5630" st_id="220" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

]]></node>
<StgValue><ssdm name="tmp_42_106"/></StgValue>
</operation>

<operation id="5631" st_id="220" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

]]></node>
<StgValue><ssdm name="tmp_42_107"/></StgValue>
</operation>

<operation id="5632" st_id="220" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

]]></node>
<StgValue><ssdm name="tmp_42_108"/></StgValue>
</operation>

<operation id="5633" st_id="220" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

]]></node>
<StgValue><ssdm name="tmp_42_109"/></StgValue>
</operation>

<operation id="5634" st_id="220" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

]]></node>
<StgValue><ssdm name="tmp_42_110"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="5635" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2094" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.112:0  %a_elem_load_111 = phi double [ %tmp_111_119, %113 ], [ undef, %._crit_edge.111 ]

]]></node>
<StgValue><ssdm name="a_elem_load_111"/></StgValue>
</operation>

<operation id="5636" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2107" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.113:0  %a_elem_load_112 = phi double [ %tmp_112_120, %114 ], [ undef, %._crit_edge.112 ]

]]></node>
<StgValue><ssdm name="a_elem_load_112"/></StgValue>
</operation>

<operation id="5637" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30841">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2117" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_113_121 = bitcast i64 %a_union_113 to double

]]></node>
<StgValue><ssdm name="tmp_113_121"/></StgValue>
</operation>

<operation id="5638" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30841">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2118" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.114

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5639" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30953">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2130" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_114_122 = bitcast i64 %a_union_114 to double

]]></node>
<StgValue><ssdm name="tmp_114_122"/></StgValue>
</operation>

<operation id="5640" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30953">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2131" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5641" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3552" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_91 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 91

]]></node>
<StgValue><ssdm name="doutc_1_addr_91"/></StgValue>
</operation>

<operation id="5642" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3553" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_233, i32* %doutc_1_addr_91, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5643" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3555" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_91 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 92

]]></node>
<StgValue><ssdm name="doutc_0_addr_91"/></StgValue>
</operation>

<operation id="5644" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3556" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_89, i32* %doutc_0_addr_91, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5645" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_90" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3557" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5646" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3565" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_92 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 92

]]></node>
<StgValue><ssdm name="doutc_1_addr_92"/></StgValue>
</operation>

<operation id="5647" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3566" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_234, i32* %doutc_1_addr_92, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5648" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3568" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_92 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 93

]]></node>
<StgValue><ssdm name="doutc_0_addr_92"/></StgValue>
</operation>

<operation id="5649" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3569" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_90, i32* %doutc_0_addr_92, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5650" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3570" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5651" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3575" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_91 = bitcast double %tmp_42_91 to i64

]]></node>
<StgValue><ssdm name="tmpc_91"/></StgValue>
</operation>

<operation id="5652" st_id="221" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_91 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_91)

]]></node>
<StgValue><ssdm name="c_elem_91"/></StgValue>
</operation>

<operation id="5653" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3577" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_235 = trunc i64 %c_elem_91 to i32

]]></node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="5654" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3580" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_91 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_91, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_91"/></StgValue>
</operation>

<operation id="5655" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3588" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_92 = bitcast double %tmp_42_92 to i64

]]></node>
<StgValue><ssdm name="tmpc_92"/></StgValue>
</operation>

<operation id="5656" st_id="221" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_92 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_92)

]]></node>
<StgValue><ssdm name="c_elem_92"/></StgValue>
</operation>

<operation id="5657" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3590" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_236 = trunc i64 %c_elem_92 to i32

]]></node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="5658" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3593" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_92 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_92, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_92"/></StgValue>
</operation>

<operation id="5659" st_id="221" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3600" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_93 = fmul double %omega, %a_elem_load_93

]]></node>
<StgValue><ssdm name="tmp_42_93"/></StgValue>
</operation>

<operation id="5660" st_id="221" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_94 = fmul double %omega, %a_elem_load_94

]]></node>
<StgValue><ssdm name="tmp_42_94"/></StgValue>
</operation>

<operation id="5661" st_id="221" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

]]></node>
<StgValue><ssdm name="tmp_42_95"/></StgValue>
</operation>

<operation id="5662" st_id="221" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

]]></node>
<StgValue><ssdm name="tmp_42_96"/></StgValue>
</operation>

<operation id="5663" st_id="221" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

]]></node>
<StgValue><ssdm name="tmp_42_97"/></StgValue>
</operation>

<operation id="5664" st_id="221" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

]]></node>
<StgValue><ssdm name="tmp_42_98"/></StgValue>
</operation>

<operation id="5665" st_id="221" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

]]></node>
<StgValue><ssdm name="tmp_42_99"/></StgValue>
</operation>

<operation id="5666" st_id="221" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

]]></node>
<StgValue><ssdm name="tmp_42_100"/></StgValue>
</operation>

<operation id="5667" st_id="221" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

]]></node>
<StgValue><ssdm name="tmp_42_101"/></StgValue>
</operation>

<operation id="5668" st_id="221" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

]]></node>
<StgValue><ssdm name="tmp_42_102"/></StgValue>
</operation>

<operation id="5669" st_id="221" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

]]></node>
<StgValue><ssdm name="tmp_42_103"/></StgValue>
</operation>

<operation id="5670" st_id="221" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

]]></node>
<StgValue><ssdm name="tmp_42_104"/></StgValue>
</operation>

<operation id="5671" st_id="221" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

]]></node>
<StgValue><ssdm name="tmp_42_105"/></StgValue>
</operation>

<operation id="5672" st_id="221" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

]]></node>
<StgValue><ssdm name="tmp_42_106"/></StgValue>
</operation>

<operation id="5673" st_id="221" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

]]></node>
<StgValue><ssdm name="tmp_42_107"/></StgValue>
</operation>

<operation id="5674" st_id="221" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

]]></node>
<StgValue><ssdm name="tmp_42_108"/></StgValue>
</operation>

<operation id="5675" st_id="221" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

]]></node>
<StgValue><ssdm name="tmp_42_109"/></StgValue>
</operation>

<operation id="5676" st_id="221" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

]]></node>
<StgValue><ssdm name="tmp_42_110"/></StgValue>
</operation>

<operation id="5677" st_id="221" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

]]></node>
<StgValue><ssdm name="tmp_42_111"/></StgValue>
</operation>

<operation id="5678" st_id="221" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

]]></node>
<StgValue><ssdm name="tmp_42_112"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="5679" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2120" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.114:0  %a_elem_load_113 = phi double [ %tmp_113_121, %115 ], [ undef, %._crit_edge.113 ]

]]></node>
<StgValue><ssdm name="a_elem_load_113"/></StgValue>
</operation>

<operation id="5680" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2133" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.115:0  %a_elem_load_114 = phi double [ %tmp_114_122, %116 ], [ undef, %._crit_edge.114 ]

]]></node>
<StgValue><ssdm name="a_elem_load_114"/></StgValue>
</operation>

<operation id="5681" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31066">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2143" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_115_123 = bitcast i64 %a_union_115 to double

]]></node>
<StgValue><ssdm name="tmp_115_123"/></StgValue>
</operation>

<operation id="5682" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31066">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2144" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.116

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5683" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31180">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2156" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_116_124 = bitcast i64 %a_union_116 to double

]]></node>
<StgValue><ssdm name="tmp_116_124"/></StgValue>
</operation>

<operation id="5684" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31180">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2157" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.117

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5685" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3578" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_93 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 93

]]></node>
<StgValue><ssdm name="doutc_1_addr_93"/></StgValue>
</operation>

<operation id="5686" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3579" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_235, i32* %doutc_1_addr_93, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5687" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3581" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_93 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 94

]]></node>
<StgValue><ssdm name="doutc_0_addr_93"/></StgValue>
</operation>

<operation id="5688" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3582" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_91, i32* %doutc_0_addr_93, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5689" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="tmp_92" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3583" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5690" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3591" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_94 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 94

]]></node>
<StgValue><ssdm name="doutc_1_addr_94"/></StgValue>
</operation>

<operation id="5691" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3592" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_236, i32* %doutc_1_addr_94, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5692" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3594" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_94 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 95

]]></node>
<StgValue><ssdm name="doutc_0_addr_94"/></StgValue>
</operation>

<operation id="5693" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3595" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_92, i32* %doutc_0_addr_94, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5694" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp><literal name="tmp_93" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3596" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.93

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5695" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3601" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_93 = bitcast double %tmp_42_93 to i64

]]></node>
<StgValue><ssdm name="tmpc_93"/></StgValue>
</operation>

<operation id="5696" st_id="222" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3602" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_93 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_93)

]]></node>
<StgValue><ssdm name="c_elem_93"/></StgValue>
</operation>

<operation id="5697" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3603" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_237 = trunc i64 %c_elem_93 to i32

]]></node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="5698" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3606" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_93 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_93, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_93"/></StgValue>
</operation>

<operation id="5699" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3614" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_94 = bitcast double %tmp_42_94 to i64

]]></node>
<StgValue><ssdm name="tmpc_94"/></StgValue>
</operation>

<operation id="5700" st_id="222" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3615" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_94 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_94)

]]></node>
<StgValue><ssdm name="c_elem_94"/></StgValue>
</operation>

<operation id="5701" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3616" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_238 = trunc i64 %c_elem_94 to i32

]]></node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="5702" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3619" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_94 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_94, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_94"/></StgValue>
</operation>

<operation id="5703" st_id="222" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_95 = fmul double %omega, %a_elem_load_95

]]></node>
<StgValue><ssdm name="tmp_42_95"/></StgValue>
</operation>

<operation id="5704" st_id="222" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_96 = fmul double %omega, %a_elem_load_96

]]></node>
<StgValue><ssdm name="tmp_42_96"/></StgValue>
</operation>

<operation id="5705" st_id="222" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

]]></node>
<StgValue><ssdm name="tmp_42_97"/></StgValue>
</operation>

<operation id="5706" st_id="222" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

]]></node>
<StgValue><ssdm name="tmp_42_98"/></StgValue>
</operation>

<operation id="5707" st_id="222" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

]]></node>
<StgValue><ssdm name="tmp_42_99"/></StgValue>
</operation>

<operation id="5708" st_id="222" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

]]></node>
<StgValue><ssdm name="tmp_42_100"/></StgValue>
</operation>

<operation id="5709" st_id="222" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

]]></node>
<StgValue><ssdm name="tmp_42_101"/></StgValue>
</operation>

<operation id="5710" st_id="222" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

]]></node>
<StgValue><ssdm name="tmp_42_102"/></StgValue>
</operation>

<operation id="5711" st_id="222" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

]]></node>
<StgValue><ssdm name="tmp_42_103"/></StgValue>
</operation>

<operation id="5712" st_id="222" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

]]></node>
<StgValue><ssdm name="tmp_42_104"/></StgValue>
</operation>

<operation id="5713" st_id="222" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

]]></node>
<StgValue><ssdm name="tmp_42_105"/></StgValue>
</operation>

<operation id="5714" st_id="222" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

]]></node>
<StgValue><ssdm name="tmp_42_106"/></StgValue>
</operation>

<operation id="5715" st_id="222" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

]]></node>
<StgValue><ssdm name="tmp_42_107"/></StgValue>
</operation>

<operation id="5716" st_id="222" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

]]></node>
<StgValue><ssdm name="tmp_42_108"/></StgValue>
</operation>

<operation id="5717" st_id="222" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

]]></node>
<StgValue><ssdm name="tmp_42_109"/></StgValue>
</operation>

<operation id="5718" st_id="222" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

]]></node>
<StgValue><ssdm name="tmp_42_110"/></StgValue>
</operation>

<operation id="5719" st_id="222" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

]]></node>
<StgValue><ssdm name="tmp_42_111"/></StgValue>
</operation>

<operation id="5720" st_id="222" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

]]></node>
<StgValue><ssdm name="tmp_42_112"/></StgValue>
</operation>

<operation id="5721" st_id="222" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

]]></node>
<StgValue><ssdm name="tmp_42_113"/></StgValue>
</operation>

<operation id="5722" st_id="222" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

]]></node>
<StgValue><ssdm name="tmp_42_114"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="5723" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2146" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.116:0  %a_elem_load_115 = phi double [ %tmp_115_123, %117 ], [ undef, %._crit_edge.115 ]

]]></node>
<StgValue><ssdm name="a_elem_load_115"/></StgValue>
</operation>

<operation id="5724" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2159" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.117:0  %a_elem_load_116 = phi double [ %tmp_116_124, %118 ], [ undef, %._crit_edge.116 ]

]]></node>
<StgValue><ssdm name="a_elem_load_116"/></StgValue>
</operation>

<operation id="5725" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31295">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2169" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_117_125 = bitcast i64 %a_union_117 to double

]]></node>
<StgValue><ssdm name="tmp_117_125"/></StgValue>
</operation>

<operation id="5726" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31295">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2170" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.118

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5727" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31411">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2182" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_118_126 = bitcast i64 %a_union_118 to double

]]></node>
<StgValue><ssdm name="tmp_118_126"/></StgValue>
</operation>

<operation id="5728" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31411">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2183" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.119

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5729" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3604" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_95 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 95

]]></node>
<StgValue><ssdm name="doutc_1_addr_95"/></StgValue>
</operation>

<operation id="5730" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3605" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_237, i32* %doutc_1_addr_95, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5731" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3607" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_95 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 96

]]></node>
<StgValue><ssdm name="doutc_0_addr_95"/></StgValue>
</operation>

<operation id="5732" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3608" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_93, i32* %doutc_0_addr_95, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5733" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="tmp_94" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3609" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5734" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3617" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_96 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 96

]]></node>
<StgValue><ssdm name="doutc_1_addr_96"/></StgValue>
</operation>

<operation id="5735" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3618" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_238, i32* %doutc_1_addr_96, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5736" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3620" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_96 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 97

]]></node>
<StgValue><ssdm name="doutc_0_addr_96"/></StgValue>
</operation>

<operation id="5737" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3621" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_94, i32* %doutc_0_addr_96, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5738" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="tmp_95" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3622" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5739" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3627" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_95 = bitcast double %tmp_42_95 to i64

]]></node>
<StgValue><ssdm name="tmpc_95"/></StgValue>
</operation>

<operation id="5740" st_id="223" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3628" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_95 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_95)

]]></node>
<StgValue><ssdm name="c_elem_95"/></StgValue>
</operation>

<operation id="5741" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3629" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_239 = trunc i64 %c_elem_95 to i32

]]></node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="5742" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3632" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_95 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_95, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_95"/></StgValue>
</operation>

<operation id="5743" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3640" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_96 = bitcast double %tmp_42_96 to i64

]]></node>
<StgValue><ssdm name="tmpc_96"/></StgValue>
</operation>

<operation id="5744" st_id="223" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_96 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_96)

]]></node>
<StgValue><ssdm name="c_elem_96"/></StgValue>
</operation>

<operation id="5745" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3642" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_240 = trunc i64 %c_elem_96 to i32

]]></node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="5746" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3645" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_96 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_96, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_96"/></StgValue>
</operation>

<operation id="5747" st_id="223" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_97 = fmul double %omega, %a_elem_load_97

]]></node>
<StgValue><ssdm name="tmp_42_97"/></StgValue>
</operation>

<operation id="5748" st_id="223" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_98 = fmul double %omega, %a_elem_load_98

]]></node>
<StgValue><ssdm name="tmp_42_98"/></StgValue>
</operation>

<operation id="5749" st_id="223" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

]]></node>
<StgValue><ssdm name="tmp_42_99"/></StgValue>
</operation>

<operation id="5750" st_id="223" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

]]></node>
<StgValue><ssdm name="tmp_42_100"/></StgValue>
</operation>

<operation id="5751" st_id="223" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

]]></node>
<StgValue><ssdm name="tmp_42_101"/></StgValue>
</operation>

<operation id="5752" st_id="223" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

]]></node>
<StgValue><ssdm name="tmp_42_102"/></StgValue>
</operation>

<operation id="5753" st_id="223" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

]]></node>
<StgValue><ssdm name="tmp_42_103"/></StgValue>
</operation>

<operation id="5754" st_id="223" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

]]></node>
<StgValue><ssdm name="tmp_42_104"/></StgValue>
</operation>

<operation id="5755" st_id="223" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

]]></node>
<StgValue><ssdm name="tmp_42_105"/></StgValue>
</operation>

<operation id="5756" st_id="223" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

]]></node>
<StgValue><ssdm name="tmp_42_106"/></StgValue>
</operation>

<operation id="5757" st_id="223" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

]]></node>
<StgValue><ssdm name="tmp_42_107"/></StgValue>
</operation>

<operation id="5758" st_id="223" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

]]></node>
<StgValue><ssdm name="tmp_42_108"/></StgValue>
</operation>

<operation id="5759" st_id="223" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

]]></node>
<StgValue><ssdm name="tmp_42_109"/></StgValue>
</operation>

<operation id="5760" st_id="223" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

]]></node>
<StgValue><ssdm name="tmp_42_110"/></StgValue>
</operation>

<operation id="5761" st_id="223" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

]]></node>
<StgValue><ssdm name="tmp_42_111"/></StgValue>
</operation>

<operation id="5762" st_id="223" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

]]></node>
<StgValue><ssdm name="tmp_42_112"/></StgValue>
</operation>

<operation id="5763" st_id="223" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

]]></node>
<StgValue><ssdm name="tmp_42_113"/></StgValue>
</operation>

<operation id="5764" st_id="223" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

]]></node>
<StgValue><ssdm name="tmp_42_114"/></StgValue>
</operation>

<operation id="5765" st_id="223" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

]]></node>
<StgValue><ssdm name="tmp_42_115"/></StgValue>
</operation>

<operation id="5766" st_id="223" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

]]></node>
<StgValue><ssdm name="tmp_42_116"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="5767" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2172" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.118:0  %a_elem_load_117 = phi double [ %tmp_117_125, %119 ], [ undef, %._crit_edge.117 ]

]]></node>
<StgValue><ssdm name="a_elem_load_117"/></StgValue>
</operation>

<operation id="5768" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2185" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.119:0  %a_elem_load_118 = phi double [ %tmp_118_126, %120 ], [ undef, %._crit_edge.118 ]

]]></node>
<StgValue><ssdm name="a_elem_load_118"/></StgValue>
</operation>

<operation id="5769" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31528">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2195" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_119_127 = bitcast i64 %a_union_119 to double

]]></node>
<StgValue><ssdm name="tmp_119_127"/></StgValue>
</operation>

<operation id="5770" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31528">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2196" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5771" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31646">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2208" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_120_128 = bitcast i64 %a_union_120 to double

]]></node>
<StgValue><ssdm name="tmp_120_128"/></StgValue>
</operation>

<operation id="5772" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31646">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2209" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.121

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5773" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3630" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_97 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 97

]]></node>
<StgValue><ssdm name="doutc_1_addr_97"/></StgValue>
</operation>

<operation id="5774" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3631" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_239, i32* %doutc_1_addr_97, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5775" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3633" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_97 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 98

]]></node>
<StgValue><ssdm name="doutc_0_addr_97"/></StgValue>
</operation>

<operation id="5776" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3634" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_95, i32* %doutc_0_addr_97, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5777" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="tmp_96" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3635" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.96

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5778" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3643" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_98 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 98

]]></node>
<StgValue><ssdm name="doutc_1_addr_98"/></StgValue>
</operation>

<operation id="5779" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3644" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_240, i32* %doutc_1_addr_98, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5780" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3646" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_98 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 99

]]></node>
<StgValue><ssdm name="doutc_0_addr_98"/></StgValue>
</operation>

<operation id="5781" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3647" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_96, i32* %doutc_0_addr_98, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5782" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3648" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5783" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3653" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_97 = bitcast double %tmp_42_97 to i64

]]></node>
<StgValue><ssdm name="tmpc_97"/></StgValue>
</operation>

<operation id="5784" st_id="224" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3654" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_97 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_97)

]]></node>
<StgValue><ssdm name="c_elem_97"/></StgValue>
</operation>

<operation id="5785" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3655" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_241 = trunc i64 %c_elem_97 to i32

]]></node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="5786" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3658" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_97 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_97, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_97"/></StgValue>
</operation>

<operation id="5787" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3666" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_98 = bitcast double %tmp_42_98 to i64

]]></node>
<StgValue><ssdm name="tmpc_98"/></StgValue>
</operation>

<operation id="5788" st_id="224" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3667" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_98 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_98)

]]></node>
<StgValue><ssdm name="c_elem_98"/></StgValue>
</operation>

<operation id="5789" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3668" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_242 = trunc i64 %c_elem_98 to i32

]]></node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="5790" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3671" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_98 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_98, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_98"/></StgValue>
</operation>

<operation id="5791" st_id="224" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3678" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_99 = fmul double %omega, %a_elem_load_99

]]></node>
<StgValue><ssdm name="tmp_42_99"/></StgValue>
</operation>

<operation id="5792" st_id="224" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3691" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_100 = fmul double %omega, %a_elem_load_100

]]></node>
<StgValue><ssdm name="tmp_42_100"/></StgValue>
</operation>

<operation id="5793" st_id="224" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

]]></node>
<StgValue><ssdm name="tmp_42_101"/></StgValue>
</operation>

<operation id="5794" st_id="224" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

]]></node>
<StgValue><ssdm name="tmp_42_102"/></StgValue>
</operation>

<operation id="5795" st_id="224" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

]]></node>
<StgValue><ssdm name="tmp_42_103"/></StgValue>
</operation>

<operation id="5796" st_id="224" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

]]></node>
<StgValue><ssdm name="tmp_42_104"/></StgValue>
</operation>

<operation id="5797" st_id="224" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

]]></node>
<StgValue><ssdm name="tmp_42_105"/></StgValue>
</operation>

<operation id="5798" st_id="224" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

]]></node>
<StgValue><ssdm name="tmp_42_106"/></StgValue>
</operation>

<operation id="5799" st_id="224" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

]]></node>
<StgValue><ssdm name="tmp_42_107"/></StgValue>
</operation>

<operation id="5800" st_id="224" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

]]></node>
<StgValue><ssdm name="tmp_42_108"/></StgValue>
</operation>

<operation id="5801" st_id="224" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

]]></node>
<StgValue><ssdm name="tmp_42_109"/></StgValue>
</operation>

<operation id="5802" st_id="224" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

]]></node>
<StgValue><ssdm name="tmp_42_110"/></StgValue>
</operation>

<operation id="5803" st_id="224" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

]]></node>
<StgValue><ssdm name="tmp_42_111"/></StgValue>
</operation>

<operation id="5804" st_id="224" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

]]></node>
<StgValue><ssdm name="tmp_42_112"/></StgValue>
</operation>

<operation id="5805" st_id="224" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

]]></node>
<StgValue><ssdm name="tmp_42_113"/></StgValue>
</operation>

<operation id="5806" st_id="224" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

]]></node>
<StgValue><ssdm name="tmp_42_114"/></StgValue>
</operation>

<operation id="5807" st_id="224" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

]]></node>
<StgValue><ssdm name="tmp_42_115"/></StgValue>
</operation>

<operation id="5808" st_id="224" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

]]></node>
<StgValue><ssdm name="tmp_42_116"/></StgValue>
</operation>

<operation id="5809" st_id="224" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

]]></node>
<StgValue><ssdm name="tmp_42_117"/></StgValue>
</operation>

<operation id="5810" st_id="224" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

]]></node>
<StgValue><ssdm name="tmp_42_118"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="5811" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2198" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.120:0  %a_elem_load_119 = phi double [ %tmp_119_127, %121 ], [ undef, %._crit_edge.119 ]

]]></node>
<StgValue><ssdm name="a_elem_load_119"/></StgValue>
</operation>

<operation id="5812" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2211" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.121:0  %a_elem_load_120 = phi double [ %tmp_120_128, %122 ], [ undef, %._crit_edge.120 ]

]]></node>
<StgValue><ssdm name="a_elem_load_120"/></StgValue>
</operation>

<operation id="5813" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31765">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2221" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_121_129 = bitcast i64 %a_union_121 to double

]]></node>
<StgValue><ssdm name="tmp_121_129"/></StgValue>
</operation>

<operation id="5814" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31765">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2222" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.122

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5815" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31885">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2234" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_122_130 = bitcast i64 %a_union_122 to double

]]></node>
<StgValue><ssdm name="tmp_122_130"/></StgValue>
</operation>

<operation id="5816" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31885">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2235" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5817" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3656" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_99 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 99

]]></node>
<StgValue><ssdm name="doutc_1_addr_99"/></StgValue>
</operation>

<operation id="5818" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3657" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_241, i32* %doutc_1_addr_99, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5819" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3659" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_99 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 100

]]></node>
<StgValue><ssdm name="doutc_0_addr_99"/></StgValue>
</operation>

<operation id="5820" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3660" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_97, i32* %doutc_0_addr_99, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5821" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="tmp_98" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3661" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5822" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3669" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_100 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 100

]]></node>
<StgValue><ssdm name="doutc_1_addr_100"/></StgValue>
</operation>

<operation id="5823" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3670" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_242, i32* %doutc_1_addr_100, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5824" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3672" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_100 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 101

]]></node>
<StgValue><ssdm name="doutc_0_addr_100"/></StgValue>
</operation>

<operation id="5825" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3673" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_98, i32* %doutc_0_addr_100, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5826" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="tmp_99" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3674" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5827" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3679" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_99 = bitcast double %tmp_42_99 to i64

]]></node>
<StgValue><ssdm name="tmpc_99"/></StgValue>
</operation>

<operation id="5828" st_id="225" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3680" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_99 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_99)

]]></node>
<StgValue><ssdm name="c_elem_99"/></StgValue>
</operation>

<operation id="5829" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3681" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_243 = trunc i64 %c_elem_99 to i32

]]></node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="5830" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3684" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_99 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_99, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_99"/></StgValue>
</operation>

<operation id="5831" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3692" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_100 = bitcast double %tmp_42_100 to i64

]]></node>
<StgValue><ssdm name="tmpc_100"/></StgValue>
</operation>

<operation id="5832" st_id="225" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_100 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_100)

]]></node>
<StgValue><ssdm name="c_elem_100"/></StgValue>
</operation>

<operation id="5833" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3694" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_244 = trunc i64 %c_elem_100 to i32

]]></node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="5834" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3697" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_100 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_100, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_100"/></StgValue>
</operation>

<operation id="5835" st_id="225" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3704" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_101 = fmul double %omega, %a_elem_load_101

]]></node>
<StgValue><ssdm name="tmp_42_101"/></StgValue>
</operation>

<operation id="5836" st_id="225" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_102 = fmul double %omega, %a_elem_load_102

]]></node>
<StgValue><ssdm name="tmp_42_102"/></StgValue>
</operation>

<operation id="5837" st_id="225" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

]]></node>
<StgValue><ssdm name="tmp_42_103"/></StgValue>
</operation>

<operation id="5838" st_id="225" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

]]></node>
<StgValue><ssdm name="tmp_42_104"/></StgValue>
</operation>

<operation id="5839" st_id="225" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

]]></node>
<StgValue><ssdm name="tmp_42_105"/></StgValue>
</operation>

<operation id="5840" st_id="225" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

]]></node>
<StgValue><ssdm name="tmp_42_106"/></StgValue>
</operation>

<operation id="5841" st_id="225" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

]]></node>
<StgValue><ssdm name="tmp_42_107"/></StgValue>
</operation>

<operation id="5842" st_id="225" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

]]></node>
<StgValue><ssdm name="tmp_42_108"/></StgValue>
</operation>

<operation id="5843" st_id="225" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

]]></node>
<StgValue><ssdm name="tmp_42_109"/></StgValue>
</operation>

<operation id="5844" st_id="225" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

]]></node>
<StgValue><ssdm name="tmp_42_110"/></StgValue>
</operation>

<operation id="5845" st_id="225" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

]]></node>
<StgValue><ssdm name="tmp_42_111"/></StgValue>
</operation>

<operation id="5846" st_id="225" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

]]></node>
<StgValue><ssdm name="tmp_42_112"/></StgValue>
</operation>

<operation id="5847" st_id="225" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

]]></node>
<StgValue><ssdm name="tmp_42_113"/></StgValue>
</operation>

<operation id="5848" st_id="225" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

]]></node>
<StgValue><ssdm name="tmp_42_114"/></StgValue>
</operation>

<operation id="5849" st_id="225" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

]]></node>
<StgValue><ssdm name="tmp_42_115"/></StgValue>
</operation>

<operation id="5850" st_id="225" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

]]></node>
<StgValue><ssdm name="tmp_42_116"/></StgValue>
</operation>

<operation id="5851" st_id="225" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

]]></node>
<StgValue><ssdm name="tmp_42_117"/></StgValue>
</operation>

<operation id="5852" st_id="225" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

]]></node>
<StgValue><ssdm name="tmp_42_118"/></StgValue>
</operation>

<operation id="5853" st_id="225" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

]]></node>
<StgValue><ssdm name="tmp_42_119"/></StgValue>
</operation>

<operation id="5854" st_id="225" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

]]></node>
<StgValue><ssdm name="tmp_42_120"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="5855" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2224" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.122:0  %a_elem_load_121 = phi double [ %tmp_121_129, %123 ], [ undef, %._crit_edge.121 ]

]]></node>
<StgValue><ssdm name="a_elem_load_121"/></StgValue>
</operation>

<operation id="5856" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2237" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.123:0  %a_elem_load_122 = phi double [ %tmp_122_130, %124 ], [ undef, %._crit_edge.122 ]

]]></node>
<StgValue><ssdm name="a_elem_load_122"/></StgValue>
</operation>

<operation id="5857" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32006">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2247" bw="64" op_0_bw="64">
<![CDATA[
:6  %tmp_123_135 = bitcast i64 %a_union_123 to double

]]></node>
<StgValue><ssdm name="tmp_123_135"/></StgValue>
</operation>

<operation id="5858" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32006">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2248" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge.124_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5859" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3682" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_101 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 101

]]></node>
<StgValue><ssdm name="doutc_1_addr_101"/></StgValue>
</operation>

<operation id="5860" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3683" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_243, i32* %doutc_1_addr_101, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5861" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3685" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_101 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 102

]]></node>
<StgValue><ssdm name="doutc_0_addr_101"/></StgValue>
</operation>

<operation id="5862" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3686" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_99, i32* %doutc_0_addr_101, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5863" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="tmp_100" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3687" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.100

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5864" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3695" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_102 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 102

]]></node>
<StgValue><ssdm name="doutc_1_addr_102"/></StgValue>
</operation>

<operation id="5865" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3696" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_244, i32* %doutc_1_addr_102, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5866" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3698" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_102 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 103

]]></node>
<StgValue><ssdm name="doutc_0_addr_102"/></StgValue>
</operation>

<operation id="5867" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3699" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_100, i32* %doutc_0_addr_102, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5868" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="tmp_101" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3700" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.101

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5869" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3705" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_101 = bitcast double %tmp_42_101 to i64

]]></node>
<StgValue><ssdm name="tmpc_101"/></StgValue>
</operation>

<operation id="5870" st_id="226" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3706" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_101 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_101)

]]></node>
<StgValue><ssdm name="c_elem_101"/></StgValue>
</operation>

<operation id="5871" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3707" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_245 = trunc i64 %c_elem_101 to i32

]]></node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="5872" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3710" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_101 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_101, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_101"/></StgValue>
</operation>

<operation id="5873" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3718" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_102 = bitcast double %tmp_42_102 to i64

]]></node>
<StgValue><ssdm name="tmpc_102"/></StgValue>
</operation>

<operation id="5874" st_id="226" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_102 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_102)

]]></node>
<StgValue><ssdm name="c_elem_102"/></StgValue>
</operation>

<operation id="5875" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3720" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_246 = trunc i64 %c_elem_102 to i32

]]></node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="5876" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3723" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_102 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_102, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_102"/></StgValue>
</operation>

<operation id="5877" st_id="226" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_103 = fmul double %omega, %a_elem_load_103

]]></node>
<StgValue><ssdm name="tmp_42_103"/></StgValue>
</operation>

<operation id="5878" st_id="226" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_104 = fmul double %omega, %a_elem_load_104

]]></node>
<StgValue><ssdm name="tmp_42_104"/></StgValue>
</operation>

<operation id="5879" st_id="226" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

]]></node>
<StgValue><ssdm name="tmp_42_105"/></StgValue>
</operation>

<operation id="5880" st_id="226" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

]]></node>
<StgValue><ssdm name="tmp_42_106"/></StgValue>
</operation>

<operation id="5881" st_id="226" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

]]></node>
<StgValue><ssdm name="tmp_42_107"/></StgValue>
</operation>

<operation id="5882" st_id="226" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

]]></node>
<StgValue><ssdm name="tmp_42_108"/></StgValue>
</operation>

<operation id="5883" st_id="226" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

]]></node>
<StgValue><ssdm name="tmp_42_109"/></StgValue>
</operation>

<operation id="5884" st_id="226" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

]]></node>
<StgValue><ssdm name="tmp_42_110"/></StgValue>
</operation>

<operation id="5885" st_id="226" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

]]></node>
<StgValue><ssdm name="tmp_42_111"/></StgValue>
</operation>

<operation id="5886" st_id="226" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

]]></node>
<StgValue><ssdm name="tmp_42_112"/></StgValue>
</operation>

<operation id="5887" st_id="226" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

]]></node>
<StgValue><ssdm name="tmp_42_113"/></StgValue>
</operation>

<operation id="5888" st_id="226" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

]]></node>
<StgValue><ssdm name="tmp_42_114"/></StgValue>
</operation>

<operation id="5889" st_id="226" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

]]></node>
<StgValue><ssdm name="tmp_42_115"/></StgValue>
</operation>

<operation id="5890" st_id="226" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

]]></node>
<StgValue><ssdm name="tmp_42_116"/></StgValue>
</operation>

<operation id="5891" st_id="226" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

]]></node>
<StgValue><ssdm name="tmp_42_117"/></StgValue>
</operation>

<operation id="5892" st_id="226" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

]]></node>
<StgValue><ssdm name="tmp_42_118"/></StgValue>
</operation>

<operation id="5893" st_id="226" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

]]></node>
<StgValue><ssdm name="tmp_42_119"/></StgValue>
</operation>

<operation id="5894" st_id="226" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

]]></node>
<StgValue><ssdm name="tmp_42_120"/></StgValue>
</operation>

<operation id="5895" st_id="226" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

]]></node>
<StgValue><ssdm name="tmp_42_121"/></StgValue>
</operation>

<operation id="5896" st_id="226" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

]]></node>
<StgValue><ssdm name="tmp_42_122"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="5897" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2250" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge.124_ifconv:0  %a_elem_load_123 = phi double [ %tmp_123_135, %125 ], [ undef, %._crit_edge.123 ]

]]></node>
<StgValue><ssdm name="a_elem_load_123"/></StgValue>
</operation>

<operation id="5898" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3708" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_103 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 103

]]></node>
<StgValue><ssdm name="doutc_1_addr_103"/></StgValue>
</operation>

<operation id="5899" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3709" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_245, i32* %doutc_1_addr_103, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5900" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3711" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_103 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 104

]]></node>
<StgValue><ssdm name="doutc_0_addr_103"/></StgValue>
</operation>

<operation id="5901" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3712" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_101, i32* %doutc_0_addr_103, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5902" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="tmp_102" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3713" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5903" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3721" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_104 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 104

]]></node>
<StgValue><ssdm name="doutc_1_addr_104"/></StgValue>
</operation>

<operation id="5904" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3722" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_246, i32* %doutc_1_addr_104, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5905" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3724" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_104 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 105

]]></node>
<StgValue><ssdm name="doutc_0_addr_104"/></StgValue>
</operation>

<operation id="5906" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3725" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_102, i32* %doutc_0_addr_104, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5907" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="tmp_103" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3726" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5908" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3731" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_103 = bitcast double %tmp_42_103 to i64

]]></node>
<StgValue><ssdm name="tmpc_103"/></StgValue>
</operation>

<operation id="5909" st_id="227" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3732" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_103 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_103)

]]></node>
<StgValue><ssdm name="c_elem_103"/></StgValue>
</operation>

<operation id="5910" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3733" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_247 = trunc i64 %c_elem_103 to i32

]]></node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="5911" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3736" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_103 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_103, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_103"/></StgValue>
</operation>

<operation id="5912" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3744" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_104 = bitcast double %tmp_42_104 to i64

]]></node>
<StgValue><ssdm name="tmpc_104"/></StgValue>
</operation>

<operation id="5913" st_id="227" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3745" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_104 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_104)

]]></node>
<StgValue><ssdm name="c_elem_104"/></StgValue>
</operation>

<operation id="5914" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3746" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_248 = trunc i64 %c_elem_104 to i32

]]></node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="5915" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3749" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_104 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_104, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_104"/></StgValue>
</operation>

<operation id="5916" st_id="227" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_105 = fmul double %omega, %a_elem_load_105

]]></node>
<StgValue><ssdm name="tmp_42_105"/></StgValue>
</operation>

<operation id="5917" st_id="227" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3769" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_106 = fmul double %omega, %a_elem_load_106

]]></node>
<StgValue><ssdm name="tmp_42_106"/></StgValue>
</operation>

<operation id="5918" st_id="227" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

]]></node>
<StgValue><ssdm name="tmp_42_107"/></StgValue>
</operation>

<operation id="5919" st_id="227" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

]]></node>
<StgValue><ssdm name="tmp_42_108"/></StgValue>
</operation>

<operation id="5920" st_id="227" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

]]></node>
<StgValue><ssdm name="tmp_42_109"/></StgValue>
</operation>

<operation id="5921" st_id="227" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

]]></node>
<StgValue><ssdm name="tmp_42_110"/></StgValue>
</operation>

<operation id="5922" st_id="227" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

]]></node>
<StgValue><ssdm name="tmp_42_111"/></StgValue>
</operation>

<operation id="5923" st_id="227" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

]]></node>
<StgValue><ssdm name="tmp_42_112"/></StgValue>
</operation>

<operation id="5924" st_id="227" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

]]></node>
<StgValue><ssdm name="tmp_42_113"/></StgValue>
</operation>

<operation id="5925" st_id="227" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

]]></node>
<StgValue><ssdm name="tmp_42_114"/></StgValue>
</operation>

<operation id="5926" st_id="227" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

]]></node>
<StgValue><ssdm name="tmp_42_115"/></StgValue>
</operation>

<operation id="5927" st_id="227" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

]]></node>
<StgValue><ssdm name="tmp_42_116"/></StgValue>
</operation>

<operation id="5928" st_id="227" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

]]></node>
<StgValue><ssdm name="tmp_42_117"/></StgValue>
</operation>

<operation id="5929" st_id="227" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

]]></node>
<StgValue><ssdm name="tmp_42_118"/></StgValue>
</operation>

<operation id="5930" st_id="227" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

]]></node>
<StgValue><ssdm name="tmp_42_119"/></StgValue>
</operation>

<operation id="5931" st_id="227" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

]]></node>
<StgValue><ssdm name="tmp_42_120"/></StgValue>
</operation>

<operation id="5932" st_id="227" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

]]></node>
<StgValue><ssdm name="tmp_42_121"/></StgValue>
</operation>

<operation id="5933" st_id="227" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

]]></node>
<StgValue><ssdm name="tmp_42_122"/></StgValue>
</operation>

<operation id="5934" st_id="227" stage="10" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123

]]></node>
<StgValue><ssdm name="tmp_42_123"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="5935" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3734" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_105 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 105

]]></node>
<StgValue><ssdm name="doutc_1_addr_105"/></StgValue>
</operation>

<operation id="5936" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3735" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_247, i32* %doutc_1_addr_105, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5937" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3737" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_105 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 106

]]></node>
<StgValue><ssdm name="doutc_0_addr_105"/></StgValue>
</operation>

<operation id="5938" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3738" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_103, i32* %doutc_0_addr_105, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5939" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="tmp_104" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3739" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.104

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5940" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3747" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_106 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 106

]]></node>
<StgValue><ssdm name="doutc_1_addr_106"/></StgValue>
</operation>

<operation id="5941" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3748" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_248, i32* %doutc_1_addr_106, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5942" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3750" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_106 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 107

]]></node>
<StgValue><ssdm name="doutc_0_addr_106"/></StgValue>
</operation>

<operation id="5943" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3751" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_104, i32* %doutc_0_addr_106, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5944" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="tmp_105" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3752" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.105

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5945" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3757" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_105 = bitcast double %tmp_42_105 to i64

]]></node>
<StgValue><ssdm name="tmpc_105"/></StgValue>
</operation>

<operation id="5946" st_id="228" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3758" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_105 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_105)

]]></node>
<StgValue><ssdm name="c_elem_105"/></StgValue>
</operation>

<operation id="5947" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3759" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_249 = trunc i64 %c_elem_105 to i32

]]></node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="5948" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3762" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_105 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_105, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_105"/></StgValue>
</operation>

<operation id="5949" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3770" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_106 = bitcast double %tmp_42_106 to i64

]]></node>
<StgValue><ssdm name="tmpc_106"/></StgValue>
</operation>

<operation id="5950" st_id="228" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3771" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_106 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_106)

]]></node>
<StgValue><ssdm name="c_elem_106"/></StgValue>
</operation>

<operation id="5951" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3772" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_250 = trunc i64 %c_elem_106 to i32

]]></node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="5952" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3775" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_106 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_106, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_106"/></StgValue>
</operation>

<operation id="5953" st_id="228" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3782" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_107 = fmul double %omega, %a_elem_load_107

]]></node>
<StgValue><ssdm name="tmp_42_107"/></StgValue>
</operation>

<operation id="5954" st_id="228" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3795" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_108 = fmul double %omega, %a_elem_load_108

]]></node>
<StgValue><ssdm name="tmp_42_108"/></StgValue>
</operation>

<operation id="5955" st_id="228" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

]]></node>
<StgValue><ssdm name="tmp_42_109"/></StgValue>
</operation>

<operation id="5956" st_id="228" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

]]></node>
<StgValue><ssdm name="tmp_42_110"/></StgValue>
</operation>

<operation id="5957" st_id="228" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

]]></node>
<StgValue><ssdm name="tmp_42_111"/></StgValue>
</operation>

<operation id="5958" st_id="228" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

]]></node>
<StgValue><ssdm name="tmp_42_112"/></StgValue>
</operation>

<operation id="5959" st_id="228" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

]]></node>
<StgValue><ssdm name="tmp_42_113"/></StgValue>
</operation>

<operation id="5960" st_id="228" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

]]></node>
<StgValue><ssdm name="tmp_42_114"/></StgValue>
</operation>

<operation id="5961" st_id="228" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

]]></node>
<StgValue><ssdm name="tmp_42_115"/></StgValue>
</operation>

<operation id="5962" st_id="228" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

]]></node>
<StgValue><ssdm name="tmp_42_116"/></StgValue>
</operation>

<operation id="5963" st_id="228" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

]]></node>
<StgValue><ssdm name="tmp_42_117"/></StgValue>
</operation>

<operation id="5964" st_id="228" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

]]></node>
<StgValue><ssdm name="tmp_42_118"/></StgValue>
</operation>

<operation id="5965" st_id="228" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

]]></node>
<StgValue><ssdm name="tmp_42_119"/></StgValue>
</operation>

<operation id="5966" st_id="228" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

]]></node>
<StgValue><ssdm name="tmp_42_120"/></StgValue>
</operation>

<operation id="5967" st_id="228" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

]]></node>
<StgValue><ssdm name="tmp_42_121"/></StgValue>
</operation>

<operation id="5968" st_id="228" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

]]></node>
<StgValue><ssdm name="tmp_42_122"/></StgValue>
</operation>

<operation id="5969" st_id="228" stage="9" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123

]]></node>
<StgValue><ssdm name="tmp_42_123"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="5970" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3760" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_107 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 107

]]></node>
<StgValue><ssdm name="doutc_1_addr_107"/></StgValue>
</operation>

<operation id="5971" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3761" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_249, i32* %doutc_1_addr_107, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5972" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3763" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_107 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 108

]]></node>
<StgValue><ssdm name="doutc_0_addr_107"/></StgValue>
</operation>

<operation id="5973" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3764" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_105, i32* %doutc_0_addr_107, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5974" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="tmp_106" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3765" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5975" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3773" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_108 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 108

]]></node>
<StgValue><ssdm name="doutc_1_addr_108"/></StgValue>
</operation>

<operation id="5976" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3774" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_250, i32* %doutc_1_addr_108, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5977" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3776" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_108 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 109

]]></node>
<StgValue><ssdm name="doutc_0_addr_108"/></StgValue>
</operation>

<operation id="5978" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3777" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_106, i32* %doutc_0_addr_108, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5979" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="tmp_107" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3778" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5980" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3783" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_107 = bitcast double %tmp_42_107 to i64

]]></node>
<StgValue><ssdm name="tmpc_107"/></StgValue>
</operation>

<operation id="5981" st_id="229" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3784" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_107 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_107)

]]></node>
<StgValue><ssdm name="c_elem_107"/></StgValue>
</operation>

<operation id="5982" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3785" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_251 = trunc i64 %c_elem_107 to i32

]]></node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="5983" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3788" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_107 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_107, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_107"/></StgValue>
</operation>

<operation id="5984" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3796" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_108 = bitcast double %tmp_42_108 to i64

]]></node>
<StgValue><ssdm name="tmpc_108"/></StgValue>
</operation>

<operation id="5985" st_id="229" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3797" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_108 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_108)

]]></node>
<StgValue><ssdm name="c_elem_108"/></StgValue>
</operation>

<operation id="5986" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3798" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_252 = trunc i64 %c_elem_108 to i32

]]></node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="5987" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3801" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_108 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_108, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_108"/></StgValue>
</operation>

<operation id="5988" st_id="229" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_109 = fmul double %omega, %a_elem_load_109

]]></node>
<StgValue><ssdm name="tmp_42_109"/></StgValue>
</operation>

<operation id="5989" st_id="229" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_110 = fmul double %omega, %a_elem_load_110

]]></node>
<StgValue><ssdm name="tmp_42_110"/></StgValue>
</operation>

<operation id="5990" st_id="229" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

]]></node>
<StgValue><ssdm name="tmp_42_111"/></StgValue>
</operation>

<operation id="5991" st_id="229" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

]]></node>
<StgValue><ssdm name="tmp_42_112"/></StgValue>
</operation>

<operation id="5992" st_id="229" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

]]></node>
<StgValue><ssdm name="tmp_42_113"/></StgValue>
</operation>

<operation id="5993" st_id="229" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

]]></node>
<StgValue><ssdm name="tmp_42_114"/></StgValue>
</operation>

<operation id="5994" st_id="229" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

]]></node>
<StgValue><ssdm name="tmp_42_115"/></StgValue>
</operation>

<operation id="5995" st_id="229" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

]]></node>
<StgValue><ssdm name="tmp_42_116"/></StgValue>
</operation>

<operation id="5996" st_id="229" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

]]></node>
<StgValue><ssdm name="tmp_42_117"/></StgValue>
</operation>

<operation id="5997" st_id="229" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

]]></node>
<StgValue><ssdm name="tmp_42_118"/></StgValue>
</operation>

<operation id="5998" st_id="229" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

]]></node>
<StgValue><ssdm name="tmp_42_119"/></StgValue>
</operation>

<operation id="5999" st_id="229" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

]]></node>
<StgValue><ssdm name="tmp_42_120"/></StgValue>
</operation>

<operation id="6000" st_id="229" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

]]></node>
<StgValue><ssdm name="tmp_42_121"/></StgValue>
</operation>

<operation id="6001" st_id="229" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

]]></node>
<StgValue><ssdm name="tmp_42_122"/></StgValue>
</operation>

<operation id="6002" st_id="229" stage="8" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123

]]></node>
<StgValue><ssdm name="tmp_42_123"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="6003" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3786" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_109 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 109

]]></node>
<StgValue><ssdm name="doutc_1_addr_109"/></StgValue>
</operation>

<operation id="6004" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3787" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_251, i32* %doutc_1_addr_109, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6005" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3789" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_109 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 110

]]></node>
<StgValue><ssdm name="doutc_0_addr_109"/></StgValue>
</operation>

<operation id="6006" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3790" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_107, i32* %doutc_0_addr_109, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6007" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_108" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3791" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6008" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3799" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_110 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 110

]]></node>
<StgValue><ssdm name="doutc_1_addr_110"/></StgValue>
</operation>

<operation id="6009" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3800" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_252, i32* %doutc_1_addr_110, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6010" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3802" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_110 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 111

]]></node>
<StgValue><ssdm name="doutc_0_addr_110"/></StgValue>
</operation>

<operation id="6011" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3803" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_108, i32* %doutc_0_addr_110, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6012" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="tmp_109" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3804" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.109

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6013" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3809" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_109 = bitcast double %tmp_42_109 to i64

]]></node>
<StgValue><ssdm name="tmpc_109"/></StgValue>
</operation>

<operation id="6014" st_id="230" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3810" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_109 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_109)

]]></node>
<StgValue><ssdm name="c_elem_109"/></StgValue>
</operation>

<operation id="6015" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3811" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_253 = trunc i64 %c_elem_109 to i32

]]></node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="6016" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3814" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_109 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_109, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_109"/></StgValue>
</operation>

<operation id="6017" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3822" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_110 = bitcast double %tmp_42_110 to i64

]]></node>
<StgValue><ssdm name="tmpc_110"/></StgValue>
</operation>

<operation id="6018" st_id="230" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3823" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_110 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_110)

]]></node>
<StgValue><ssdm name="c_elem_110"/></StgValue>
</operation>

<operation id="6019" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3824" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_254 = trunc i64 %c_elem_110 to i32

]]></node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="6020" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3827" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_110 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_110, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_110"/></StgValue>
</operation>

<operation id="6021" st_id="230" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3834" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_111 = fmul double %omega, %a_elem_load_111

]]></node>
<StgValue><ssdm name="tmp_42_111"/></StgValue>
</operation>

<operation id="6022" st_id="230" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_112 = fmul double %omega, %a_elem_load_112

]]></node>
<StgValue><ssdm name="tmp_42_112"/></StgValue>
</operation>

<operation id="6023" st_id="230" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

]]></node>
<StgValue><ssdm name="tmp_42_113"/></StgValue>
</operation>

<operation id="6024" st_id="230" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

]]></node>
<StgValue><ssdm name="tmp_42_114"/></StgValue>
</operation>

<operation id="6025" st_id="230" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

]]></node>
<StgValue><ssdm name="tmp_42_115"/></StgValue>
</operation>

<operation id="6026" st_id="230" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

]]></node>
<StgValue><ssdm name="tmp_42_116"/></StgValue>
</operation>

<operation id="6027" st_id="230" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

]]></node>
<StgValue><ssdm name="tmp_42_117"/></StgValue>
</operation>

<operation id="6028" st_id="230" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

]]></node>
<StgValue><ssdm name="tmp_42_118"/></StgValue>
</operation>

<operation id="6029" st_id="230" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

]]></node>
<StgValue><ssdm name="tmp_42_119"/></StgValue>
</operation>

<operation id="6030" st_id="230" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

]]></node>
<StgValue><ssdm name="tmp_42_120"/></StgValue>
</operation>

<operation id="6031" st_id="230" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

]]></node>
<StgValue><ssdm name="tmp_42_121"/></StgValue>
</operation>

<operation id="6032" st_id="230" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

]]></node>
<StgValue><ssdm name="tmp_42_122"/></StgValue>
</operation>

<operation id="6033" st_id="230" stage="7" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123

]]></node>
<StgValue><ssdm name="tmp_42_123"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="6034" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3812" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_111 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 111

]]></node>
<StgValue><ssdm name="doutc_1_addr_111"/></StgValue>
</operation>

<operation id="6035" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3813" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_253, i32* %doutc_1_addr_111, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6036" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3815" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_111 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 112

]]></node>
<StgValue><ssdm name="doutc_0_addr_111"/></StgValue>
</operation>

<operation id="6037" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3816" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_109, i32* %doutc_0_addr_111, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6038" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="tmp_110" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3817" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6039" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3825" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_112 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 112

]]></node>
<StgValue><ssdm name="doutc_1_addr_112"/></StgValue>
</operation>

<operation id="6040" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3826" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_254, i32* %doutc_1_addr_112, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6041" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3828" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_112 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 113

]]></node>
<StgValue><ssdm name="doutc_0_addr_112"/></StgValue>
</operation>

<operation id="6042" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3829" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_110, i32* %doutc_0_addr_112, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6043" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3830" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6044" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3835" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_111 = bitcast double %tmp_42_111 to i64

]]></node>
<StgValue><ssdm name="tmpc_111"/></StgValue>
</operation>

<operation id="6045" st_id="231" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3836" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_111 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_111)

]]></node>
<StgValue><ssdm name="c_elem_111"/></StgValue>
</operation>

<operation id="6046" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3837" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_255 = trunc i64 %c_elem_111 to i32

]]></node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="6047" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3840" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_111 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_111, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_111"/></StgValue>
</operation>

<operation id="6048" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3848" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_112 = bitcast double %tmp_42_112 to i64

]]></node>
<StgValue><ssdm name="tmpc_112"/></StgValue>
</operation>

<operation id="6049" st_id="231" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3849" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_112 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_112)

]]></node>
<StgValue><ssdm name="c_elem_112"/></StgValue>
</operation>

<operation id="6050" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3850" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_256 = trunc i64 %c_elem_112 to i32

]]></node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="6051" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3853" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_112 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_112, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_112"/></StgValue>
</operation>

<operation id="6052" st_id="231" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3860" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_113 = fmul double %omega, %a_elem_load_113

]]></node>
<StgValue><ssdm name="tmp_42_113"/></StgValue>
</operation>

<operation id="6053" st_id="231" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_114 = fmul double %omega, %a_elem_load_114

]]></node>
<StgValue><ssdm name="tmp_42_114"/></StgValue>
</operation>

<operation id="6054" st_id="231" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

]]></node>
<StgValue><ssdm name="tmp_42_115"/></StgValue>
</operation>

<operation id="6055" st_id="231" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

]]></node>
<StgValue><ssdm name="tmp_42_116"/></StgValue>
</operation>

<operation id="6056" st_id="231" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

]]></node>
<StgValue><ssdm name="tmp_42_117"/></StgValue>
</operation>

<operation id="6057" st_id="231" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

]]></node>
<StgValue><ssdm name="tmp_42_118"/></StgValue>
</operation>

<operation id="6058" st_id="231" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

]]></node>
<StgValue><ssdm name="tmp_42_119"/></StgValue>
</operation>

<operation id="6059" st_id="231" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

]]></node>
<StgValue><ssdm name="tmp_42_120"/></StgValue>
</operation>

<operation id="6060" st_id="231" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

]]></node>
<StgValue><ssdm name="tmp_42_121"/></StgValue>
</operation>

<operation id="6061" st_id="231" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

]]></node>
<StgValue><ssdm name="tmp_42_122"/></StgValue>
</operation>

<operation id="6062" st_id="231" stage="6" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123

]]></node>
<StgValue><ssdm name="tmp_42_123"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="6063" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3838" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_113 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 113

]]></node>
<StgValue><ssdm name="doutc_1_addr_113"/></StgValue>
</operation>

<operation id="6064" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3839" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_255, i32* %doutc_1_addr_113, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6065" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3841" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_113 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 114

]]></node>
<StgValue><ssdm name="doutc_0_addr_113"/></StgValue>
</operation>

<operation id="6066" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3842" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_111, i32* %doutc_0_addr_113, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6067" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="tmp_112" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3843" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.112

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6068" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3851" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_114 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 114

]]></node>
<StgValue><ssdm name="doutc_1_addr_114"/></StgValue>
</operation>

<operation id="6069" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3852" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_256, i32* %doutc_1_addr_114, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6070" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3854" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_114 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 115

]]></node>
<StgValue><ssdm name="doutc_0_addr_114"/></StgValue>
</operation>

<operation id="6071" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3855" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_112, i32* %doutc_0_addr_114, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6072" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="tmp_113" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3856" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6073" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3861" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_113 = bitcast double %tmp_42_113 to i64

]]></node>
<StgValue><ssdm name="tmpc_113"/></StgValue>
</operation>

<operation id="6074" st_id="232" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3862" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_113 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_113)

]]></node>
<StgValue><ssdm name="c_elem_113"/></StgValue>
</operation>

<operation id="6075" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3863" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_257 = trunc i64 %c_elem_113 to i32

]]></node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="6076" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3866" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_113 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_113, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_113"/></StgValue>
</operation>

<operation id="6077" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3874" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_114 = bitcast double %tmp_42_114 to i64

]]></node>
<StgValue><ssdm name="tmpc_114"/></StgValue>
</operation>

<operation id="6078" st_id="232" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3875" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_114 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_114)

]]></node>
<StgValue><ssdm name="c_elem_114"/></StgValue>
</operation>

<operation id="6079" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3876" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_258 = trunc i64 %c_elem_114 to i32

]]></node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="6080" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3879" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_114 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_114, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_114"/></StgValue>
</operation>

<operation id="6081" st_id="232" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_115 = fmul double %omega, %a_elem_load_115

]]></node>
<StgValue><ssdm name="tmp_42_115"/></StgValue>
</operation>

<operation id="6082" st_id="232" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3899" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_116 = fmul double %omega, %a_elem_load_116

]]></node>
<StgValue><ssdm name="tmp_42_116"/></StgValue>
</operation>

<operation id="6083" st_id="232" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

]]></node>
<StgValue><ssdm name="tmp_42_117"/></StgValue>
</operation>

<operation id="6084" st_id="232" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

]]></node>
<StgValue><ssdm name="tmp_42_118"/></StgValue>
</operation>

<operation id="6085" st_id="232" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

]]></node>
<StgValue><ssdm name="tmp_42_119"/></StgValue>
</operation>

<operation id="6086" st_id="232" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

]]></node>
<StgValue><ssdm name="tmp_42_120"/></StgValue>
</operation>

<operation id="6087" st_id="232" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

]]></node>
<StgValue><ssdm name="tmp_42_121"/></StgValue>
</operation>

<operation id="6088" st_id="232" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

]]></node>
<StgValue><ssdm name="tmp_42_122"/></StgValue>
</operation>

<operation id="6089" st_id="232" stage="5" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123

]]></node>
<StgValue><ssdm name="tmp_42_123"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="6090" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3864" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_115 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 115

]]></node>
<StgValue><ssdm name="doutc_1_addr_115"/></StgValue>
</operation>

<operation id="6091" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3865" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_257, i32* %doutc_1_addr_115, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6092" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3867" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_115 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 116

]]></node>
<StgValue><ssdm name="doutc_0_addr_115"/></StgValue>
</operation>

<operation id="6093" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3868" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_113, i32* %doutc_0_addr_115, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6094" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="tmp_114" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3869" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.114

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6095" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3877" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_116 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 116

]]></node>
<StgValue><ssdm name="doutc_1_addr_116"/></StgValue>
</operation>

<operation id="6096" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3878" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_258, i32* %doutc_1_addr_116, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6097" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3880" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_116 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 117

]]></node>
<StgValue><ssdm name="doutc_0_addr_116"/></StgValue>
</operation>

<operation id="6098" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3881" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_114, i32* %doutc_0_addr_116, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6099" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="tmp_115" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3882" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6100" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3887" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_115 = bitcast double %tmp_42_115 to i64

]]></node>
<StgValue><ssdm name="tmpc_115"/></StgValue>
</operation>

<operation id="6101" st_id="233" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_115 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_115)

]]></node>
<StgValue><ssdm name="c_elem_115"/></StgValue>
</operation>

<operation id="6102" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3889" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_259 = trunc i64 %c_elem_115 to i32

]]></node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="6103" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3892" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_115 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_115, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_115"/></StgValue>
</operation>

<operation id="6104" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3900" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_116 = bitcast double %tmp_42_116 to i64

]]></node>
<StgValue><ssdm name="tmpc_116"/></StgValue>
</operation>

<operation id="6105" st_id="233" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3901" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_116 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_116)

]]></node>
<StgValue><ssdm name="c_elem_116"/></StgValue>
</operation>

<operation id="6106" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3902" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_260 = trunc i64 %c_elem_116 to i32

]]></node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="6107" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3905" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_116 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_116, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_116"/></StgValue>
</operation>

<operation id="6108" st_id="233" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_117 = fmul double %omega, %a_elem_load_117

]]></node>
<StgValue><ssdm name="tmp_42_117"/></StgValue>
</operation>

<operation id="6109" st_id="233" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3925" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_118 = fmul double %omega, %a_elem_load_118

]]></node>
<StgValue><ssdm name="tmp_42_118"/></StgValue>
</operation>

<operation id="6110" st_id="233" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

]]></node>
<StgValue><ssdm name="tmp_42_119"/></StgValue>
</operation>

<operation id="6111" st_id="233" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

]]></node>
<StgValue><ssdm name="tmp_42_120"/></StgValue>
</operation>

<operation id="6112" st_id="233" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

]]></node>
<StgValue><ssdm name="tmp_42_121"/></StgValue>
</operation>

<operation id="6113" st_id="233" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

]]></node>
<StgValue><ssdm name="tmp_42_122"/></StgValue>
</operation>

<operation id="6114" st_id="233" stage="4" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123

]]></node>
<StgValue><ssdm name="tmp_42_123"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="6115" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3890" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_117 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 117

]]></node>
<StgValue><ssdm name="doutc_1_addr_117"/></StgValue>
</operation>

<operation id="6116" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3891" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_259, i32* %doutc_1_addr_117, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6117" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3893" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_117 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 118

]]></node>
<StgValue><ssdm name="doutc_0_addr_117"/></StgValue>
</operation>

<operation id="6118" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3894" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_115, i32* %doutc_0_addr_117, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6119" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="tmp_116" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3895" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.116

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6120" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3903" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_118 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 118

]]></node>
<StgValue><ssdm name="doutc_1_addr_118"/></StgValue>
</operation>

<operation id="6121" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3904" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_260, i32* %doutc_1_addr_118, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6122" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3906" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_118 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 119

]]></node>
<StgValue><ssdm name="doutc_0_addr_118"/></StgValue>
</operation>

<operation id="6123" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3907" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_116, i32* %doutc_0_addr_118, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6124" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3908" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.117

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6125" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3913" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_117 = bitcast double %tmp_42_117 to i64

]]></node>
<StgValue><ssdm name="tmpc_117"/></StgValue>
</operation>

<operation id="6126" st_id="234" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3914" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_117 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_117)

]]></node>
<StgValue><ssdm name="c_elem_117"/></StgValue>
</operation>

<operation id="6127" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3915" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_261 = trunc i64 %c_elem_117 to i32

]]></node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="6128" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3918" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_117 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_117, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_117"/></StgValue>
</operation>

<operation id="6129" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3926" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_118 = bitcast double %tmp_42_118 to i64

]]></node>
<StgValue><ssdm name="tmpc_118"/></StgValue>
</operation>

<operation id="6130" st_id="234" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3927" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_118 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_118)

]]></node>
<StgValue><ssdm name="c_elem_118"/></StgValue>
</operation>

<operation id="6131" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3928" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_262 = trunc i64 %c_elem_118 to i32

]]></node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="6132" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3931" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_118 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_118, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_118"/></StgValue>
</operation>

<operation id="6133" st_id="234" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_119 = fmul double %omega, %a_elem_load_119

]]></node>
<StgValue><ssdm name="tmp_42_119"/></StgValue>
</operation>

<operation id="6134" st_id="234" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_120 = fmul double %omega, %a_elem_load_120

]]></node>
<StgValue><ssdm name="tmp_42_120"/></StgValue>
</operation>

<operation id="6135" st_id="234" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

]]></node>
<StgValue><ssdm name="tmp_42_121"/></StgValue>
</operation>

<operation id="6136" st_id="234" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

]]></node>
<StgValue><ssdm name="tmp_42_122"/></StgValue>
</operation>

<operation id="6137" st_id="234" stage="3" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123

]]></node>
<StgValue><ssdm name="tmp_42_123"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="6138" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3916" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_119 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 119

]]></node>
<StgValue><ssdm name="doutc_1_addr_119"/></StgValue>
</operation>

<operation id="6139" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3917" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_261, i32* %doutc_1_addr_119, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6140" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3919" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_119 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 120

]]></node>
<StgValue><ssdm name="doutc_0_addr_119"/></StgValue>
</operation>

<operation id="6141" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3920" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_117, i32* %doutc_0_addr_119, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6142" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp><literal name="tmp_118" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3921" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.118

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6143" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3929" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_120 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 120

]]></node>
<StgValue><ssdm name="doutc_1_addr_120"/></StgValue>
</operation>

<operation id="6144" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3930" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_262, i32* %doutc_1_addr_120, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6145" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3932" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_120 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 121

]]></node>
<StgValue><ssdm name="doutc_0_addr_120"/></StgValue>
</operation>

<operation id="6146" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3933" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_118, i32* %doutc_0_addr_120, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6147" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp><literal name="tmp_119" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3934" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.119

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6148" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3939" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_119 = bitcast double %tmp_42_119 to i64

]]></node>
<StgValue><ssdm name="tmpc_119"/></StgValue>
</operation>

<operation id="6149" st_id="235" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3940" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_119 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_119)

]]></node>
<StgValue><ssdm name="c_elem_119"/></StgValue>
</operation>

<operation id="6150" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3941" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_263 = trunc i64 %c_elem_119 to i32

]]></node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="6151" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3944" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_119 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_119, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_119"/></StgValue>
</operation>

<operation id="6152" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3952" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_120 = bitcast double %tmp_42_120 to i64

]]></node>
<StgValue><ssdm name="tmpc_120"/></StgValue>
</operation>

<operation id="6153" st_id="235" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3953" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_120 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_120)

]]></node>
<StgValue><ssdm name="c_elem_120"/></StgValue>
</operation>

<operation id="6154" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3954" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_264 = trunc i64 %c_elem_120 to i32

]]></node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="6155" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3957" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_120 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_120, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_120"/></StgValue>
</operation>

<operation id="6156" st_id="235" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3964" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_121 = fmul double %omega, %a_elem_load_121

]]></node>
<StgValue><ssdm name="tmp_42_121"/></StgValue>
</operation>

<operation id="6157" st_id="235" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_122 = fmul double %omega, %a_elem_load_122

]]></node>
<StgValue><ssdm name="tmp_42_122"/></StgValue>
</operation>

<operation id="6158" st_id="235" stage="2" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123

]]></node>
<StgValue><ssdm name="tmp_42_123"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="6159" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3942" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_121 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 121

]]></node>
<StgValue><ssdm name="doutc_1_addr_121"/></StgValue>
</operation>

<operation id="6160" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3943" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_263, i32* %doutc_1_addr_121, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6161" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3945" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_121 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 122

]]></node>
<StgValue><ssdm name="doutc_0_addr_121"/></StgValue>
</operation>

<operation id="6162" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3946" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_119, i32* %doutc_0_addr_121, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6163" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp><literal name="tmp_120" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3947" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6164" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3955" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_122 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 122

]]></node>
<StgValue><ssdm name="doutc_1_addr_122"/></StgValue>
</operation>

<operation id="6165" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3956" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_264, i32* %doutc_1_addr_122, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6166" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3958" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_122 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 123

]]></node>
<StgValue><ssdm name="doutc_0_addr_122"/></StgValue>
</operation>

<operation id="6167" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3959" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_120, i32* %doutc_0_addr_122, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6168" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp><literal name="tmp_121" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3960" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.121

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6169" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3965" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_121 = bitcast double %tmp_42_121 to i64

]]></node>
<StgValue><ssdm name="tmpc_121"/></StgValue>
</operation>

<operation id="6170" st_id="236" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3966" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_121 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_121)

]]></node>
<StgValue><ssdm name="c_elem_121"/></StgValue>
</operation>

<operation id="6171" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3967" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_265 = trunc i64 %c_elem_121 to i32

]]></node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="6172" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3970" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_121 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_121, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_121"/></StgValue>
</operation>

<operation id="6173" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3978" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_122 = bitcast double %tmp_42_122 to i64

]]></node>
<StgValue><ssdm name="tmpc_122"/></StgValue>
</operation>

<operation id="6174" st_id="236" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3979" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_122 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_122)

]]></node>
<StgValue><ssdm name="c_elem_122"/></StgValue>
</operation>

<operation id="6175" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3980" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_266 = trunc i64 %c_elem_122 to i32

]]></node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="6176" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3983" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_122 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_122, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_122"/></StgValue>
</operation>

<operation id="6177" st_id="236" stage="1" lat="10">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3990" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_42_123 = fmul double %omega, %a_elem_load_123

]]></node>
<StgValue><ssdm name="tmp_42_123"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="6178" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3968" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_123 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 123

]]></node>
<StgValue><ssdm name="doutc_1_addr_123"/></StgValue>
</operation>

<operation id="6179" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3969" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_265, i32* %doutc_1_addr_123, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6180" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3971" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_123 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 124

]]></node>
<StgValue><ssdm name="doutc_0_addr_123"/></StgValue>
</operation>

<operation id="6181" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3972" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_121, i32* %doutc_0_addr_123, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6182" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp><literal name="tmp_122" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3973" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.122

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6183" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3981" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_124 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 124

]]></node>
<StgValue><ssdm name="doutc_1_addr_124"/></StgValue>
</operation>

<operation id="6184" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3982" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_266, i32* %doutc_1_addr_124, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6185" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3984" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_124 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 125

]]></node>
<StgValue><ssdm name="doutc_0_addr_124"/></StgValue>
</operation>

<operation id="6186" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3985" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_122, i32* %doutc_0_addr_124, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6187" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp><literal name="tmp_134" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3986" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6188" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3991" bw="64" op_0_bw="64">
<![CDATA[
:1  %tmpc_123 = bitcast double %tmp_42_123 to i64

]]></node>
<StgValue><ssdm name="tmpc_123"/></StgValue>
</operation>

<operation id="6189" st_id="237" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %c_elem_123 = call fastcc i64 @axi_interfaces_reverseBytes64(i64 %tmpc_123)

]]></node>
<StgValue><ssdm name="c_elem_123"/></StgValue>
</operation>

<operation id="6190" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3993" bw="32" op_0_bw="64">
<![CDATA[
:3  %tmp_267 = trunc i64 %c_elem_123 to i32

]]></node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="6191" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3996" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_48_123 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %c_elem_123, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="tmp_48_123"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="6192" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %dina_1), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6193" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %dina_0), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6194" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %dinb_1), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6195" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %dinb_0), !map !23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6196" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %doutc_1), !map !27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6197" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([128 x i32]* %doutc_0), !map !31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6198" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6199" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecPipeline(i32 128, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6200" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.0:0  br i1 %icmp, label %127, label %._crit_edge25.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6201" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.1:0  br i1 %tmp_9, label %128, label %._crit_edge25.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6202" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2415" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.2:0  br i1 %icmp3, label %129, label %._crit_edge25.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6203" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2428" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.3:0  br i1 %tmp_8, label %130, label %._crit_edge25.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6204" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.4:0  br i1 %tmp_10, label %131, label %._crit_edge25.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6205" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2454" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.5:0  br i1 %tmp_11, label %132, label %._crit_edge25.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6206" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.6:0  br i1 %icmp6, label %133, label %._crit_edge25.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6207" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2480" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.7:0  br i1 %tmp_14, label %134, label %._crit_edge25.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6208" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.8:0  br i1 %tmp_15, label %135, label %._crit_edge25.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6209" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.9:0  br i1 %tmp_16, label %136, label %._crit_edge25.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6210" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.10:0  br i1 %tmp_17, label %137, label %._crit_edge25.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6211" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2532" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.11:0  br i1 %tmp_18, label %138, label %._crit_edge25.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6212" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2545" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.12:0  br i1 %tmp_19, label %139, label %._crit_edge25.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6213" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.13:0  br i1 %tmp_20, label %140, label %._crit_edge25.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6214" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.14:0  br i1 %icmp9, label %141, label %._crit_edge25.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6215" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.15:0  br i1 %tmp_23, label %142, label %._crit_edge25.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6216" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.16:0  br i1 %tmp_24, label %143, label %._crit_edge25.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6217" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2610" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.17:0  br i1 %tmp_25, label %144, label %._crit_edge25.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6218" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.18:0  br i1 %tmp_26, label %145, label %._crit_edge25.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6219" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2636" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.19:0  br i1 %tmp_27, label %146, label %._crit_edge25.20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6220" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.20:0  br i1 %tmp_28, label %147, label %._crit_edge25.21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6221" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.21:0  br i1 %tmp_29, label %148, label %._crit_edge25.22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6222" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2675" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.22:0  br i1 %tmp_30, label %149, label %._crit_edge25.23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6223" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.23:0  br i1 %tmp_34, label %150, label %._crit_edge25.24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6224" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.24:0  br i1 %tmp_35, label %151, label %._crit_edge25.25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6225" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2714" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.25:0  br i1 %tmp_36, label %152, label %._crit_edge25.26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6226" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.26:0  br i1 %tmp_37, label %153, label %._crit_edge25.27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6227" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2740" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.27:0  br i1 %tmp_38, label %154, label %._crit_edge25.28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6228" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2753" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.28:0  br i1 %tmp_39, label %155, label %._crit_edge25.29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6229" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2766" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.29:0  br i1 %tmp_40, label %156, label %._crit_edge25.30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6230" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2779" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.30:0  br i1 %icmp1, label %157, label %._crit_edge25.31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6231" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2792" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.31:0  br i1 %tmp_42, label %158, label %._crit_edge25.32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6232" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2805" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.32:0  br i1 %tmp_43, label %159, label %._crit_edge25.33

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6233" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2818" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.33:0  br i1 %tmp_44, label %160, label %._crit_edge25.34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6234" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2831" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.34:0  br i1 %tmp_45, label %161, label %._crit_edge25.35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6235" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.35:0  br i1 %tmp_46, label %162, label %._crit_edge25.36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6236" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2857" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.36:0  br i1 %tmp_47, label %163, label %._crit_edge25.37

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6237" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2870" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.37:0  br i1 %tmp_48, label %164, label %._crit_edge25.38

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6238" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.38:0  br i1 %tmp_49, label %165, label %._crit_edge25.39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6239" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2896" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.39:0  br i1 %tmp_50, label %166, label %._crit_edge25.40

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6240" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2909" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.40:0  br i1 %tmp_123, label %167, label %._crit_edge25.41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6241" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2922" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.41:0  br i1 %tmp_125, label %168, label %._crit_edge25.42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6242" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2935" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.42:0  br i1 %tmp_126, label %169, label %._crit_edge25.43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6243" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2948" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.43:0  br i1 %tmp_127, label %170, label %._crit_edge25.44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6244" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2961" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.44:0  br i1 %tmp_128, label %171, label %._crit_edge25.45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6245" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2974" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.45:0  br i1 %tmp_129, label %172, label %._crit_edge25.46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6246" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2987" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.46:0  br i1 %tmp_130, label %173, label %._crit_edge25.47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6247" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3000" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.47:0  br i1 %tmp_131, label %174, label %._crit_edge25.48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6248" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3013" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.48:0  br i1 %tmp_132, label %175, label %._crit_edge25.49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6249" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3026" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.49:0  br i1 %tmp_133, label %176, label %._crit_edge25.50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6250" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3039" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.50:0  br i1 %tmp_51, label %177, label %._crit_edge25.51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6251" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3052" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.51:0  br i1 %tmp_52, label %178, label %._crit_edge25.52

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6252" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3065" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.52:0  br i1 %tmp_53, label %179, label %._crit_edge25.53

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6253" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3078" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.53:0  br i1 %tmp_54, label %180, label %._crit_edge25.54

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6254" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3091" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.54:0  br i1 %tmp_55, label %181, label %._crit_edge25.55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6255" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.55:0  br i1 %tmp_56, label %182, label %._crit_edge25.56

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6256" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.56:0  br i1 %tmp_57, label %183, label %._crit_edge25.57

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6257" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.57:0  br i1 %tmp_58, label %184, label %._crit_edge25.58

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6258" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.58:0  br i1 %tmp_59, label %185, label %._crit_edge25.59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6259" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.59:0  br i1 %tmp_60, label %186, label %._crit_edge25.60

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6260" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.60:0  br i1 %tmp_61, label %187, label %._crit_edge25.61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6261" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.61:0  br i1 %tmp_62, label %188, label %._crit_edge25.62

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6262" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.62:0  br i1 %icmp2, label %189, label %._crit_edge25.63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6263" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.63:0  br i1 %tmp_64, label %190, label %._crit_edge25.64

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6264" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.64:0  br i1 %tmp_65, label %191, label %._crit_edge25.65

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6265" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.65:0  br i1 %tmp_66, label %192, label %._crit_edge25.66

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6266" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.66:0  br i1 %tmp_67, label %193, label %._crit_edge25.67

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6267" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.67:0  br i1 %tmp_68, label %194, label %._crit_edge25.68

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6268" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.68:0  br i1 %tmp_69, label %195, label %._crit_edge25.69

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6269" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.69:0  br i1 %tmp_70, label %196, label %._crit_edge25.70

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6270" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.70:0  br i1 %tmp_71, label %197, label %._crit_edge25.71

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6271" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.71:0  br i1 %tmp_72, label %198, label %._crit_edge25.72

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6272" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.72:0  br i1 %tmp_73, label %199, label %._crit_edge25.73

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6273" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.73:0  br i1 %tmp_74, label %200, label %._crit_edge25.74

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6274" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.74:0  br i1 %tmp_75, label %201, label %._crit_edge25.75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6275" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.75:0  br i1 %tmp_76, label %202, label %._crit_edge25.76

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6276" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.76:0  br i1 %tmp_77, label %203, label %._crit_edge25.77

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6277" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.77:0  br i1 %tmp_78, label %204, label %._crit_edge25.78

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6278" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.78:0  br i1 %tmp_79, label %205, label %._crit_edge25.79

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6279" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.79:0  br i1 %tmp_80, label %206, label %._crit_edge25.80

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6280" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3429" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.80:0  br i1 %tmp_81, label %207, label %._crit_edge25.81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6281" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.81:0  br i1 %tmp_82, label %208, label %._crit_edge25.82

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6282" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.82:0  br i1 %tmp_83, label %209, label %._crit_edge25.83

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6283" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.83:0  br i1 %tmp_84, label %210, label %._crit_edge25.84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6284" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3481" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.84:0  br i1 %tmp_85, label %211, label %._crit_edge25.85

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6285" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.85:0  br i1 %tmp_86, label %212, label %._crit_edge25.86

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6286" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.86:0  br i1 %tmp_87, label %213, label %._crit_edge25.87

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6287" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3520" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.87:0  br i1 %tmp_88, label %214, label %._crit_edge25.88

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6288" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3533" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.88:0  br i1 %tmp_89, label %215, label %._crit_edge25.89

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6289" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.89:0  br i1 %tmp_90, label %216, label %._crit_edge25.90

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6290" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.90:0  br i1 %tmp_91, label %217, label %._crit_edge25.91

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6291" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.91:0  br i1 %tmp_92, label %218, label %._crit_edge25.92

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6292" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.92:0  br i1 %tmp_93, label %219, label %._crit_edge25.93

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6293" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.93:0  br i1 %tmp_94, label %220, label %._crit_edge25.94

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6294" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3611" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.94:0  br i1 %tmp_95, label %221, label %._crit_edge25.95

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6295" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.95:0  br i1 %tmp_96, label %222, label %._crit_edge25.96

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6296" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.96:0  br i1 %tmp_97, label %223, label %._crit_edge25.97

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6297" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3650" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.97:0  br i1 %tmp_98, label %224, label %._crit_edge25.98

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6298" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.98:0  br i1 %tmp_99, label %225, label %._crit_edge25.99

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6299" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3676" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.99:0  br i1 %tmp_100, label %226, label %._crit_edge25.100

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6300" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3689" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.100:0  br i1 %tmp_101, label %227, label %._crit_edge25.101

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6301" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3702" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.101:0  br i1 %tmp_102, label %228, label %._crit_edge25.102

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6302" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.102:0  br i1 %tmp_103, label %229, label %._crit_edge25.103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6303" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3728" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.103:0  br i1 %tmp_104, label %230, label %._crit_edge25.104

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6304" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3741" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.104:0  br i1 %tmp_105, label %231, label %._crit_edge25.105

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6305" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3754" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.105:0  br i1 %tmp_106, label %232, label %._crit_edge25.106

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6306" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.106:0  br i1 %tmp_107, label %233, label %._crit_edge25.107

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6307" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3780" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.107:0  br i1 %tmp_108, label %234, label %._crit_edge25.108

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6308" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.108:0  br i1 %tmp_109, label %235, label %._crit_edge25.109

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6309" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3806" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.109:0  br i1 %tmp_110, label %236, label %._crit_edge25.110

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6310" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3819" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.110:0  br i1 %tmp_111, label %237, label %._crit_edge25.111

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6311" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3832" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.111:0  br i1 %tmp_112, label %238, label %._crit_edge25.112

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6312" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3845" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.112:0  br i1 %tmp_113, label %239, label %._crit_edge25.113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6313" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3858" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.113:0  br i1 %tmp_114, label %240, label %._crit_edge25.114

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6314" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3871" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.114:0  br i1 %tmp_115, label %241, label %._crit_edge25.115

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6315" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3884" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.115:0  br i1 %tmp_116, label %242, label %._crit_edge25.116

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6316" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3897" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.116:0  br i1 %tmp_117, label %243, label %._crit_edge25.117

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6317" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3910" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.117:0  br i1 %tmp_118, label %244, label %._crit_edge25.118

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6318" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3923" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.118:0  br i1 %tmp_119, label %245, label %._crit_edge25.119

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6319" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.119:0  br i1 %tmp_120, label %246, label %._crit_edge25.120

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6320" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3949" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.120:0  br i1 %tmp_121, label %247, label %._crit_edge25.121

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6321" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3962" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.121:0  br i1 %tmp_122, label %248, label %._crit_edge25.122

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6322" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3975" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.122:0  br i1 %tmp_134, label %249, label %._crit_edge25.123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6323" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3988" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.123:0  br i1 %tmp_124, label %250, label %._crit_edge25.124

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6324" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3994" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %doutc_1_addr_125 = getelementptr [128 x i32]* %doutc_1, i64 0, i64 125

]]></node>
<StgValue><ssdm name="doutc_1_addr_125"/></StgValue>
</operation>

<operation id="6325" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3995" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:5  store i32 %tmp_267, i32* %doutc_1_addr_125, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6326" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3997" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %doutc_0_addr_125 = getelementptr [128 x i32]* %doutc_0, i64 0, i64 126

]]></node>
<StgValue><ssdm name="doutc_0_addr_125"/></StgValue>
</operation>

<operation id="6327" st_id="238" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3998" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:8  store i32 %tmp_48_123, i32* %doutc_0_addr_125, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6328" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3999" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25.124

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6329" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4001" bw="0">
<![CDATA[
._crit_edge25.124:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
