Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan 12 00:13:58 2024
| Host         : grigorev-mp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SNAKEGAME2AXIS_control_sets_placed.rpt
| Design       : SNAKEGAME2AXIS
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             183 |           44 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                       |                                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                       | FSM_onehot_state[4]_i_1_n_0           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | vertical_pxl_count[8]_i_1_n_0         | FSM_onehot_state[4]_i_1_n_0           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | horizontal_pxl_count0                 | FSM_onehot_state[4]_i_1_n_0           |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | line_of_blocks_shift_count[0]_i_2_n_0 | line_of_blocks_shift_count[0]_i_1_n_0 |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | is_loading                            | line_of_blocks_shift_count[3]         |               13 |             73 |         5.62 |
|  clk_IBUF_BUFG | line_of_blocks_buffer[39][1]_i_2_n_0  | line_of_blocks_buffer[0]              |               21 |             80 |         3.81 |
+----------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+


