INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:13:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            addf1/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.888ns  (logic 2.172ns (31.533%)  route 4.716ns (68.467%))
  Logic Levels:           23  (CARRY4=11 LUT4=3 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2794, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X47Y95         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf1/operator/sigProdExt_c2_reg[18]/Q
                         net (fo=1, routed)           0.506     1.230    mulf1/operator/sigProdExt_c2[18]
    SLICE_X45Y95         LUT6 (Prop_lut6_I1_O)        0.043     1.273 r  mulf1/operator/level5_c1[6]_i_7__0/O
                         net (fo=1, routed)           0.346     1.620    mulf1/operator/level5_c1[6]_i_7__0_n_0
    SLICE_X44Y95         LUT5 (Prop_lut5_I2_O)        0.043     1.663 r  mulf1/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.663    mulf1/operator/RoundingAdder/S[0]
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.901 r  mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.901    mulf1/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X44Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.951 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.951    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X44Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.001 r  mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     2.001    mulf1/operator/RoundingAdder/level4_c1_reg[9]_i_6__0_n_0
    SLICE_X44Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.051 r  mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.051    mulf1/operator/RoundingAdder/level4_c1_reg[2]_i_4_n_0
    SLICE_X44Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.101 r  mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0/CO[3]
                         net (fo=1, routed)           0.001     2.101    mulf1/operator/RoundingAdder/level4_c1_reg[6]_i_4__0_n_0
    SLICE_X44Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.151 r  mulf1/operator/RoundingAdder/ltOp_carry__3_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.151    mulf1/operator/RoundingAdder/ltOp_carry__3_i_6_n_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.201 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     2.201    mulf1/operator/RoundingAdder/ltOp_carry__2_i_17__0_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.303 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_12__0/O[0]
                         net (fo=5, routed)           0.581     2.884    mulf1/operator/RoundingAdder/ip_result__0[28]
    SLICE_X46Y99         LUT4 (Prop_lut4_I0_O)        0.119     3.003 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0/O
                         net (fo=1, routed)           0.095     3.099    mulf1/operator/RoundingAdder/level4_c1[9]_i_9__0_n_0
    SLICE_X46Y99         LUT5 (Prop_lut5_I4_O)        0.043     3.142 r  mulf1/operator/RoundingAdder/level4_c1[9]_i_7__0/O
                         net (fo=34, routed)          0.349     3.491    mulf1/operator/RoundingAdder/level4_c1[9]_i_7__0_n_0
    SLICE_X47Y97         LUT6 (Prop_lut6_I3_O)        0.043     3.534 r  mulf1/operator/RoundingAdder/level5_c1[2]_i_2/O
                         net (fo=6, routed)           0.414     3.948    mulf1/operator/RoundingAdder/mulf1_result[0]
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.043     3.991 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_44/O
                         net (fo=1, routed)           0.338     4.329    mulf1/operator/RoundingAdder/ltOp_carry__2_i_44_n_0
    SLICE_X47Y98         LUT6 (Prop_lut6_I5_O)        0.043     4.372 f  mulf1/operator/RoundingAdder/ltOp_carry__2_i_30__0/O
                         net (fo=1, routed)           0.253     4.625    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp__21
    SLICE_X47Y101        LUT6 (Prop_lut6_I5_O)        0.043     4.668 r  mulf1/operator/RoundingAdder/ltOp_carry__2_i_11__0/O
                         net (fo=9, routed)           0.171     4.840    load3/data_tehb/control/excExpFracY_c0[12]
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.043     4.883 r  load3/data_tehb/control/ltOp_carry__2_i_1__0/O
                         net (fo=1, routed)           0.173     5.055    addf1/operator/ltOp_carry__3_0[3]
    SLICE_X45Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     5.239 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.239    addf1/operator/ltOp_carry__2_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.366 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.350     5.717    load3/data_tehb/control/CO[0]
    SLICE_X47Y102        LUT4 (Prop_lut4_I3_O)        0.130     5.847 r  load3/data_tehb/control/i__carry_i_3__0/O
                         net (fo=1, routed)           0.173     6.019    addf1/operator/p_1_in[1]
    SLICE_X47Y103        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.251     6.270 r  addf1/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.519     6.789    addf1/operator/RightShifterComponent/O[2]
    SLICE_X45Y104        LUT6 (Prop_lut6_I2_O)        0.118     6.907 r  addf1/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.180     7.087    mulf1/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X46Y104        LUT4 (Prop_lut4_I0_O)        0.043     7.130 r  mulf1/operator/RoundingAdder/level4_c1[24]_i_1__0/O
                         net (fo=15, routed)          0.266     7.396    addf1/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X45Y105        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2794, unset)         0.483     7.683    addf1/operator/RightShifterComponent/clk
    SLICE_X45Y105        FDRE                                         r  addf1/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X45Y105        FDRE (Setup_fdre_C_R)       -0.295     7.352    addf1/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.352    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                 -0.044    




