# 8-bit-MIPS-Microprocessor
Designed and implemented a 32-bit pipelined MicroMIPS processor in Verilog with support for arithmetic, logic, memory, and branch instructions. Features a 5-stage pipeline with basic hazard handling and branch control. Verified functionality through testbenches and waveform simulation
