
*** Running vivado
    with args -log design_1_Led_Control_04_2024_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Led_Control_04_2024_0_1.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_Led_Control_04_2024_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 440.617 ; gain = 160.820
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/VProject/Attempt_1_04-04-2024/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Led_Control_04_2024_0_1
Command: synth_design -top design_1_Led_Control_04_2024_0_1 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11568
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.984 ; gain = 410.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Led_Control_04_2024_0_1' [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ip/design_1_Led_Control_04_2024_0_1/synth/design_1_Led_Control_04_2024_0_1.vhd:82]
	Parameter C_S00_AXI_LED_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_LED_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Led_Control_04_2024_v1_0' declared at 'c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/Led_Control_04_2024_v1_0.vhd:5' bound to instance 'U0' of component 'Led_Control_04_2024_v1_0' [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ip/design_1_Led_Control_04_2024_0_1/synth/design_1_Led_Control_04_2024_0_1.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Led_Control_04_2024_v1_0' [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/Led_Control_04_2024_v1_0.vhd:48]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Led_Control_04_2024_v1_0_S00_AXI_LED' declared at 'c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/Led_Control_04_2024_v1_0_S00_AXI_LED.vhd:5' bound to instance 'Led_Control_04_2024_v1_0_S00_AXI_LED_inst' of component 'Led_Control_04_2024_v1_0_S00_AXI_LED' [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/Led_Control_04_2024_v1_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Led_Control_04_2024_v1_0_S00_AXI_LED' [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/Led_Control_04_2024_v1_0_S00_AXI_LED.vhd:86]
INFO: [Synth 8-226] default block is never used [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/Led_Control_04_2024_v1_0_S00_AXI_LED.vhd:232]
INFO: [Synth 8-226] default block is never used [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/Led_Control_04_2024_v1_0_S00_AXI_LED.vhd:362]
WARNING: [Synth 8-614] signal 'LedOut' is read in the process but is not in the sensitivity list [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/Led_Control_04_2024_v1_0_S00_AXI_LED.vhd:357]
INFO: [Synth 8-3491] module 'LED_Logic' declared at 'c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/LED_Logic.vhd:35' bound to instance 'LedLogic' of component 'Led_Logic' [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/Led_Control_04_2024_v1_0_S00_AXI_LED.vhd:396]
INFO: [Synth 8-638] synthesizing module 'LED_Logic' [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/LED_Logic.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'LED_Logic' (0#1) [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/LED_Logic.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Led_Control_04_2024_v1_0_S00_AXI_LED' (0#1) [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/Led_Control_04_2024_v1_0_S00_AXI_LED.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'Led_Control_04_2024_v1_0' (0#1) [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/Led_Control_04_2024_v1_0.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'design_1_Led_Control_04_2024_0_1' (0#1) [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ip/design_1_Led_Control_04_2024_0_1/synth/design_1_Led_Control_04_2024_0_1.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.gen/sources_1/bd/design_1/ipshared/0e93/hdl/Led_Control_04_2024_v1_0_S00_AXI_LED.vhd:226]
WARNING: [Synth 8-7129] Port button_in[31] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[30] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[29] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[28] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[27] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[26] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[25] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[24] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[23] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[22] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[21] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[20] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[19] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[18] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[17] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[16] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[15] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[14] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[13] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[12] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[11] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[10] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[9] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[8] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[7] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[6] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[5] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[4] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[3] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port button_in[2] in module LED_Logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module Led_Control_04_2024_v1_0_S00_AXI_LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module Led_Control_04_2024_v1_0_S00_AXI_LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module Led_Control_04_2024_v1_0_S00_AXI_LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module Led_Control_04_2024_v1_0_S00_AXI_LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module Led_Control_04_2024_v1_0_S00_AXI_LED is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module Led_Control_04_2024_v1_0_S00_AXI_LED is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1380.137 ; gain = 505.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1380.137 ; gain = 505.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1380.137 ; gain = 505.590
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1380.137 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1477.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1477.398 ; gain = 0.020
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_led_awprot[2] in module design_1_Led_Control_04_2024_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_led_awprot[1] in module design_1_Led_Control_04_2024_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_led_awprot[0] in module design_1_Led_Control_04_2024_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_led_arprot[2] in module design_1_Led_Control_04_2024_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_led_arprot[1] in module design_1_Led_Control_04_2024_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_led_arprot[0] in module design_1_Led_Control_04_2024_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |    20|
|5     |LUT5 |    28|
|6     |LUT6 |     9|
|7     |FDRE |   139|
|8     |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1477.398 ; gain = 602.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1477.398 ; gain = 505.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1477.398 ; gain = 602.852
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1477.398 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1477.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6b521b6e
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1477.398 ; gain = 1000.988
INFO: [Common 17-1381] The checkpoint 'C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.runs/design_1_Led_Control_04_2024_0_1_synth_1/design_1_Led_Control_04_2024_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Led_Control_04_2024_0_1, cache-ID = 19d3ee4fa5f63592
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/VProject/Attempt_1_04-04-2024/SAXI_MB_PR_HW_SW_01/SAXI_MB_PR_HW_SW_01.runs/design_1_Led_Control_04_2024_0_1_synth_1/design_1_Led_Control_04_2024_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Led_Control_04_2024_0_1_utilization_synth.rpt -pb design_1_Led_Control_04_2024_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  5 00:28:01 2024...
