INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'hisha' on host 'hisham-dell' (Windows NT_amd64 version 6.2) on Sat Jun 01 16:43:44 +0300 2024
INFO: [HLS 200-10] In directory 'C:/Users/hisha/OneDrive/Desktop/ba3s/wareeny/hls-bluebook-memory-architectures-main/hls-bluebook-memory-architectures-main/7.2-Memory_Organization/w72'
Sourcing Tcl script 'C:/Users/hisha/OneDrive/Desktop/ba3s/wareeny/hls-bluebook-memory-architectures-main/hls-bluebook-memory-architectures-main/7.2-Memory_Organization/w72/w72/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project w72 
INFO: [HLS 200-10] Opening project 'C:/Users/hisha/OneDrive/Desktop/ba3s/wareeny/hls-bluebook-memory-architectures-main/hls-bluebook-memory-architectures-main/7.2-Memory_Organization/w72/w72'.
INFO: [HLS 200-1510] Running: set_top interleave_manual_rnd 
INFO: [HLS 200-1510] Running: add_files ../src/interleave.cpp 
INFO: [HLS 200-10] Adding design file '../src/interleave.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave.h 
INFO: [HLS 200-10] Adding design file '../src/interleave.h' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave_manual_rnd.cpp 
INFO: [HLS 200-10] Adding design file '../src/interleave_manual_rnd.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave_manual_seq.cpp 
INFO: [HLS 200-10] Adding design file '../src/interleave_manual_seq.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave_mem_rnd.hpp 
INFO: [HLS 200-10] Adding design file '../src/interleave_mem_rnd.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/interleave_mem_seq.hpp 
INFO: [HLS 200-10] Adding design file '../src/interleave_mem_seq.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/read_mem_rnd.hpp 
INFO: [HLS 200-10] Adding design file '../src/read_mem_rnd.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/read_mem_seq.hpp 
INFO: [HLS 200-10] Adding design file '../src/read_mem_seq.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/write_mem_rnd.hpp 
INFO: [HLS 200-10] Adding design file '../src/write_mem_rnd.hpp' to the project
INFO: [HLS 200-1510] Running: add_files ../src/write_mem_seq.hpp 
INFO: [HLS 200-10] Adding design file '../src/write_mem_seq.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../tb/tb_interleave.cpp 
INFO: [HLS 200-10] Adding test bench file '../tb/tb_interleave.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution 'C:/Users/hisha/OneDrive/Desktop/ba3s/wareeny/hls-bluebook-memory-architectures-main/hls-bluebook-memory-architectures-main/7.2-Memory_Organization/w72/w72/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Analyzing design file '../src/interleave_manual_seq.cpp' ... 
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/./interleave_mem_seq.hpp:19:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/./interleave_mem_seq.hpp:20:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/./interleave_mem_seq.hpp:21:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/interleave_manual_seq.cpp:6:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/interleave_manual_seq.cpp:7:9)
INFO: [HLS 200-10] Analyzing design file '../src/interleave_manual_rnd.cpp' ... 
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/./interleave_mem_rnd.hpp:17:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/./interleave_mem_rnd.hpp:18:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/./interleave_mem_rnd.hpp:19:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/interleave_manual_rnd.cpp:6:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/interleave_manual_rnd.cpp:7:9)
INFO: [HLS 200-10] Analyzing design file '../src/interleave.cpp' ... 
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/interleave.cpp:7:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/interleave.cpp:8:9)
WARNING: [HLS 207-5523] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (../src/interleave.cpp:11:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.016 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::mod operator%<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2573)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::mod operator%<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::mod operator%<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2571)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2050)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator unsigned long long() const' into 'interleave_mem_rnd<ap_int<8>, 9>::write_rnd(ap_uint<16>, ap_int<8>*)' (../src/./write_mem_rnd.hpp:9:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 9>::write_rnd(ap_uint<16>, ap_int<8>*)' (../src/./write_mem_rnd.hpp:18:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 9>::write_rnd(ap_uint<16>, ap_int<8>*)' (../src/./write_mem_rnd.hpp:18:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 9>::write_rnd(ap_uint<16>, ap_int<8>*)' (../src/./write_mem_rnd.hpp:15:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 9>::write_rnd(ap_uint<16>, ap_int<8>*)' (../src/./write_mem_rnd.hpp:15:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 9>::write_rnd(ap_uint<16>, ap_int<8>*)' (../src/./write_mem_rnd.hpp:12:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 9>::write_rnd(ap_uint<16>, ap_int<8>*)' (../src/./write_mem_rnd.hpp:12:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator unsigned long long() const' into 'interleave_mem_rnd<ap_int<8>, 9>::write_rnd(ap_uint<16>, ap_int<8>*)' (../src/./write_mem_rnd.hpp:10:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::mod operator%<16, false>(ap_int_base<16, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 9>::write_rnd(ap_uint<16>, ap_int<8>*)' (../src/./write_mem_rnd.hpp:10:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 9>::read_rnd(ap_uint<16>, int)' (../src/./read_mem_rnd.hpp:22:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 9>::read_rnd(ap_uint<16>, int)' (../src/./read_mem_rnd.hpp:22:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 9>::read_rnd(ap_uint<16>, int)' (../src/./read_mem_rnd.hpp:19:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 9>::read_rnd(ap_uint<16>, int)' (../src/./read_mem_rnd.hpp:19:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, true>::operator long long() const' into 'interleave_mem_rnd<ap_int<8>, 9>::read_rnd(ap_uint<16>, int)' (../src/./read_mem_rnd.hpp:16:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'interleave_mem_rnd<ap_int<8>, 9>::read_rnd(ap_uint<16>, int)' (../src/./read_mem_rnd.hpp:16:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base<8, true>(ap_int_base<8, true> const&)' into 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::RType<8, true>::plus operator+<9, true, 8, true>(ap_int_base<9, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../src/interleave_manual_rnd.cpp:21:49)
INFO: [HLS 214-131] Inlining function 'interleave_mem_rnd<ap_int<8>, 9>::read_rnd(ap_uint<16>, int)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../src/interleave_manual_rnd.cpp:21:53)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::RType<8, true>::plus operator+<8, true, 8, true>(ap_int_base<8, true> const&, ap_int_base<8, true> const&)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../src/interleave_manual_rnd.cpp:21:30)
INFO: [HLS 214-131] Inlining function 'interleave_mem_rnd<ap_int<8>, 9>::read_rnd(ap_uint<16>, int)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../src/interleave_manual_rnd.cpp:21:34)
INFO: [HLS 214-131] Inlining function 'interleave_mem_rnd<ap_int<8>, 9>::read_rnd(ap_uint<16>, int)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../src/interleave_manual_rnd.cpp:21:15)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/interleave_manual_rnd.cpp:5:92)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (../src/interleave_manual_rnd.cpp:6:9)
INFO: [HLS 214-178] Inlining function 'interleave_mem_rnd<ap_int<8>, 9>::write_rnd(ap_uint<16>, ap_int<8>*)' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../src/interleave_manual_rnd.cpp:5:0)
INFO: [HLS 214-241] Aggregating maxi variable '1' with compact=none mode in 8-bits (../src/interleave_manual_rnd.cpp:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'x_in' with compact=none mode in 8-bits (../src/interleave_manual_rnd.cpp:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 8 in loop 'LOAD'(../src/interleave_manual_rnd.cpp:14:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/interleave_manual_rnd.cpp:14:5)
INFO: [HLS 214-115] Multiple burst writes of length 3 and bit width 8 in loop 'WRITE'(../src/interleave_manual_rnd.cpp:19:5) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/interleave_manual_rnd.cpp:19:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ssdm_int<8, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<8>s.i8.1' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../src/./write_mem_rnd.hpp:9:11)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_int<8>s' into 'interleave_manual_rnd(ap_int<8>*, ap_int<8>*, bool)' (../src/interleave_manual_rnd.cpp:21:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.062 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'x.x0.V' (../src/./write_mem_rnd.hpp:12:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x1.V' (../src/./write_mem_rnd.hpp:15:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x.x2.V' (../src/./write_mem_rnd.hpp:18:17)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'interleave_manual_rnd' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_rnd_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'WRITE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_rnd_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'interleave_manual_rnd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_rnd_Pipeline_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_rnd_Pipeline_WRITE' pipeline 'WRITE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_WRITE/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_rnd_Pipeline_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_rnd_Pipeline_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'interleave_manual_rnd_Pipeline_LOAD' pipeline 'LOAD' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'interleave_manual_rnd_Pipeline_LOAD/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_rnd_Pipeline_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'interleave_manual_rnd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/x_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'interleave_manual_rnd/load' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'interleave_manual_rnd' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'guard_variable_for_interleave_manual_rnd_ap_int_8_ap_int_8_bool_x' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'x_in', 'y', 'load' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'interleave_manual_rnd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.173 GB.
INFO: [RTMG 210-278] Implementing memory 'interleave_manual_rnd_x_x0_V_RAM_1P_BRAM_1R1W_ram (RAM_1P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 1.173 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for interleave_manual_rnd.
INFO: [VLOG 209-307] Generating Verilog RTL for interleave_manual_rnd.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 22.191 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 24.209 seconds; peak allocated memory: 1.173 GB.
