
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -790 day(s)
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/fred/Projects/fpga_projects/vga_controller/pa.fromNetlist.tcl
# create_project -name vga_controller -dir "/home/fred/Projects/fpga_projects/vga_controller/planAhead_run_3" -part xc3s100ecp132-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/fred/Projects/fpga_projects/vga_controller/top_module.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/fred/Projects/fpga_projects/vga_controller} }
# set_property target_constrs_file "top_module.ucf" [current_fileset -constrset]
Adding file '/home/fred/Projects/fpga_projects/vga_controller/top_module.ucf' to fileset 'constrs_1'
# add_files [list {top_module.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-5
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_module.ngc ...
WARNING:NetListWriters:298 - No output is written to top_module.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Mcompar_color_reg_cmp_le0003_lut<9 : 0>
   on block top_module is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Mcompar_color_reg_cmp_le0005_lut<9 : 0>
   on block top_module is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file top_module.edif ...
ngc2edif: Total memory usage is 104288 kilobytes

Parsing EDIF File [./planAhead_run_3/vga_controller.data/cache/top_module_ngc_fdfbc312.edif]
Finished Parsing EDIF File [./planAhead_run_3/vga_controller.data/cache/top_module_ngc_fdfbc312.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [/home/fred/Projects/fpga_projects/vga_controller/top_module.ucf]
Finished Parsing UCF File [/home/fred/Projects/fpga_projects/vga_controller/top_module.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 520287b9
startgroup
set_property package_pin F12 [get_ports {anode_sel[3]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {anode_sel[2]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {anode_sel[1]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {anode_sel[0]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {segments_out[7]}]
endgroup
startgroup
set_property package_pin H12 [get_ports {segments_out[6]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {segments_out[5]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {segments_out[4]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {segments_out[3]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {segments_out[2]}]
endgroup
startgroup
set_property package_pin M12 [get_ports {segments_out[1]}]
endgroup
startgroup
set_property package_pin N13 [get_ports {segments_out[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Dec 29 16:03:51 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
