Reading netlist file: "C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\impl\gwsynthesis\Aula01.vg"
Parsing netlist file "C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\impl\gwsynthesis\Aula01.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\src\my_and.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\impl\pnr\Aula01.power.html" completed
Generate file "C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\impl\pnr\Aula01.pin.html" completed
Generate file "C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\impl\pnr\Aula01.rpt.html" completed
Generate file "C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\impl\pnr\Aula01.rpt.txt" completed
Generate file "C:\Users\rulisso\Documents\FPGA\Aula01\Aula01\impl\pnr\Aula01.tr.html" completed
Tue Apr 19 06:49:17 2022

