

================================================================
== Vivado HLS Report for 'obj_detector_fmax'
================================================================
* Date:           Sat Dec 03 21:39:10 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        proj3_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.22|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 7.60ns
ST_1: y_read [1/1] 2.22ns
_ifconv:0  %y_read = call double @_ssdm_op_Read.ap_auto.double(double %y) nounwind

ST_1: x_read [1/1] 2.22ns
_ifconv:1  %x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:2  %p_Val2_s = bitcast double %x_read to i64

ST_1: p_Result_6 [1/1] 0.00ns
_ifconv:3  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)

ST_1: loc_V [1/1] 0.00ns
_ifconv:4  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:5  %loc_V_1 = trunc i64 %p_Val2_s to i52

ST_1: p_Val2_1 [1/1] 0.00ns
_ifconv:6  %p_Val2_1 = bitcast double %y_read to i64

ST_1: loc_V_2 [1/1] 0.00ns
_ifconv:7  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62) nounwind

ST_1: loc_V_3 [1/1] 0.00ns
_ifconv:8  %loc_V_3 = trunc i64 %p_Val2_1 to i52

ST_1: tmp_i [1/1] 2.11ns
_ifconv:9  %tmp_i = icmp eq i11 %loc_V, 0

ST_1: tmp_i_7 [1/1] 2.64ns
_ifconv:10  %tmp_i_7 = icmp eq i52 %loc_V_1, 0

ST_1: tmp_1_i [1/1] 2.11ns
_ifconv:11  %tmp_1_i = icmp eq i11 %loc_V_2, 0

ST_1: tmp_2_i [1/1] 2.64ns
_ifconv:12  %tmp_2_i = icmp eq i52 %loc_V_3, 0

ST_1: tmp [1/1] 1.37ns
_ifconv:13  %tmp = and i1 %tmp_i_7, %tmp_1_i

ST_1: tmp1 [1/1] 1.37ns
_ifconv:14  %tmp1 = and i1 %tmp_i, %tmp_2_i

ST_1: or_cond2_i [1/1] 1.37ns
_ifconv:15  %or_cond2_i = and i1 %tmp1, %tmp

ST_1: tmp_3_i [1/1] 2.11ns
_ifconv:16  %tmp_3_i = icmp ne i11 %loc_V, -1

ST_1: or_cond3_i [1/1] 1.37ns
_ifconv:17  %or_cond3_i = or i1 %tmp_3_i, %tmp_i_7

ST_1: tmp_4_i [1/1] 2.11ns
_ifconv:18  %tmp_4_i = icmp ne i11 %loc_V_2, -1

ST_1: or_cond4_i [1/1] 1.37ns
_ifconv:19  %or_cond4_i = or i1 %tmp_4_i, %tmp_2_i


 <State 2>: 8.20ns
ST_2: tmp_8 [1/1] 1.37ns
_ifconv:20  %tmp_8 = and i1 %or_cond3_i, %or_cond4_i

ST_2: tmp_9 [1/1] 6.83ns
_ifconv:21  %tmp_9 = fcmp ogt double %x_read, %y_read

ST_2: tmp_s [1/1] 1.37ns
_ifconv:22  %tmp_s = and i1 %tmp_8, %tmp_9


 <State 3>: 8.22ns
ST_3: res [1/1] 1.37ns
_ifconv:23  %res = select i1 %tmp_s, double %x_read, double %y_read

ST_3: x_fp_sig_V [1/1] 0.00ns
_ifconv:24  %x_fp_sig_V = or i52 %loc_V_1, -2251799813685248

ST_3: p_Result_s [1/1] 0.00ns
_ifconv:25  %p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Result_6, i11 -1, i52 %x_fp_sig_V) nounwind

ST_3: res_1 [1/1] 0.00ns
_ifconv:26  %res_1 = bitcast i64 %p_Result_s to double

ST_3: sel_tmp1 [1/1] 1.37ns
_ifconv:27  %sel_tmp1 = xor i1 %or_cond2_i, %or_cond3_i

ST_3: sel_tmp2 [1/1] 1.37ns
_ifconv:28  %sel_tmp2 = and i1 %sel_tmp1, %or_cond4_i

ST_3: res_2 [1/1] 1.37ns
_ifconv:29  %res_2 = select i1 %sel_tmp2, double %res, double %res_1

ST_3: res_3 [1/1] 1.37ns
_ifconv:30  %res_3 = select i1 %or_cond2_i, double %y_read, double %res_2

ST_3: sel_tmp7_demorgan [1/1] 1.37ns
_ifconv:31  %sel_tmp7_demorgan = or i1 %or_cond2_i, %or_cond3_i

ST_3: sel_tmp7 [1/1] 1.37ns
_ifconv:32  %sel_tmp7 = xor i1 %sel_tmp7_demorgan, true

ST_3: sel_tmp8 [1/1] 1.37ns
_ifconv:33  %sel_tmp8 = and i1 %or_cond4_i, %sel_tmp7

ST_3: res_4 [1/1] 1.37ns
_ifconv:34  %res_4 = select i1 %sel_tmp8, double %y_read, double %res_3

ST_3: sel_tmp [1/1] 1.37ns
_ifconv:35  %sel_tmp = xor i1 %or_cond4_i, true

ST_3: sel_tmp3 [1/1] 1.37ns
_ifconv:36  %sel_tmp3 = and i1 %sel_tmp1, %sel_tmp

ST_3: res_5 [1/1] 1.37ns
_ifconv:37  %res_5 = select i1 %sel_tmp3, double %x_read, double %res_4

ST_3: stg_42 [1/1] 0.00ns
_ifconv:38  ret double %res_5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x15f563b0e10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x15f563b0000; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read            (read          ) [ 0111]
x_read            (read          ) [ 0111]
p_Val2_s          (bitcast       ) [ 0000]
p_Result_6        (bitselect     ) [ 0111]
loc_V             (partselect    ) [ 0000]
loc_V_1           (trunc         ) [ 0111]
p_Val2_1          (bitcast       ) [ 0000]
loc_V_2           (partselect    ) [ 0000]
loc_V_3           (trunc         ) [ 0000]
tmp_i             (icmp          ) [ 0000]
tmp_i_7           (icmp          ) [ 0000]
tmp_1_i           (icmp          ) [ 0000]
tmp_2_i           (icmp          ) [ 0000]
tmp               (and           ) [ 0000]
tmp1              (and           ) [ 0000]
or_cond2_i        (and           ) [ 0111]
tmp_3_i           (icmp          ) [ 0000]
or_cond3_i        (or            ) [ 0111]
tmp_4_i           (icmp          ) [ 0000]
or_cond4_i        (or            ) [ 0111]
tmp_8             (and           ) [ 0000]
tmp_9             (dcmp          ) [ 0000]
tmp_s             (and           ) [ 0101]
res               (select        ) [ 0000]
x_fp_sig_V        (or            ) [ 0000]
p_Result_s        (bitconcatenate) [ 0000]
res_1             (bitcast       ) [ 0000]
sel_tmp1          (xor           ) [ 0000]
sel_tmp2          (and           ) [ 0000]
res_2             (select        ) [ 0000]
res_3             (select        ) [ 0000]
sel_tmp7_demorgan (or            ) [ 0000]
sel_tmp7          (xor           ) [ 0000]
sel_tmp8          (and           ) [ 0000]
res_4             (select        ) [ 0000]
sel_tmp           (xor           ) [ 0000]
sel_tmp3          (and           ) [ 0000]
res_5             (select        ) [ 0000]
stg_42            (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="y_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="64" slack="0"/>
<pin id="30" dir="0" index="1" bw="64" slack="0"/>
<pin id="31" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="x_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="64" slack="0"/>
<pin id="36" dir="0" index="1" bw="64" slack="0"/>
<pin id="37" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="tmp_9_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="1"/>
<pin id="42" dir="0" index="1" bw="64" slack="1"/>
<pin id="43" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_Val2_s_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_Result_6_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="0" index="2" bw="7" slack="0"/>
<pin id="52" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="loc_V_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="11" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="0" index="2" bw="7" slack="0"/>
<pin id="60" dir="0" index="3" bw="7" slack="0"/>
<pin id="61" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="loc_V_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_Val2_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="loc_V_2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="11" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="7" slack="0"/>
<pin id="78" dir="0" index="3" bw="7" slack="0"/>
<pin id="79" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="loc_V_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="11" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_i_7_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="52" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_7/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_1_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_2_i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="52" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="or_cond2_i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2_i/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_3_i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="or_cond3_i_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond3_i/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_4_i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="or_cond4_i_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4_i/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_8_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="1" slack="1"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="res_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="64" slack="2"/>
<pin id="167" dir="0" index="2" bw="64" slack="2"/>
<pin id="168" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="x_fp_sig_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="52" slack="2"/>
<pin id="171" dir="0" index="1" bw="52" slack="0"/>
<pin id="172" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="x_fp_sig_V/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_Result_s_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="2"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="0" index="3" bw="52" slack="0"/>
<pin id="179" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="res_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_1/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sel_tmp1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="2"/>
<pin id="189" dir="0" index="1" bw="1" slack="2"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="sel_tmp2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="2"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="res_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="64" slack="0"/>
<pin id="200" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_2/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="res_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="2"/>
<pin id="206" dir="0" index="1" bw="64" slack="2"/>
<pin id="207" dir="0" index="2" bw="64" slack="0"/>
<pin id="208" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_3/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sel_tmp7_demorgan_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="2"/>
<pin id="212" dir="0" index="1" bw="1" slack="2"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7_demorgan/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sel_tmp7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sel_tmp8_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="2"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="res_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="2"/>
<pin id="228" dir="0" index="2" bw="64" slack="0"/>
<pin id="229" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_4/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sel_tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="2"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sel_tmp3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="res_5_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="64" slack="2"/>
<pin id="246" dir="0" index="2" bw="64" slack="0"/>
<pin id="247" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res_5/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="y_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="258" class="1005" name="x_read_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="265" class="1005" name="p_Result_6_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="2"/>
<pin id="267" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="270" class="1005" name="loc_V_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="52" slack="2"/>
<pin id="272" dir="1" index="1" bw="52" slack="2"/>
</pin_list>
<bind>
<opset="loc_V_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="or_cond2_i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_cond2_i "/>
</bind>
</comp>

<comp id="282" class="1005" name="or_cond3_i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond3_i "/>
</bind>
</comp>

<comp id="289" class="1005" name="or_cond4_i_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond4_i "/>
</bind>
</comp>

<comp id="297" class="1005" name="tmp_s_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="47"><net_src comp="34" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="44" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="44" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="69"><net_src comp="44" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="28" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="70" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="87"><net_src comp="70" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="56" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="66" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="74" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="84" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="94" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="100" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="88" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="106" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="118" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="112" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="56" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="94" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="74" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="106" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="162"><net_src comp="154" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="40" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="182"><net_src comp="169" pin="2"/><net_sink comp="174" pin=3"/></net>

<net id="186"><net_src comp="174" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="187" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="164" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="183" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="196" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="218"><net_src comp="210" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="204" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="187" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="225" pin="3"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="28" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="257"><net_src comp="250" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="261"><net_src comp="34" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="268"><net_src comp="48" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="273"><net_src comp="66" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="278"><net_src comp="124" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="285"><net_src comp="136" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="292"><net_src comp="148" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="300"><net_src comp="158" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="164" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		p_Result_6 : 1
		loc_V : 1
		loc_V_1 : 1
		loc_V_2 : 1
		loc_V_3 : 1
		tmp_i : 2
		tmp_i_7 : 2
		tmp_1_i : 2
		tmp_2_i : 2
		tmp : 3
		tmp1 : 3
		or_cond2_i : 3
		tmp_3_i : 2
		or_cond3_i : 3
		tmp_4_i : 2
		or_cond4_i : 3
	State 2
		tmp_s : 1
	State 3
		res_1 : 1
		res_2 : 2
		res_3 : 3
		res_4 : 4
		res_5 : 5
		stg_42 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   dcmp   |        tmp_9_fu_40       |    0    |   130   |   469   |
|----------|--------------------------|---------|---------|---------|
|          |        res_fu_164        |    0    |    0    |    64   |
|          |       res_2_fu_196       |    0    |    0    |    64   |
|  select  |       res_3_fu_204       |    0    |    0    |    64   |
|          |       res_4_fu_225       |    0    |    0    |    64   |
|          |       res_5_fu_243       |    0    |    0    |    64   |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_i_fu_88       |    0    |    0    |    4    |
|          |       tmp_i_7_fu_94      |    0    |    0    |    18   |
|   icmp   |      tmp_1_i_fu_100      |    0    |    0    |    4    |
|          |      tmp_2_i_fu_106      |    0    |    0    |    18   |
|          |      tmp_3_i_fu_130      |    0    |    0    |    4    |
|          |      tmp_4_i_fu_142      |    0    |    0    |    4    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_112        |    0    |    0    |    1    |
|          |        tmp1_fu_118       |    0    |    0    |    1    |
|          |     or_cond2_i_fu_124    |    0    |    0    |    1    |
|    and   |       tmp_8_fu_154       |    0    |    0    |    1    |
|          |       tmp_s_fu_158       |    0    |    0    |    1    |
|          |      sel_tmp2_fu_191     |    0    |    0    |    1    |
|          |      sel_tmp8_fu_220     |    0    |    0    |    1    |
|          |      sel_tmp3_fu_237     |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|          |     or_cond3_i_fu_136    |    0    |    0    |    1    |
|    or    |     or_cond4_i_fu_148    |    0    |    0    |    1    |
|          |     x_fp_sig_V_fu_169    |    0    |    0    |    0    |
|          | sel_tmp7_demorgan_fu_210 |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|          |      sel_tmp1_fu_187     |    0    |    0    |    1    |
|    xor   |      sel_tmp7_fu_214     |    0    |    0    |    1    |
|          |      sel_tmp_fu_232      |    0    |    0    |    1    |
|----------|--------------------------|---------|---------|---------|
|   read   |     y_read_read_fu_28    |    0    |    0    |    0    |
|          |     x_read_read_fu_34    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
| bitselect|     p_Result_6_fu_48     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|        loc_V_fu_56       |    0    |    0    |    0    |
|          |       loc_V_2_fu_74      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |       loc_V_1_fu_66      |    0    |    0    |    0    |
|          |       loc_V_3_fu_84      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|bitconcatenate|     p_Result_s_fu_174    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    0    |   130   |   855   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  loc_V_1_reg_270 |   52   |
|or_cond2_i_reg_275|    1   |
|or_cond3_i_reg_282|    1   |
|or_cond4_i_reg_289|    1   |
|p_Result_6_reg_265|    1   |
|   tmp_s_reg_297  |    1   |
|  x_read_reg_258  |   64   |
|  y_read_reg_250  |   64   |
+------------------+--------+
|       Total      |   185  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   130  |   855  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   185  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   315  |   855  |
+-----------+--------+--------+--------+
