inline term: add_imm_to_addr
inline term: add_imm
inline term: sink_load_into_addr
finish: #complete = 0
finish: #complete = 1
finish: #complete = 2
expansions = 3
expansion {
	term = sink_load_into_addr
	rules = [
		../../codegen/src/isa/aarch64/inst.isle line 3227
		../../codegen/src/isa/aarch64/inst.isle line 3234
	]
	bindings = [
		0: Type	argument(0)
		1: Inst	argument(1)
		5: InstructionData	extractor(inst_data, 1)
		6: Opcode	match_variant(5, InstructionData::Load, opcode)
		7: Value	match_variant(5, InstructionData::Load, arg)
		8: Reg	constructor(put_in_reg, [7], 2)
		9: Offset32	match_variant(5, InstructionData::Load, offset)
		10: i32	extractor(offset32, 9)
		11: i64	constructor(i32_as_i64, [10], 0)
		12: u64	constructor(i64_as_u64, [11], 0)
		16: Type	const_prim(I64)
		17: ImmExtend	make_variant(ImmExtend::Zero, [])
		18: Reg	constructor(imm, [16, 17, 12], 1)
		19: Reg	constructor(add, [16, 8, 18], 2)
	]
	constraints = [
		5:	variant(InstructionData::Load)
		6:	variant(Opcode::Load)
	]
	result = 19
}
expansion {
	term = sink_load_into_addr
	rules = [
		../../codegen/src/isa/aarch64/inst.isle line 3227
		../../codegen/src/isa/aarch64/inst.isle line 3233
		../../codegen/src/isa/aarch64/inst.isle line 2435
	]
	bindings = [
		0: Type	argument(0)
		1: Inst	argument(1)
		5: InstructionData	extractor(inst_data, 1)
		6: Opcode	match_variant(5, InstructionData::Load, opcode)
		7: Value	match_variant(5, InstructionData::Load, arg)
		8: Reg	constructor(put_in_reg, [7], 2)
		9: Offset32	match_variant(5, InstructionData::Load, offset)
		10: i32	extractor(offset32, 9)
		11: i64	constructor(i32_as_i64, [10], 0)
		12: u64	constructor(i64_as_u64, [11], 0)
		16: Option(Imm12)	extractor(imm12_from_u64, 12)
		17: Type	const_prim(I64)
		18: Imm12	match_some(16)
		23: ALUOp	make_variant(ALUOp::Add, [])
		24: Reg	constructor(alu_rr_imm12, [23, 17, 8, 18], 1)
	]
	constraints = [
		5:	variant(InstructionData::Load)
		6:	variant(Opcode::Load)
		16:	some
	]
	result = 24
}
expansion {
	term = sink_load_into_addr
	rules = [
		../../codegen/src/isa/aarch64/inst.isle line 3227
		../../codegen/src/isa/aarch64/inst.isle line 3232
	]
	bindings = [
		0: Type	argument(0)
		1: Inst	argument(1)
		5: InstructionData	extractor(inst_data, 1)
		6: Opcode	match_variant(5, InstructionData::Load, opcode)
		7: Value	match_variant(5, InstructionData::Load, arg)
		8: Reg	constructor(put_in_reg, [7], 2)
		9: Offset32	match_variant(5, InstructionData::Load, offset)
		10: i32	extractor(offset32, 9)
		11: i64	constructor(i32_as_i64, [10], 0)
		12: u64	constructor(i64_as_u64, [11], 0)
	]
	constraints = [
		5:	variant(InstructionData::Load)
		6:	variant(Opcode::Load)
		12:	const_int(0)
	]
	result = 8
}
