Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Jul  6 21:24:39 2020
| Host         : wpc running 64-bit Linux Mint 19.3 Tricia
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           10 |
| Yes          | No                    | No                     |             108 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              83 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                    Enable Signal                    |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_wiz_0_inst/inst/clk_o | sram_driver_inst/sram_we_n_o_i_1_n_0                | rst_driver_inst/SR[0]              |                1 |              1 |         1.00 |
|  clk_wiz_0_inst/inst/clk_o | brain_inst/opcode[3]_i_1_n_0                        | rst_driver_inst/SR[0]              |                3 |              4 |         1.33 |
|  clk_wiz_0_inst/inst/clk_o | spi_driver_inst/data_rx_0                           |                                    |                2 |              7 |         3.50 |
|  clk_wiz_0_inst/inst/clk_o | spi_driver_inst/first_o_reg_0[0]                    | rst_driver_inst/SR[0]              |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_o | spi_driver_inst/data_o[7]_i_2_n_0                   | rst_driver_inst/rst_power_on_reg_2 |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_o | spi_driver_inst/data_tx[7]_i_1_n_0                  |                                    |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_o | brain_inst/spi_data_vld_o_i_1_n_0                   | rst_driver_inst/SR[0]              |                3 |              8 |         2.67 |
|  clk_wiz_0_inst/inst/clk_o | spi_driver_inst/E[0]                                | rst_driver_inst/SR[0]              |                2 |              8 |         4.00 |
|  clk_wiz_0_inst/inst/clk_o | spi_driver_inst/FSM_onehot_spi_byte_order_reg[0][0] |                                    |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_o | spi_driver_inst/FSM_onehot_spi_byte_order_reg[1][0] |                                    |                1 |              8 |         8.00 |
|  clk_wiz_0_inst/inst/clk_o | brain_inst/sram_data_o[15]_i_1_n_0                  | rst_driver_inst/SR[0]              |                3 |             11 |         3.67 |
|  clk_wiz_0_inst/inst/clk_o |                                                     | adc_driver_inst/adc_ovrng          |                5 |             12 |         2.40 |
|  clk_wiz_0_inst/inst/clk_o | rst_driver_inst/E[0]                                |                                    |                4 |             12 |         3.00 |
|  clk_wiz_0_inst/inst/clk_o | brain_inst/sram_start_read_address_1                |                                    |                4 |             16 |         4.00 |
|  clk_wiz_0_inst/inst/clk_o | brain_inst/sram_data_0                              |                                    |                2 |             16 |         8.00 |
|  clk_wiz_0_inst/inst/clk_o | rst_driver_inst/FSM_onehot_opcode_reg[2][0]         |                                    |                3 |             16 |         5.33 |
|  clk_wiz_0_inst/inst/clk_o | brain_inst/sram_address_cnt_2                       |                                    |                6 |             17 |         2.83 |
|  clk_wiz_0_inst/inst/clk_o | brain_inst/sram_address_o[16]_i_1_n_0               | rst_driver_inst/SR[0]              |                4 |             17 |         4.25 |
|  clk_wiz_0_inst/inst/clk_o |                                                     | rst_driver_inst/SR[0]              |                5 |             17 |         3.40 |
|  clk_wiz_0_inst/inst/clk_o | sram_driver_inst/FSM_onehot_opcode_reg[0]_0         | rst_driver_inst/SR[0]              |                6 |             18 |         3.00 |
|  clk_wiz_0_inst/inst/clk_o |                                                     |                                    |               10 |             30 |         3.00 |
+----------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+--------------+


