//
// Generated by LLVM NVPTX Back-End
//

.version 6.3
.target sm_75
.address_size 64

	// .globl	fusion_11
.visible .global .align 64 .b8 buffer_for_constant_3[49152];
.visible .global .align 64 .b8 buffer_for_constant_6[24576];
.visible .global .align 64 .b8 buffer_for_constant_4[24576];
.visible .global .align 64 .b8 buffer_for_constant_5[24576];
.visible .global .align 64 .b8 buffer_for_constant_7[24576];
.visible .global .align 64 .b8 buffer_for_constant_2[1536];

.visible .entry fusion_11(
	.param .u64 fusion_11_param_0,
	.param .u64 fusion_11_param_1,
	.param .u64 fusion_11_param_2
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<9>;
	.reg .b32 	%hh<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 8;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 1600;
	@%p1 bra 	LBB0_2;
	bra.uni 	LBB0_1;
LBB0_2:
	ld.param.u64 	%rd3, [fusion_11_param_0];
	ld.param.u64 	%rd4, [fusion_11_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	shl.b32 	%r2, %r1, 2;
	shr.u32 	%r9, %r1, 3;
	and.b32  	%r10, %r2, 28;
	mul.wide.u32 	%rd5, %r9, 3704;
	add.s64 	%rd6, %rd2, %rd5;
	mul.wide.u32 	%rd7, %r10, 2;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.v4.b16 	{%h1, %h2, %h3, %h4}, [%rd8+96];
	mov.b32 	%hh1, {%h3, %h4};
	mov.b32 	%hh2, {%h1, %h2};
	mov.b32 	{%h5, %h6}, %hh2;
	mov.b32 	{%h7, %h8}, %hh1;
	cvt.f32.f16 	%f1, %h5;
	mul.wide.u32 	%rd9, %r2, 4;
	add.s64 	%rd10, %rd1, %rd9;
	cvt.f32.f16 	%f2, %h6;
	cvt.f32.f16 	%f3, %h7;
	cvt.f32.f16 	%f4, %h8;
	st.global.v4.f32 	[%rd10], {%f1, %f2, %f3, %f4};
LBB0_1:
	ret;

}
	// .globl	fusion_10
.visible .entry fusion_10(
	.param .u64 fusion_10_param_0,
	.param .u64 fusion_10_param_1,
	.param .u64 fusion_10_param_2,
	.param .u64 fusion_10_param_3
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%h<17>;
	.reg .f32 	%f<17>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<28>;

	ld.param.u64 	%rd10, [fusion_10_param_2];
	ld.param.u64 	%rd9, [fusion_10_param_1];
	ld.param.u64 	%rd12, [fusion_10_param_3];
	cvta.to.global.u64 	%rd1, %rd12;
	add.s64 	%rd5, %rd1, 64;
	add.s64 	%rd7, %rd1, 12864;
	mov.u32 	%r1, %tid.x;
	setp.eq.s32 	%p1, %r1, 0;
	@%p1 bra 	LBB1_3;
	bra.uni 	LBB1_1;
LBB1_3:
	cvta.global.u64 	%rd6, %rd5;
	cvta.global.u64 	%rd8, %rd7;
	st.global.v2.u64 	[%rd1], {%rd6, %rd10};
	st.global.v2.u64 	[%rd1+16], {%rd8, %rd9};
LBB1_1:
	mov.u32 	%r8, %ctaid.x;
	shl.b32 	%r9, %r8, 8;
	add.s32 	%r2, %r9, %r1;
	setp.lt.u32 	%p2, %r2, 800;
	@%p2 bra 	LBB1_4;
	bra.uni 	LBB1_2;
LBB1_4:
	ld.param.u64 	%rd11, [fusion_10_param_0];
	cvta.to.global.u64 	%rd2, %rd10;
	cvta.to.global.u64 	%rd3, %rd9;
	cvta.to.global.u64 	%rd4, %rd11;
	shl.b32 	%r3, %r2, 2;
	and.b32  	%r4, %r3, 12;
	or.b32  	%r10, %r3, 1;
	and.b32  	%r5, %r10, 13;
	or.b32  	%r11, %r3, 2;
	and.b32  	%r6, %r11, 14;
	or.b32  	%r12, %r3, 3;
	and.b32  	%r7, %r12, 15;
	shr.u32 	%r13, %r2, 2;
	mul.wide.u32 	%rd13, %r13, 3704;
	add.s64 	%rd14, %rd4, %rd13;
	mul.wide.u32 	%rd15, %r4, 2;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.nc.b16 	%h1, [%rd16+192];
	cvt.f32.f16 	%f1, %h1;
	ld.global.nc.b16 	%h2, [%rd16+160];
	cvt.f32.f16 	%f2, %h2;
	ld.global.nc.b16 	%h3, [%rd16+320];
	cvt.f32.f16 	%f3, %h3;
	ld.global.nc.b16 	%h4, [%rd16+288];
	cvt.f32.f16 	%f4, %h4;
	mul.wide.u32 	%rd17, %r3, 4;
	add.s64 	%rd18, %rd5, %rd17;
	add.s64 	%rd19, %rd2, %rd17;
	add.s64 	%rd20, %rd7, %rd17;
	add.s64 	%rd21, %rd3, %rd17;
	mul.wide.u32 	%rd22, %r5, 2;
	add.s64 	%rd23, %rd14, %rd22;
	ld.global.nc.b16 	%h5, [%rd23+192];
	cvt.f32.f16 	%f5, %h5;
	ld.global.nc.b16 	%h6, [%rd23+160];
	cvt.f32.f16 	%f6, %h6;
	ld.global.nc.b16 	%h7, [%rd23+320];
	cvt.f32.f16 	%f7, %h7;
	ld.global.nc.b16 	%h8, [%rd23+288];
	cvt.f32.f16 	%f8, %h8;
	mul.wide.u32 	%rd24, %r6, 2;
	add.s64 	%rd25, %rd14, %rd24;
	ld.global.nc.b16 	%h9, [%rd25+192];
	cvt.f32.f16 	%f9, %h9;
	ld.global.nc.b16 	%h10, [%rd25+160];
	cvt.f32.f16 	%f10, %h10;
	ld.global.nc.b16 	%h11, [%rd25+320];
	cvt.f32.f16 	%f11, %h11;
	ld.global.nc.b16 	%h12, [%rd25+288];
	cvt.f32.f16 	%f12, %h12;
	mul.wide.u32 	%rd26, %r7, 2;
	add.s64 	%rd27, %rd14, %rd26;
	ld.global.nc.b16 	%h13, [%rd27+192];
	cvt.f32.f16 	%f13, %h13;
	ld.global.nc.b16 	%h14, [%rd27+160];
	cvt.f32.f16 	%f14, %h14;
	ld.global.nc.b16 	%h15, [%rd27+320];
	cvt.f32.f16 	%f15, %h15;
	ld.global.nc.b16 	%h16, [%rd27+288];
	cvt.f32.f16 	%f16, %h16;
	st.global.v4.f32 	[%rd18], {%f1, %f5, %f9, %f13};
	st.global.v4.f32 	[%rd19], {%f2, %f6, %f10, %f14};
	st.global.v4.f32 	[%rd20], {%f3, %f7, %f11, %f15};
	st.global.v4.f32 	[%rd21], {%f4, %f8, %f12, %f16};
LBB1_2:
	ret;

}
	// .globl	concatenate
.visible .entry concatenate(
	.param .u64 concatenate_param_0,
	.param .u64 concatenate_param_1,
	.param .u64 concatenate_param_2,
	.param .u64 concatenate_param_3,
	.param .u64 concatenate_param_4
)
.reqntid 1024, 1, 1
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<5>;
	.reg .b32 	%r<15>;
	.reg .b64 	%rd<41>;

	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 10;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 19200;
	@%p1 bra 	LBB2_2;
	bra.uni 	LBB2_1;
LBB2_2:
	ld.param.u64 	%rd18, [concatenate_param_2];
	cvta.to.global.u64 	%rd2, %rd18;
	cvt.u16.u32 	%rs3, %r1;
	mul.wide.u16 	%r6, %rs3, -21845;
	shr.u32 	%r7, %r6, 22;
	cvt.u16.u32 	%rs1, %r7;
	mul.lo.s16 	%rs4, %rs1, 96;
	sub.s16 	%rs2, %rs3, %rs4;
	cvt.u32.u16 	%r2, %rs2;
	setp.gt.u16 	%p2, %rs2, 31;
	@%p2 bra 	LBB2_7;
	ld.param.u64 	%rd17, [concatenate_param_3];
	cvta.to.global.u64 	%rd1, %rd17;
	cvt.u32.u16 	%r12, %rs1;
	mul.wide.u32 	%rd35, %r12, 128;
	add.s64 	%rd36, %rd1, %rd35;
	mul.wide.u32 	%rd37, %r2, 4;
	add.s64 	%rd40, %rd36, %rd37;
	bra.uni 	LBB2_11;
LBB2_7:
	ld.param.u64 	%rd14, [concatenate_param_4];
	cvta.to.global.u64 	%rd15, %rd14;
	setp.lt.u16 	%p3, %rs2, 48;
	@%p3 bra 	LBB2_4;
	bra.uni 	LBB2_8;
LBB2_4:
	add.s64 	%rd6, %rd15, 64;
	cvt.u32.u16 	%r11, %rs1;
	mul.wide.u32 	%rd31, %r11, 64;
	add.s64 	%rd32, %rd6, %rd31;
	mul.wide.u32 	%rd33, %r2, 4;
	add.s64 	%rd34, %rd32, %rd33;
	add.s64 	%rd40, %rd34, -128;
	bra.uni 	LBB2_11;
LBB2_8:
	setp.lt.u16 	%p4, %rs2, 64;
	@%p4 bra 	LBB2_5;
	bra.uni 	LBB2_9;
LBB2_5:
	ld.param.u64 	%rd16, [concatenate_param_1];
	cvta.to.global.u64 	%rd3, %rd16;
	cvt.u32.u16 	%r10, %rs1;
	mul.wide.u32 	%rd27, %r10, 64;
	add.s64 	%rd28, %rd3, %rd27;
	mul.wide.u32 	%rd29, %r2, 4;
	add.s64 	%rd30, %rd28, %rd29;
	add.s64 	%rd40, %rd30, -192;
	bra.uni 	LBB2_11;
LBB2_9:
	setp.lt.u16 	%p5, %rs2, 80;
	@%p5 bra 	LBB2_6;
	bra.uni 	LBB2_10;
LBB2_6:
	add.s64 	%rd5, %rd15, 12864;
	cvt.u32.u16 	%r9, %rs1;
	mul.wide.u32 	%rd23, %r9, 64;
	add.s64 	%rd24, %rd5, %rd23;
	mul.wide.u32 	%rd25, %r2, 4;
	add.s64 	%rd26, %rd24, %rd25;
	add.s64 	%rd40, %rd26, -256;
	bra.uni 	LBB2_11;
LBB2_10:
	ld.param.u64 	%rd13, [concatenate_param_0];
	cvta.to.global.u64 	%rd4, %rd13;
	cvt.u32.u16 	%r8, %rs1;
	mul.wide.u32 	%rd19, %r8, 64;
	add.s64 	%rd20, %rd4, %rd19;
	mul.wide.u32 	%rd21, %r2, 4;
	add.s64 	%rd22, %rd20, %rd21;
	add.s64 	%rd40, %rd22, -320;
LBB2_11:
	ld.global.nc.u32 	%r14, [%rd40];
	mul.wide.u32 	%rd38, %r1, 4;
	add.s64 	%rd39, %rd2, %rd38;
	st.global.u32 	[%rd39], %r14;
LBB2_1:
	ret;

}
	// .globl	add_1
.visible .entry add_1(
	.param .u64 add_1_param_0,
	.param .u64 add_1_param_1,
	.param .u64 add_1_param_2
)
.reqntid 256, 1, 1
{
	.reg .f32 	%f<13>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<8>;

	ld.param.u64 	%rd1, [add_1_param_0];
	ld.param.u64 	%rd2, [add_1_param_1];
	cvta.to.global.u64 	%rd3, %rd2;
	cvta.to.global.u64 	%rd4, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 8;
	or.b32  	%r4, %r3, %r2;
	shl.b32 	%r5, %r4, 2;
	mul.wide.u32 	%rd5, %r5, 4;
	add.s64 	%rd6, %rd3, %rd5;
	ld.global.v4.f32 	{%f1, %f2, %f3, %f4}, [%rd6];
	add.s64 	%rd7, %rd4, %rd5;
	ld.global.nc.v4.f32 	{%f5, %f6, %f7, %f8}, [%rd7];
	add.rn.f32 	%f9, %f1, %f5;
	add.rn.f32 	%f10, %f2, %f6;
	add.rn.f32 	%f11, %f3, %f7;
	add.rn.f32 	%f12, %f4, %f8;
	st.global.v4.f32 	[%rd6], {%f9, %f10, %f11, %f12};
	ret;

}
	// .globl	fusion_6
.visible .entry fusion_6(
	.param .u64 fusion_6_param_0,
	.param .u64 fusion_6_param_1,
	.param .u64 fusion_6_param_2,
	.param .u64 fusion_6_param_3
)
.reqntid 256, 1, 1
{
	.reg .b16 	%rs<29>;
	.reg .f32 	%f<21>;
	.reg .b32 	%r<66>;
	.reg .b64 	%rd<68>;

	ld.param.u64 	%rd1, [fusion_6_param_0];
	ld.param.u64 	%rd2, [fusion_6_param_2];
	cvta.to.global.u64 	%rd3, %rd2;
	ld.param.u64 	%rd4, [fusion_6_param_1];
	cvta.to.global.u64 	%rd5, %rd4;
	cvta.to.global.u64 	%rd6, %rd1;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	shl.b32 	%r3, %r1, 8;
	or.b32  	%r4, %r3, %r2;
	shl.b32 	%r5, %r4, 2;
	mul.wide.u32 	%rd7, %r5, -1431655765;
	shr.u64 	%rd8, %rd7, 36;
	cvt.u32.u64 	%r6, %rd8;
	mul.lo.s32 	%r7, %r6, 24;
	sub.s32 	%r8, %r5, %r7;
	cvt.u16.u32 	%rs1, %r4;
	shr.u16 	%rs2, %rs1, 4;
	mul.wide.u16 	%r9, %rs2, 874;
	shr.u32 	%r10, %r9, 16;
	or.b32  	%r11, %r5, 1;
	mul.wide.u32 	%rd9, %r11, -1431655765;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r12, %rd10;
	mul.lo.s32 	%r13, %r12, 24;
	sub.s32 	%r14, %r11, %r13;
	or.b32  	%r15, %r5, 2;
	mul.wide.u32 	%rd11, %r15, -1431655765;
	shr.u64 	%rd12, %rd11, 36;
	cvt.u32.u64 	%r16, %rd12;
	mul.lo.s32 	%r17, %r16, 24;
	sub.s32 	%r18, %r15, %r17;
	or.b32  	%r19, %r5, 3;
	mul.wide.u32 	%rd13, %r19, -1431655765;
	shr.u64 	%rd14, %rd13, 36;
	cvt.u32.u64 	%r20, %rd14;
	mul.lo.s32 	%r21, %r20, 24;
	sub.s32 	%r22, %r19, %r21;
	mul.wide.u16 	%r23, %rs1, -21845;
	shr.u32 	%r24, %r23, 18;
	cvt.u16.u32 	%rs3, %r24;
	shr.u32 	%r25, %r23, 21;
	cvt.u16.u32 	%rs4, %r25;
	mul.wide.u16 	%r26, %rs4, 5243;
	shr.u32 	%r27, %r26, 17;
	cvt.u16.u32 	%rs5, %r27;
	mul.lo.s16 	%rs6, %rs5, 200;
	sub.s16 	%rs7, %rs3, %rs6;
	mul.lo.s16 	%rs8, %rs7, 24;
	cvt.u32.u16 	%r28, %rs8;
	mad.lo.s32 	%r29, %r10, 4800, %r28;
	add.s32 	%r30, %r29, %r8;
	mul.wide.u32 	%rd15, %r30, -1431655765;
	shr.u64 	%rd16, %rd15, 36;
	cvt.u32.u64 	%r31, %rd16;
	mul.lo.s32 	%r32, %r31, 24;
	sub.s32 	%r33, %r30, %r32;
	cvt.u16.u64 	%rs9, %rd16;
	shr.u16 	%rs10, %rs9, 3;
	mul.wide.u16 	%r34, %rs10, 5243;
	shr.u32 	%r35, %r34, 17;
	cvt.u16.u32 	%rs11, %r35;
	mul.lo.s16 	%rs12, %rs11, 200;
	sub.s16 	%rs13, %rs9, %rs12;
	mul.wide.u32 	%rd17, %r30, 458129845;
	shr.u64 	%rd18, %rd17, 41;
	cvt.u32.u64 	%r36, %rd18;
	mad.lo.s32 	%r37, %r36, 24, %r33;
	cvt.u32.u16 	%r38, %rs13;
	mul.wide.u32 	%rd19, %r38, 1536;
	add.s64 	%rd20, %rd5, %rd19;
	mul.wide.u32 	%rd21, %r37, 4;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.nc.f32 	%f1, [%rd22];
	add.s64 	%rd23, %rd6, %rd19;
	add.s64 	%rd24, %rd23, %rd21;
	ld.global.nc.f32 	%f2, [%rd24];
	add.rn.f32 	%f3, %f1, %f2;
	mul.wide.u32 	%rd25, %r8, 4;
	mul.wide.u32 	%rd26, %r10, 96;
	mov.u64 	%rd27, buffer_for_constant_2;
	add.s64 	%rd28, %rd27, %rd26;
	add.s64 	%rd29, %rd28, %rd25;
	ld.global.nc.f32 	%f4, [%rd29];
	add.rn.f32 	%f5, %f3, %f4;
	mul.wide.u32 	%rd30, %r5, 4;
	add.s64 	%rd31, %rd3, %rd30;
	add.s32 	%r39, %r29, %r14;
	mul.wide.u32 	%rd32, %r39, -1431655765;
	shr.u64 	%rd33, %rd32, 36;
	cvt.u32.u64 	%r40, %rd33;
	mul.lo.s32 	%r41, %r40, 24;
	sub.s32 	%r42, %r39, %r41;
	cvt.u16.u64 	%rs14, %rd33;
	shr.u16 	%rs15, %rs14, 3;
	mul.wide.u16 	%r43, %rs15, 5243;
	shr.u32 	%r44, %r43, 17;
	cvt.u16.u32 	%rs16, %r44;
	mul.lo.s16 	%rs17, %rs16, 200;
	sub.s16 	%rs18, %rs14, %rs17;
	mul.wide.u32 	%rd34, %r39, 458129845;
	shr.u64 	%rd35, %rd34, 41;
	cvt.u32.u64 	%r45, %rd35;
	mad.lo.s32 	%r46, %r45, 24, %r42;
	cvt.u32.u16 	%r47, %rs18;
	mul.wide.u32 	%rd36, %r47, 1536;
	add.s64 	%rd37, %rd5, %rd36;
	mul.wide.u32 	%rd38, %r46, 4;
	add.s64 	%rd39, %rd37, %rd38;
	ld.global.nc.f32 	%f6, [%rd39];
	add.s64 	%rd40, %rd6, %rd36;
	add.s64 	%rd41, %rd40, %rd38;
	ld.global.nc.f32 	%f7, [%rd41];
	add.rn.f32 	%f8, %f6, %f7;
	mul.wide.u32 	%rd42, %r14, 4;
	add.s64 	%rd43, %rd28, %rd42;
	ld.global.nc.f32 	%f9, [%rd43];
	add.rn.f32 	%f10, %f8, %f9;
	add.s32 	%r48, %r29, %r18;
	mul.wide.u32 	%rd44, %r48, -1431655765;
	shr.u64 	%rd45, %rd44, 36;
	cvt.u32.u64 	%r49, %rd45;
	mul.lo.s32 	%r50, %r49, 24;
	sub.s32 	%r51, %r48, %r50;
	cvt.u16.u64 	%rs19, %rd45;
	shr.u16 	%rs20, %rs19, 3;
	mul.wide.u16 	%r52, %rs20, 5243;
	shr.u32 	%r53, %r52, 17;
	cvt.u16.u32 	%rs21, %r53;
	mul.lo.s16 	%rs22, %rs21, 200;
	sub.s16 	%rs23, %rs19, %rs22;
	mul.wide.u32 	%rd46, %r48, 458129845;
	shr.u64 	%rd47, %rd46, 41;
	cvt.u32.u64 	%r54, %rd47;
	mad.lo.s32 	%r55, %r54, 24, %r51;
	cvt.u32.u16 	%r56, %rs23;
	mul.wide.u32 	%rd48, %r56, 1536;
	add.s64 	%rd49, %rd5, %rd48;
	mul.wide.u32 	%rd50, %r55, 4;
	add.s64 	%rd51, %rd49, %rd50;
	ld.global.nc.f32 	%f11, [%rd51];
	add.s64 	%rd52, %rd6, %rd48;
	add.s64 	%rd53, %rd52, %rd50;
	ld.global.nc.f32 	%f12, [%rd53];
	add.rn.f32 	%f13, %f11, %f12;
	mul.wide.u32 	%rd54, %r18, 4;
	add.s64 	%rd55, %rd28, %rd54;
	ld.global.nc.f32 	%f14, [%rd55];
	add.rn.f32 	%f15, %f13, %f14;
	add.s32 	%r57, %r29, %r22;
	mul.wide.u32 	%rd56, %r57, -1431655765;
	shr.u64 	%rd57, %rd56, 36;
	cvt.u32.u64 	%r58, %rd57;
	mul.lo.s32 	%r59, %r58, 24;
	sub.s32 	%r60, %r57, %r59;
	cvt.u16.u64 	%rs24, %rd57;
	shr.u16 	%rs25, %rs24, 3;
	mul.wide.u16 	%r61, %rs25, 5243;
	shr.u32 	%r62, %r61, 17;
	cvt.u16.u32 	%rs26, %r62;
	mul.lo.s16 	%rs27, %rs26, 200;
	sub.s16 	%rs28, %rs24, %rs27;
	mul.wide.u32 	%rd58, %r57, 458129845;
	shr.u64 	%rd59, %rd58, 41;
	cvt.u32.u64 	%r63, %rd59;
	mad.lo.s32 	%r64, %r63, 24, %r60;
	cvt.u32.u16 	%r65, %rs28;
	mul.wide.u32 	%rd60, %r65, 1536;
	add.s64 	%rd61, %rd5, %rd60;
	mul.wide.u32 	%rd62, %r64, 4;
	add.s64 	%rd63, %rd61, %rd62;
	ld.global.nc.f32 	%f16, [%rd63];
	add.s64 	%rd64, %rd6, %rd60;
	add.s64 	%rd65, %rd64, %rd62;
	ld.global.nc.f32 	%f17, [%rd65];
	add.rn.f32 	%f18, %f16, %f17;
	mul.wide.u32 	%rd66, %r22, 4;
	add.s64 	%rd67, %rd28, %rd66;
	ld.global.nc.f32 	%f19, [%rd67];
	add.rn.f32 	%f20, %f18, %f19;
	st.global.v4.f32 	[%rd31], {%f5, %f10, %f15, %f20};
	ret;

}
	// .globl	fusion_4
.visible .entry fusion_4(
	.param .u64 fusion_4_param_0,
	.param .u64 fusion_4_param_1,
	.param .u64 fusion_4_param_2
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<9>;
	.reg .b16 	%rs<8>;
	.reg .b32 	%hh<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	shl.b32 	%r5, %r3, 8;
	or.b32  	%r1, %r5, %r4;
	setp.lt.u32 	%p1, %r1, 4000;
	@%p1 bra 	LBB5_2;
	bra.uni 	LBB5_1;
LBB5_2:
	ld.param.u64 	%rd3, [fusion_4_param_0];
	ld.param.u64 	%rd4, [fusion_4_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	shl.b32 	%r2, %r1, 2;
	cvt.u16.u32 	%rs1, %r1;
	mul.wide.u16 	%r6, %rs1, -13107;
	shr.u32 	%r7, %r6, 20;
	shr.u32 	%r8, %r6, 18;
	cvt.u16.u32 	%rs2, %r8;
	and.b16  	%rs3, %rs2, 3;
	mul.lo.s16 	%rs4, %rs2, 5;
	sub.s16 	%rs5, %rs1, %rs4;
	shl.b16 	%rs6, %rs5, 2;
	mul.lo.s16 	%rs7, %rs3, 200;
	cvt.u64.u16 	%rd5, %rs6;
	cvt.u64.u16 	%rd6, %rs7;
	add.s64 	%rd7, %rd6, %rd5;
	mul.wide.u32 	%rd8, %r7, 2080;
	add.s64 	%rd9, %rd2, %rd8;
	shl.b64 	%rd10, %rd7, 1;
	add.s64 	%rd11, %rd9, %rd10;
	ld.global.nc.v4.b16 	{%h1, %h2, %h3, %h4}, [%rd11+240];
	mov.b32 	%hh1, {%h3, %h4};
	mov.b32 	%hh2, {%h1, %h2};
	mov.b32 	{%h5, %h6}, %hh2;
	mov.b32 	{%h7, %h8}, %hh1;
	cvt.f32.f16 	%f1, %h5;
	mul.wide.u32 	%rd12, %r2, 4;
	add.s64 	%rd13, %rd1, %rd12;
	cvt.f32.f16 	%f2, %h6;
	cvt.f32.f16 	%f3, %h7;
	cvt.f32.f16 	%f4, %h8;
	st.global.v4.f32 	[%rd13], {%f1, %f2, %f3, %f4};
LBB5_1:
	ret;

}
	// .globl	fusion_3
.visible .entry fusion_3(
	.param .u64 fusion_3_param_0,
	.param .u64 fusion_3_param_1,
	.param .u64 fusion_3_param_2
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%rs<12>;
	.reg .b32 	%r<33>;
	.reg .b64 	%rd<25>;

	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	shl.b32 	%r8, %r6, 8;
	or.b32  	%r1, %r8, %r7;
	setp.lt.u32 	%p1, %r1, 4800;
	@%p1 bra 	LBB6_2;
	bra.uni 	LBB6_1;
LBB6_2:
	ld.param.u64 	%rd3, [fusion_3_param_0];
	ld.param.u64 	%rd4, [fusion_3_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	shl.b32 	%r2, %r1, 2;
	or.b32  	%r3, %r2, 1;
	or.b32  	%r4, %r2, 2;
	or.b32  	%r5, %r2, 3;
	cvt.u16.u32 	%rs1, %r1;
	shr.u16 	%rs2, %rs1, 4;
	mul.wide.u16 	%r9, %rs2, 874;
	shr.u32 	%r10, %r9, 16;
	mul.wide.u16 	%r11, %rs1, -21845;
	shr.u32 	%r12, %r11, 18;
	cvt.u16.u32 	%rs3, %r12;
	shr.u32 	%r13, %r11, 21;
	cvt.u16.u32 	%rs4, %r13;
	mul.wide.u16 	%r14, %rs4, 5243;
	shr.u32 	%r15, %r14, 17;
	cvt.u16.u32 	%rs5, %r15;
	mul.lo.s16 	%rs6, %rs5, 200;
	sub.s16 	%rs7, %rs3, %rs6;
	mul.wide.u32 	%rd5, %r5, -1431655765;
	shr.u64 	%rd6, %rd5, 36;
	cvt.u32.u64 	%r16, %rd6;
	mul.lo.s32 	%r17, %r16, 24;
	sub.s32 	%r18, %r5, %r17;
	mul.wide.u32 	%rd7, %r4, -1431655765;
	shr.u64 	%rd8, %rd7, 36;
	cvt.u32.u64 	%r19, %rd8;
	mul.lo.s32 	%r20, %r19, 24;
	sub.s32 	%r21, %r4, %r20;
	mul.wide.u32 	%rd9, %r3, -1431655765;
	shr.u64 	%rd10, %rd9, 36;
	cvt.u32.u64 	%r22, %rd10;
	mul.lo.s32 	%r23, %r22, 24;
	sub.s32 	%r24, %r3, %r23;
	cvt.u16.u32 	%rs8, %r2;
	mul.wide.u16 	%r25, %rs8, -21845;
	shr.u32 	%r26, %r25, 20;
	cvt.u16.u32 	%rs9, %r26;
	mul.lo.s16 	%rs10, %rs9, 24;
	sub.s16 	%rs11, %rs8, %rs10;
	mul.wide.u32 	%rd11, %r10, 19200;
	add.s64 	%rd12, %rd2, %rd11;
	cvt.u32.u16 	%r27, %rs7;
	mul.wide.u32 	%rd13, %r27, 96;
	add.s64 	%rd14, %rd12, %rd13;
	cvt.u32.u16 	%r28, %rs11;
	mul.wide.u32 	%rd15, %r28, 4;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.nc.u32 	%r29, [%rd16+153600];
	mul.wide.u32 	%rd17, %r2, 4;
	add.s64 	%rd18, %rd1, %rd17;
	mul.wide.u32 	%rd19, %r24, 4;
	add.s64 	%rd20, %rd14, %rd19;
	ld.global.nc.u32 	%r30, [%rd20+153600];
	mul.wide.u32 	%rd21, %r21, 4;
	add.s64 	%rd22, %rd14, %rd21;
	ld.global.nc.u32 	%r31, [%rd22+153600];
	mul.wide.u32 	%rd23, %r18, 4;
	add.s64 	%rd24, %rd14, %rd23;
	ld.global.nc.u32 	%r32, [%rd24+153600];
	st.global.v4.u32 	[%rd18], {%r29, %r30, %r31, %r32};
LBB6_1:
	ret;

}
	// .globl	fusion_1
.visible .entry fusion_1(
	.param .u64 fusion_1_param_0,
	.param .u64 fusion_1_param_1,
	.param .u64 fusion_1_param_2
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%h<8>;
	.reg .b16 	%rs<21>;
	.reg .b32 	%hh<2>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<48>;
	.reg .b64 	%rd<46>;

	mov.u32 	%r12, %ctaid.x;
	mov.u32 	%r13, %tid.x;
	shl.b32 	%r14, %r12, 8;
	or.b32  	%r15, %r14, %r13;
	setp.lt.u32 	%p1, %r15, 30000;
	@%p1 bra 	LBB7_2;
	bra.uni 	LBB7_1;
LBB7_2:
	ld.param.u64 	%rd12, [fusion_1_param_0];
	ld.param.u64 	%rd13, [fusion_1_param_1];
	cvta.to.global.u64 	%rd1, %rd13;
	cvta.to.global.u64 	%rd2, %rd12;
	shl.b32 	%r1, %r15, 2;
	cvt.u16.u32 	%rs3, %r15;
	mul.wide.u16 	%r16, %rs3, -13107;
	shr.u32 	%r17, %r16, 18;
	cvt.u16.u32 	%rs4, %r17;
	mul.lo.s16 	%rs5, %rs4, 5;
	sub.s16 	%rs6, %rs3, %rs5;
	cvt.u32.u16 	%r2, %rs6;
	mul.wide.u16 	%r18, %rs4, -30583;
	shr.u32 	%r19, %r18, 20;
	cvt.u16.u32 	%rs7, %r19;
	mul.lo.s16 	%rs8, %rs7, 30;
	sub.s16 	%rs1, %rs4, %rs8;
	shr.u16 	%rs9, %rs3, 1;
	mul.wide.u16 	%r20, %rs9, -9611;
	shr.u32 	%r21, %r20, 22;
	cvt.u16.u32 	%rs2, %r21;
	setp.gt.u16 	%p2, %rs1, 23;
	@%p2 bra 	LBB7_4;
	and.b16  	%rs16, %rs1, 255;
	mul.wide.u16 	%r36, %rs16, -21845;
	shr.u32 	%r37, %r36, 18;
	cvt.u16.u32 	%rs17, %r37;
	mul.lo.s16 	%rs18, %rs17, 6;
	sub.s16 	%rs19, %rs1, %rs18;
	shl.b32 	%r38, %r2, 2;
	mul.lo.s16 	%rs20, %rs19, 20;
	cvt.u32.u16 	%r39, %rs20;
	and.b32  	%r45, %r39, 252;
	add.s32 	%r40, %r38, %r45;
	mul.wide.u16 	%r47, %rs17, 200;
	add.s32 	%r41, %r40, %r47;
	cvt.u64.u16 	%rd45, %rs2;
	cvt.u32.u16 	%r42, %rs2;
	mul.wide.u32 	%rd24, %r42, 2080;
	add.s64 	%rd25, %rd1, %rd24;
	mul.wide.u32 	%rd26, %r41, 2;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.nc.b32 	%hh1, [%rd27];
	mov.b32 	{%h4, %h5}, %hh1;
	cvt.f32.f16 	%f4, %h4;
	cvt.u64.u32 	%rd44, %r1;
	mul.wide.u32 	%rd28, %r1, 4;
	add.s64 	%rd29, %rd2, %rd28;
	cvt.f32.f16 	%f5, %h5;
	st.global.v2.f32 	[%rd29], {%f4, %f5};
	cvt.u64.u32 	%rd30, %r47;
	cvt.u64.u16 	%rd31, %rs20;
	and.b64  	%rd32, %rd31, 252;
	cvt.u64.u32 	%rd33, %r38;
	add.s64 	%rd34, %rd33, %rd32;
	add.s64 	%rd35, %rd34, %rd30;
	shl.b64 	%rd36, %rd35, 1;
	add.s64 	%rd37, %rd25, %rd36;
	ld.global.nc.b16 	%h6, [%rd37+4];
	cvt.f32.f16 	%f6, %h6;
	st.global.f32 	[%rd29+8], %f6;
	or.b32  	%r46, %r38, 3;
	bra.uni 	LBB7_5;
LBB7_4:
	add.s16 	%rs10, %rs1, -24;
	and.b16  	%rs11, %rs10, 255;
	mul.wide.u16 	%r22, %rs11, -21845;
	shr.u32 	%r23, %r22, 17;
	cvt.u16.u32 	%rs12, %r23;
	mul.lo.s16 	%rs13, %rs12, 3;
	sub.s16 	%rs14, %rs10, %rs13;
	shl.b32 	%r24, %r2, 2;
	mul.lo.s16 	%rs15, %rs14, 20;
	cvt.u32.u16 	%r25, %rs15;
	and.b32  	%r45, %r25, 252;
	mul.wide.u16 	%r47, %rs12, 120;
	or.b32  	%r26, %r24, 800;
	add.s32 	%r27, %r26, %r45;
	add.s32 	%r28, %r27, %r47;
	cvt.u64.u16 	%rd45, %rs2;
	cvt.u32.u16 	%r29, %rs2;
	mul.wide.u32 	%rd14, %r29, 2080;
	add.s64 	%rd15, %rd1, %rd14;
	mul.wide.u32 	%rd16, %r28, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.b16 	%h1, [%rd17];
	cvt.f32.f16 	%f1, %h1;
	cvt.u64.u32 	%rd44, %r1;
	mul.wide.u32 	%rd18, %r1, 4;
	add.s64 	%rd19, %rd2, %rd18;
	or.b32  	%r30, %r24, 801;
	add.s32 	%r31, %r30, %r45;
	add.s32 	%r32, %r31, %r47;
	mul.wide.u32 	%rd20, %r32, 2;
	add.s64 	%rd21, %rd15, %rd20;
	ld.global.nc.b16 	%h2, [%rd21];
	cvt.f32.f16 	%f2, %h2;
	st.global.v2.f32 	[%rd19], {%f1, %f2};
	or.b32  	%r33, %r24, 802;
	add.s32 	%r34, %r33, %r45;
	add.s32 	%r35, %r34, %r47;
	mul.wide.u32 	%rd22, %r35, 2;
	add.s64 	%rd23, %rd15, %rd22;
	ld.global.nc.b16 	%h3, [%rd23];
	cvt.f32.f16 	%f3, %h3;
	st.global.f32 	[%rd19+8], %f3;
	or.b32  	%r46, %r24, 803;
LBB7_5:
	add.s32 	%r43, %r46, %r45;
	add.s32 	%r44, %r43, %r47;
	mul.lo.s64 	%rd38, %rd45, 2080;
	add.s64 	%rd39, %rd1, %rd38;
	mul.wide.u32 	%rd40, %r44, 2;
	add.s64 	%rd41, %rd39, %rd40;
	ld.global.nc.b16 	%h7, [%rd41];
	cvt.f32.f16 	%f7, %h7;
	shl.b64 	%rd42, %rd44, 2;
	add.s64 	%rd43, %rd2, %rd42;
	st.global.f32 	[%rd43+12], %f7;
LBB7_1:
	ret;

}
	// .globl	fusion
.visible .entry fusion(
	.param .u64 fusion_param_0,
	.param .u64 fusion_param_1,
	.param .u64 fusion_param_2
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b16 	%h<8>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%hh<2>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<44>;
	.reg .b64 	%rd<51>;

	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %tid.x;
	shl.b32 	%r12, %r10, 8;
	or.b32  	%r13, %r12, %r11;
	setp.lt.u32 	%p1, %r13, 14000;
	@%p1 bra 	LBB8_2;
	bra.uni 	LBB8_1;
LBB8_2:
	ld.param.u64 	%rd12, [fusion_param_0];
	ld.param.u64 	%rd13, [fusion_param_1];
	cvta.to.global.u64 	%rd1, %rd13;
	cvta.to.global.u64 	%rd2, %rd12;
	shl.b32 	%r1, %r13, 2;
	cvt.u16.u32 	%rs3, %r13;
	mul.wide.u16 	%r14, %rs3, -13107;
	shr.u32 	%r15, %r14, 19;
	cvt.u16.u32 	%rs4, %r15;
	shr.u32 	%r16, %r14, 18;
	cvt.u16.u32 	%rs5, %r16;
	mul.lo.s16 	%rs6, %rs5, 5;
	sub.s16 	%rs7, %rs3, %rs6;
	cvt.u32.u16 	%r2, %rs7;
	mul.wide.u16 	%r17, %rs4, 18725;
	shr.u32 	%r18, %r17, 17;
	cvt.u16.u32 	%rs8, %r18;
	mul.lo.s16 	%rs9, %rs8, 14;
	sub.s16 	%rs1, %rs5, %rs9;
	mul.wide.u16 	%r19, %rs3, -5617;
	shr.u32 	%r20, %r19, 22;
	cvt.u16.u32 	%rs2, %r20;
	setp.gt.u16 	%p2, %rs1, 7;
	@%p2 bra 	LBB8_4;
	cvt.u32.u16 	%r3, %rs1;
	and.b32  	%r34, %r3, 1;
	shr.u32 	%r35, %r3, 1;
	shl.b32 	%r36, %r2, 2;
	mul.lo.s32 	%r37, %r34, 20;
	mul.lo.s32 	%r42, %r35, 200;
	cvt.u64.u16 	%rd50, %rs2;
	cvt.u64.u32 	%rd32, %r42;
	cvt.u64.u32 	%rd33, %r37;
	cvt.u64.u32 	%rd34, %r36;
	add.s64 	%rd35, %rd34, %rd33;
	add.s64 	%rd36, %rd35, %rd32;
	cvt.u32.u16 	%r38, %rs2;
	mul.wide.u32 	%rd37, %r38, 2080;
	add.s64 	%rd38, %rd2, %rd37;
	shl.b64 	%rd39, %rd36, 1;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.nc.b32 	%hh1, [%rd40+280];
	mov.b32 	{%h4, %h5}, %hh1;
	cvt.f32.f16 	%f4, %h4;
	cvt.u64.u32 	%rd49, %r1;
	mul.wide.u32 	%rd41, %r1, 4;
	add.s64 	%rd42, %rd1, %rd41;
	cvt.f32.f16 	%f5, %h5;
	st.global.v2.f32 	[%rd42], {%f4, %f5};
	ld.global.nc.b16 	%h6, [%rd40+284];
	cvt.f32.f16 	%f6, %h6;
	st.global.f32 	[%rd42+8], %f6;
	or.b32  	%r39, %r36, 3;
	add.s32 	%r40, %r39, %r37;
	add.s32 	%r43, %r40, 140;
	bra.uni 	LBB8_5;
LBB8_4:
	add.s16 	%rs10, %rs1, -8;
	and.b16  	%rs11, %rs10, 255;
	mul.wide.u16 	%r21, %rs11, -21845;
	shr.u32 	%r22, %r21, 17;
	cvt.u16.u32 	%rs12, %r22;
	mul.lo.s16 	%rs13, %rs12, 3;
	sub.s16 	%rs14, %rs10, %rs13;
	shl.b32 	%r23, %r2, 2;
	mul.lo.s16 	%rs15, %rs14, 20;
	add.s16 	%rs16, %rs15, 60;
	cvt.u32.u16 	%r24, %rs16;
	and.b32  	%r42, %r24, 252;
	mul.wide.u16 	%r25, %rs12, 120;
	or.b32  	%r26, %r23, 800;
	add.s32 	%r27, %r26, %r25;
	cvt.u64.u16 	%rd50, %rs2;
	cvt.u64.u32 	%rd14, %r27;
	cvt.u64.u16 	%rd15, %rs15;
	and.b64  	%rd16, %rd15, 252;
	add.s64 	%rd17, %rd14, %rd16;
	shl.b64 	%rd18, %rd17, 1;
	cvt.u32.u16 	%r28, %rs2;
	mul.wide.u32 	%rd19, %r28, 2080;
	add.s64 	%rd20, %rd2, %rd19;
	add.s64 	%rd21, %rd20, %rd18;
	ld.global.nc.b16 	%h1, [%rd21+120];
	cvt.f32.f16 	%f1, %h1;
	cvt.u64.u32 	%rd49, %r1;
	mul.wide.u32 	%rd22, %r1, 4;
	add.s64 	%rd23, %rd1, %rd22;
	or.b32  	%r29, %r23, 801;
	add.s32 	%r30, %r29, %r25;
	cvt.u64.u32 	%rd24, %r30;
	add.s64 	%rd25, %rd24, %rd16;
	shl.b64 	%rd26, %rd25, 1;
	add.s64 	%rd27, %rd20, %rd26;
	ld.global.nc.b16 	%h2, [%rd27+120];
	cvt.f32.f16 	%f2, %h2;
	st.global.v2.f32 	[%rd23], {%f1, %f2};
	or.b32  	%r31, %r23, 802;
	add.s32 	%r32, %r31, %r25;
	cvt.u64.u32 	%rd28, %r32;
	add.s64 	%rd29, %rd28, %rd16;
	shl.b64 	%rd30, %rd29, 1;
	add.s64 	%rd31, %rd20, %rd30;
	ld.global.nc.b16 	%h3, [%rd31+120];
	cvt.f32.f16 	%f3, %h3;
	st.global.f32 	[%rd23+8], %f3;
	or.b32  	%r33, %r23, 803;
	add.s32 	%r43, %r33, %r25;
LBB8_5:
	add.s32 	%r41, %r43, %r42;
	mul.lo.s64 	%rd43, %rd50, 2080;
	add.s64 	%rd44, %rd2, %rd43;
	mul.wide.u32 	%rd45, %r41, 2;
	add.s64 	%rd46, %rd44, %rd45;
	ld.global.nc.b16 	%h7, [%rd46];
	cvt.f32.f16 	%f7, %h7;
	shl.b64 	%rd47, %rd49, 2;
	add.s64 	%rd48, %rd1, %rd47;
	st.global.f32 	[%rd48+12], %f7;
LBB8_1:
	ret;

}
	// .globl	convert_5
.visible .entry convert_5(
	.param .u64 convert_5_param_0,
	.param .u64 convert_5_param_1,
	.param .u64 convert_5_param_2
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<9>;
	.reg .b32 	%hh<3>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<9>;

	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r4, %r2, 8;
	or.b32  	%r5, %r4, %r3;
	setp.lt.u32 	%p1, %r5, 92600;
	@%p1 bra 	LBB9_2;
	bra.uni 	LBB9_1;
LBB9_2:
	ld.param.u64 	%rd3, [convert_5_param_0];
	ld.param.u64 	%rd4, [convert_5_param_1];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	shl.b32 	%r1, %r5, 2;
	mul.wide.u32 	%rd5, %r1, 2;
	add.s64 	%rd6, %rd1, %rd5;
	ld.global.nc.v4.b16 	{%h1, %h2, %h3, %h4}, [%rd6];
	mov.b32 	%hh1, {%h3, %h4};
	mov.b32 	%hh2, {%h1, %h2};
	mov.b32 	{%h5, %h6}, %hh2;
	mov.b32 	{%h7, %h8}, %hh1;
	cvt.f32.f16 	%f1, %h5;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd2, %rd7;
	cvt.f32.f16 	%f2, %h6;
	cvt.f32.f16 	%f3, %h7;
	cvt.f32.f16 	%f4, %h8;
	st.global.v4.f32 	[%rd8], {%f1, %f2, %f3, %f4};
LBB9_1:
	ret;

}

