TimeQuest Timing Analyzer report for ov5640_rgb565_yuv_vga
Mon Nov 25 18:23:39 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i2c_dri:u_i2c_dri|dri_clk'
 13. Slow 1200mV 85C Model Setup: 'cam_pclk'
 14. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Hold: 'cam_pclk'
 17. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'i2c_dri:u_i2c_dri|dri_clk'
 20. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 21. Slow 1200mV 85C Model Removal: 'cam_pclk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_dri:u_i2c_dri|dri_clk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Output Enable Times
 32. Minimum Output Enable Times
 33. Output Disable Times
 34. Minimum Output Disable Times
 35. Slow 1200mV 85C Model Metastability Report
 36. Slow 1200mV 0C Model Fmax Summary
 37. Slow 1200mV 0C Model Setup Summary
 38. Slow 1200mV 0C Model Hold Summary
 39. Slow 1200mV 0C Model Recovery Summary
 40. Slow 1200mV 0C Model Removal Summary
 41. Slow 1200mV 0C Model Minimum Pulse Width Summary
 42. Slow 1200mV 0C Model Setup: 'i2c_dri:u_i2c_dri|dri_clk'
 43. Slow 1200mV 0C Model Setup: 'cam_pclk'
 44. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 46. Slow 1200mV 0C Model Hold: 'cam_pclk'
 47. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 48. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Hold: 'i2c_dri:u_i2c_dri|dri_clk'
 50. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 51. Slow 1200mV 0C Model Removal: 'cam_pclk'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:u_i2c_dri|dri_clk'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Output Enable Times
 62. Minimum Output Enable Times
 63. Output Disable Times
 64. Minimum Output Disable Times
 65. Slow 1200mV 0C Model Metastability Report
 66. Fast 1200mV 0C Model Setup Summary
 67. Fast 1200mV 0C Model Hold Summary
 68. Fast 1200mV 0C Model Recovery Summary
 69. Fast 1200mV 0C Model Removal Summary
 70. Fast 1200mV 0C Model Minimum Pulse Width Summary
 71. Fast 1200mV 0C Model Setup: 'cam_pclk'
 72. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Setup: 'i2c_dri:u_i2c_dri|dri_clk'
 74. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 75. Fast 1200mV 0C Model Hold: 'cam_pclk'
 76. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 77. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Hold: 'i2c_dri:u_i2c_dri|dri_clk'
 79. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 80. Fast 1200mV 0C Model Removal: 'cam_pclk'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:u_i2c_dri|dri_clk'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Output Enable Times
 91. Minimum Output Enable Times
 92. Output Disable Times
 93. Minimum Output Disable Times
 94. Fast 1200mV 0C Model Metastability Report
 95. Multicorner Timing Analysis Summary
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Board Trace Model Assignments
101. Input Transition Times
102. Signal Integrity Metrics (Slow 1200mv 0c Model)
103. Signal Integrity Metrics (Slow 1200mv 85c Model)
104. Signal Integrity Metrics (Fast 1200mv 0c Model)
105. Setup Transfers
106. Hold Transfers
107. Recovery Transfers
108. Removal Transfers
109. Report TCCS
110. Report RSKM
111. Unconstrained Paths
112. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; ov5640_rgb565_yuv_vga                               ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; cam_pclk                                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { cam_pclk }                                              ;
; i2c_dri:u_i2c_dri|dri_clk                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { i2c_dri:u_i2c_dri|dri_clk }                             ;
; sys_clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { sys_clk }                                               ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -2.115 ; 2.885  ; 50.00      ; 1         ; 2           ; -76.2 ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 15.384 ; 65.0 MHz   ; 0.000  ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 114.52 MHz ; 114.52 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 138.27 MHz ; 138.27 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 190.95 MHz ; 190.95 MHz      ; i2c_dri:u_i2c_dri|dri_clk                             ;      ;
; 197.51 MHz ; 197.51 MHz      ; cam_pclk                                              ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; i2c_dri:u_i2c_dri|dri_clk                             ; -4.237 ; -195.504      ;
; cam_pclk                                              ; -4.063 ; -306.298      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -3.532 ; -11.487       ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -1.980 ; -4.251        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -1.062 ; -1.930        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.220 ; -0.220        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.414  ; 0.000         ;
; i2c_dri:u_i2c_dri|dri_clk                             ; 0.437  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; cam_pclk ; -1.994 ; -66.082            ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; cam_pclk ; 0.072 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -3.201 ; -222.951      ;
; i2c_dri:u_i2c_dri|dri_clk                             ; -3.201 ; -104.317      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.700  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.410  ; 0.000         ;
; sys_clk                                               ; 9.934  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                            ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -4.237 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[9]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.734      ;
; -4.229 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[11]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.726      ;
; -4.216 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[14]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.713      ;
; -4.205 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[10]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.702      ;
; -4.202 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[0]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.699      ;
; -4.200 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[3]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.697      ;
; -4.191 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[13]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.688      ;
; -4.182 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[15]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.679      ;
; -4.170 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[12]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.667      ;
; -3.779 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[8]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.504     ; 4.276      ;
; -3.748 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.740      ;
; -3.667 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[7]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.659      ;
; -3.661 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.653      ;
; -3.622 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[6]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.614      ;
; -3.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[3]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.611      ;
; -3.590 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[1]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.582      ;
; -3.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[4]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.578      ;
; -3.582 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.574      ;
; -3.465 ; i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.131     ; 4.335      ;
; -3.456 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[1]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.448      ;
; -3.456 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[5]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.448      ;
; -3.454 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[7]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.446      ;
; -3.451 ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.373      ;
; -3.423 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.375      ; 4.799      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.341      ;
; -3.415 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[2]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.407      ;
; -3.319 ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.375      ; 4.695      ;
; -3.295 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.217      ;
; -3.263 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[4]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.255      ;
; -3.261 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[6]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.009     ; 4.253      ;
; -3.244 ; i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.131     ; 4.114      ;
; -3.228 ; i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.131     ; 4.098      ;
; -3.161 ; i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.375      ; 4.537      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.153 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.075      ;
; -3.104 ; i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.131     ; 3.974      ;
; -3.100 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 4.022      ;
; -3.093 ; i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.131     ; 3.963      ;
; -3.042 ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.375      ; 4.418      ;
; -3.035 ; i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.131     ; 3.905      ;
; -3.029 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.951      ;
; -3.028 ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.375      ; 4.404      ;
; -2.987 ; i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.131     ; 3.857      ;
; -2.929 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.850      ;
; -2.929 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.850      ;
; -2.929 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.850      ;
; -2.929 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.850      ;
; -2.929 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.850      ;
; -2.929 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.850      ;
; -2.929 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.080     ; 3.850      ;
; -2.886 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.808      ;
; -2.886 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.808      ;
; -2.886 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.808      ;
; -2.886 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.808      ;
; -2.886 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.808      ;
; -2.886 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.808      ;
; -2.886 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.808      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.872 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.794      ;
; -2.871 ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.098     ; 3.774      ;
; -2.861 ; i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.131     ; 3.731      ;
; -2.841 ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.763      ;
; -2.827 ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.079     ; 3.749      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.063 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.145      ; 5.229      ;
; -4.048 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.223     ; 4.846      ;
; -3.951 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.739      ;
; -3.929 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.223     ; 4.727      ;
; -3.902 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.223     ; 4.700      ;
; -3.834 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.622      ;
; -3.817 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.114     ; 4.724      ;
; -3.815 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.114     ; 4.722      ;
; -3.805 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.593      ;
; -3.783 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.223     ; 4.581      ;
; -3.756 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.223     ; 4.554      ;
; -3.735 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.523      ;
; -3.705 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.493      ;
; -3.698 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.488      ;
; -3.688 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.476      ;
; -3.671 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.114     ; 4.578      ;
; -3.669 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.114     ; 4.576      ;
; -3.668 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.458      ;
; -3.664 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.119      ; 4.804      ;
; -3.659 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.447      ;
; -3.657 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.214      ; 4.892      ;
; -3.653 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 4.621      ;
; -3.637 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.223     ; 4.435      ;
; -3.610 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.223     ; 4.408      ;
; -3.589 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.377      ;
; -3.559 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.347      ;
; -3.559 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 4.527      ;
; -3.555 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.045     ; 4.531      ;
; -3.552 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.342      ;
; -3.548 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 4.738      ;
; -3.548 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.119      ; 4.688      ;
; -3.542 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.330      ;
; -3.526 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.119      ; 4.666      ;
; -3.525 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.114     ; 4.432      ;
; -3.525 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.045     ; 4.501      ;
; -3.523 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.114     ; 4.430      ;
; -3.522 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.312      ;
; -3.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 4.484      ;
; -3.513 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.301      ;
; -3.503 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 4.693      ;
; -3.499 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.166      ; 4.686      ;
; -3.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.106     ; 4.414      ;
; -3.497 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[4]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.145      ; 4.663      ;
; -3.469 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.336      ; 4.826      ;
; -3.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.070     ; 4.419      ;
; -3.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.070     ; 4.419      ;
; -3.461 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.095     ; 4.387      ;
; -3.459 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.249      ;
; -3.457 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[3]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.431      ;
; -3.443 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.231      ;
; -3.413 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.201      ;
; -3.413 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.045     ; 4.389      ;
; -3.406 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.196      ;
; -3.402 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 4.592      ;
; -3.395 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.136     ; 4.280      ;
; -3.394 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.368      ;
; -3.393 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.367      ;
; -3.382 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.369     ; 4.034      ;
; -3.379 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[7]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.114     ; 4.286      ;
; -3.377 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[8]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.114     ; 4.284      ;
; -3.376 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.166      ;
; -3.373 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.045     ; 4.349      ;
; -3.372 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 4.340      ;
; -3.366 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.336      ; 4.723      ;
; -3.365 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.136     ; 4.250      ;
; -3.357 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 4.547      ;
; -3.351 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.166      ; 4.538      ;
; -3.351 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.141      ;
; -3.341 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[7]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.166      ; 4.528      ;
; -3.334 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[2]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.308      ;
; -3.333 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[5]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.336      ; 4.690      ;
; -3.330 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[2]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.304      ;
; -3.329 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[2]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.303      ;
; -3.325 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[2]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.299      ;
; -3.321 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.166      ; 4.508      ;
; -3.313 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.103      ;
; -3.309 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[3]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.283      ;
; -3.303 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.093      ;
; -3.297 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[8]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.085      ;
; -3.297 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.136     ; 4.182      ;
; -3.288 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.369     ; 3.940      ;
; -3.279 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[3]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.253      ;
; -3.278 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 4.246      ;
; -3.267 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.233     ; 4.055      ;
; -3.267 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.045     ; 4.243      ;
; -3.265 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.336      ; 4.622      ;
; -3.260 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[8]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.050      ;
; -3.256 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[8]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.169      ; 4.446      ;
; -3.249 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[3]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.223      ;
; -3.249 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.136     ; 4.134      ;
; -3.246 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.220      ;
; -3.246 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.220      ;
; -3.245 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.369     ; 3.897      ;
; -3.245 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.219      ;
; -3.243 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.136     ; 4.128      ;
; -3.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.053     ; 4.203      ;
; -3.233 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.114     ; 4.140      ;
; -3.233 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.047     ; 4.207      ;
; -3.230 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[4]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.336      ; 4.587      ;
; -3.230 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.020      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.532 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.063     ; 2.410      ;
; -3.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.063     ; 2.377      ;
; -3.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.011     ; 2.418      ;
; -3.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.063     ; 2.270      ;
; -3.374 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.063     ; 2.252      ;
; -3.348 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.063     ; 2.226      ;
; -3.346 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.011     ; 2.276      ;
; -3.345 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.011     ; 2.275      ;
; -3.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.011     ; 2.251      ;
; -3.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.011     ; 2.137      ;
; -3.139 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.063     ; 2.017      ;
; -2.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.872      ;
; -2.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.779      ;
; -2.055 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.647      ;
; -1.788 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.380      ;
; -1.620 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.212      ;
; -1.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.123      ;
; -1.522 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.114      ;
; -1.248 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 1.840      ;
; -1.199 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 1.791      ;
; -1.060 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 1.652      ;
; -1.050 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 1.642      ;
; 2.768  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.153      ;
; 2.768  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.153      ;
; 2.768  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.153      ;
; 2.768  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.153      ;
; 2.768  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.153      ;
; 2.768  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.153      ;
; 2.768  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.153      ;
; 2.768  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.153      ;
; 2.768  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.153      ;
; 2.768  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.153      ;
; 2.902  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.019      ;
; 2.902  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.019      ;
; 2.902  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.019      ;
; 2.902  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.019      ;
; 2.902  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.019      ;
; 2.902  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.019      ;
; 2.902  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.019      ;
; 2.902  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.019      ;
; 2.902  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.019      ;
; 2.902  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.019      ;
; 2.906  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.906  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.906  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.906  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.906  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.906  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.906  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.906  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.906  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.906  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.015      ;
; 2.910  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.011      ;
; 2.910  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.011      ;
; 2.910  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.011      ;
; 2.910  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.011      ;
; 2.910  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.011      ;
; 2.910  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.011      ;
; 2.910  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.011      ;
; 2.910  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.011      ;
; 2.910  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.011      ;
; 2.910  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.011      ;
; 2.938  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.990      ;
; 2.938  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.990      ;
; 2.938  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.990      ;
; 2.938  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.990      ;
; 2.938  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.990      ;
; 2.938  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.990      ;
; 2.938  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.990      ;
; 2.938  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.990      ;
; 2.938  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.990      ;
; 2.938  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 6.990      ;
; 2.973  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.948      ;
; 2.973  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.948      ;
; 2.973  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.948      ;
; 2.973  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.948      ;
; 2.973  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.948      ;
; 2.973  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.948      ;
; 2.973  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.948      ;
; 2.973  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.948      ;
; 2.973  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.948      ;
; 2.973  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.948      ;
; 3.003  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.918      ;
; 3.003  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.918      ;
; 3.003  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.918      ;
; 3.003  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.918      ;
; 3.003  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.918      ;
; 3.003  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.918      ;
; 3.003  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.918      ;
; 3.003  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.918      ;
; 3.003  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.918      ;
; 3.003  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.918      ;
; 3.021  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.892      ;
; 3.023  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.890      ;
; 3.024  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 6.889      ;
; 3.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.810      ;
; 3.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.810      ;
; 3.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.810      ;
; 3.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.810      ;
; 3.111  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.810      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.980 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.572      ;
; -1.977 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.569      ;
; -1.893 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.485      ;
; -1.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.456      ;
; -1.806 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.398      ;
; -1.604 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.176     ; 2.197      ;
; -1.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.186      ;
; -1.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.176     ; 2.068      ;
; -1.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.176     ; 2.026      ;
; -1.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.176     ; 1.883      ;
; -1.147 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.176     ; 1.740      ;
; -0.667 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                      ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                          ; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; -0.029     ; 0.858      ;
; -0.631 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                      ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                          ; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.029     ; 0.818      ;
; 6.652  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.655      ;
; 6.653  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.654      ;
; 6.664  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.643      ;
; 6.831  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.476      ;
; 6.832  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.475      ;
; 6.843  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.464      ;
; 7.059  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.248      ;
; 7.061  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.246      ;
; 7.238  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.069      ;
; 7.240  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.067      ;
; 7.403  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.906      ;
; 7.404  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.905      ;
; 7.408  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.899      ;
; 7.409  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.898      ;
; 7.412  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.897      ;
; 7.413  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.894      ;
; 7.414  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.893      ;
; 7.420  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.887      ;
; 7.425  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.882      ;
; 7.466  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.843      ;
; 7.467  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.842      ;
; 7.475  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.834      ;
; 7.534  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.775      ;
; 7.535  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.774      ;
; 7.543  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.766      ;
; 7.577  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.732      ;
; 7.578  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.731      ;
; 7.586  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.723      ;
; 7.597  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.092     ; 7.696      ;
; 7.616  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.691      ;
; 7.617  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.690      ;
; 7.628  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.679      ;
; 7.759  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.550      ;
; 7.760  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.549      ;
; 7.762  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.545      ;
; 7.763  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.544      ;
; 7.768  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.541      ;
; 7.774  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.533      ;
; 7.776  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.092     ; 7.517      ;
; 7.796  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.092     ; 7.497      ;
; 7.815  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.492      ;
; 7.817  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.490      ;
; 7.820  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.487      ;
; 7.822  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.485      ;
; 7.826  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.483      ;
; 7.828  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.481      ;
; 7.883  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.426      ;
; 7.884  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.425      ;
; 7.889  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.420      ;
; 7.891  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.418      ;
; 7.892  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.417      ;
; 7.957  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.352      ;
; 7.959  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.350      ;
; 7.975  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.092     ; 7.318      ;
; 7.985  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.322      ;
; 7.986  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.321      ;
; 7.997  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.310      ;
; 8.000  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.309      ;
; 8.002  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.307      ;
; 8.005  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.302      ;
; 8.006  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.301      ;
; 8.017  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.290      ;
; 8.017  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.292      ;
; 8.018  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.291      ;
; 8.023  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.284      ;
; 8.025  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.282      ;
; 8.026  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.283      ;
; 8.065  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.092     ; 7.228      ;
; 8.075  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.234      ;
; 8.076  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.233      ;
; 8.084  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.225      ;
; 8.169  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.138      ;
; 8.171  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.136      ;
; 8.182  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.127      ;
; 8.184  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.125      ;
; 8.191  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.240      ; 7.349      ;
; 8.191  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.240      ; 7.349      ;
; 8.191  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.240      ; 7.349      ;
; 8.191  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.240      ; 7.349      ;
; 8.191  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.240      ; 7.349      ;
; 8.191  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.240      ; 7.349      ;
; 8.191  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.240      ; 7.349      ;
; 8.191  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.240      ; 7.349      ;
; 8.191  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.240      ; 7.349      ;
; 8.244  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.092     ; 7.049      ;
; 8.306  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.003      ;
; 8.308  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.001      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.062 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 1.763      ;
; -0.995 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 1.830      ;
; -0.893 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 1.932      ;
; -0.868 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 1.957      ;
; -0.603 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 2.222      ;
; -0.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.532      ; 2.420      ;
; -0.357 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 2.468      ;
; -0.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 2.475      ;
; -0.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.532      ; 2.506      ;
; -0.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.536      ; 2.535      ;
; -0.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.533      ; 2.544      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.407      ; 1.049      ;
; 0.484  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.108      ; 0.804      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.497  ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.758      ;
; 0.529  ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.794      ;
; 0.529  ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.794      ;
; 0.550  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 0.819      ;
; 0.559  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.399      ; 1.212      ;
; 0.564  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.679      ; 1.497      ;
; 0.566  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 0.835      ;
; 0.567  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.399      ; 1.220      ;
; 0.574  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.675      ; 1.503      ;
; 0.592  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.675      ; 1.521      ;
; 0.600  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.403      ; 1.257      ;
; 0.601  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.679      ; 1.534      ;
; 0.606  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.679      ; 1.539      ;
; 0.625  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.679      ; 1.558      ;
; 0.653  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.918      ;
; 0.667  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                    ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.391      ; 1.270      ;
; 0.680  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.156      ; 1.048      ;
; 0.696  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.056      ; 0.964      ;
; 0.707  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.972      ;
; 0.710  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.108      ; 1.030      ;
; 0.713  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.108      ; 1.033      ;
; 0.713  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[5]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.491      ; 1.458      ;
; 0.724  ; cmos_capture_data:u_cmos_capture_data|cam_href_d0                                                                                                                       ; cmos_capture_data:u_cmos_capture_data|cam_href_d1                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 0.993      ;
; 0.724  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.113      ; 1.049      ;
; 0.728  ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 0.993      ;
; 0.742  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.108      ; 1.062      ;
; 0.743  ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.012      ;
; 0.746  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.054      ; 1.012      ;
; 0.766  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.013      ; 0.991      ;
; 0.774  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                    ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.391      ; 1.377      ;
; 0.783  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; -0.003     ; 0.992      ;
; 0.784  ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.053      ;
; 0.791  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.390      ; 1.393      ;
; 0.793  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.675      ; 1.722      ;
; 0.813  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; -0.003     ; 1.022      ;
; 0.830  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.679      ; 1.763      ;
; 0.839  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.054      ; 1.105      ;
; 0.848  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 1.084      ;
; 0.864  ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.197      ; 1.273      ;
; 0.885  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.679      ; 1.818      ;
; 0.887  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.679      ; 1.820      ;
; 0.894  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 1.130      ;
; 0.895  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.160      ;
; 0.913  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.403      ; 1.570      ;
; 0.937  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.675      ; 1.866      ;
; 0.943  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.108      ; 1.263      ;
; 0.955  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.675      ; 1.884      ;
; 0.974  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                    ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[6]                                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.391      ; 1.577      ;
; 1.001  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.054      ; 1.267      ;
; 1.032  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.675      ; 1.961      ;
; 1.036  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.045      ; 1.293      ;
; 1.041  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.070      ; 1.323      ;
; 1.064  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.333      ;
; 1.065  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.334      ;
; 1.068  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.070      ; 1.350      ;
; 1.092  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[5]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.487      ; 1.833      ;
; 1.097  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.053      ; 1.362      ;
; 1.100  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.369      ;
; 1.104  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                    ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.391      ; 1.707      ;
; 1.114  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[7]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.441      ; 1.809      ;
; 1.120  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.675      ; 2.049      ;
; 1.124  ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.057      ; 1.393      ;
; 1.127  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[2]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.441      ; 1.822      ;
; 1.133  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[7]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.445      ; 1.832      ;
; 1.139  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[4]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.441      ; 1.834      ;
; 1.171  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.108      ; 1.491      ;
; 1.186  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.108      ; 1.506      ;
; 1.186  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.013      ; 1.411      ;
; 1.209  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 1.465      ;
; 1.210  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.119      ; 1.541      ;
; 1.211  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.054      ; 1.477      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.220 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                              ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.397      ; 0.746      ;
; -0.206 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                              ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.397      ; 0.764      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.510  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.802      ;
; 0.511  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.803      ;
; 0.533  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.188      ;
; 0.534  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.189      ;
; 0.544  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.199      ;
; 0.549  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.204      ;
; 0.552  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.844      ;
; 0.580  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.235      ;
; 0.626  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.918      ;
; 0.659  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.952      ;
; 0.704  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.996      ;
; 0.731  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.023      ;
; 0.734  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.026      ;
; 0.741  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.033      ;
; 0.743  ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744  ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.747  ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748  ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.040      ;
; 0.749  ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.761  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.417      ;
; 0.762  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764  ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766  ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.769  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.063      ;
; 0.771  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.063      ;
; 0.773  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.065      ;
; 0.773  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.065      ;
; 0.774  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.066      ;
; 0.774  ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.066      ;
; 0.775  ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.067      ;
; 0.775  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.067      ;
; 0.775  ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.067      ;
; 0.776  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.069      ;
; 0.780  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.073      ;
; 0.785  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.077      ;
; 0.788  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.081      ;
; 0.803  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.095      ;
; 0.806  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.099      ;
; 0.807  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.100      ;
; 0.809  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.102      ;
; 0.811  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.103      ;
; 0.862  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.415      ; 1.531      ;
; 0.876  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.168      ;
; 0.897  ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.190      ;
; 0.901  ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.194      ;
; 0.902  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.415      ; 1.571      ;
; 0.903  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 1.556      ;
; 0.915  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.399      ; 1.568      ;
; 0.925  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.217      ;
; 0.930  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.415      ; 1.599      ;
; 0.932  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.224      ;
; 0.987  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.281      ;
; 1.013  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.401      ; 1.668      ;
; 1.020  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.184      ; 1.428      ;
; 1.037  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.330      ;
; 1.041  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.334      ;
; 1.050  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.343      ;
; 1.050  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.343      ;
; 1.055  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.348      ;
; 1.076  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.366      ;
; 1.083  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.375      ;
; 1.098  ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099  ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100  ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.393      ;
; 1.101  ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.394      ;
; 1.107  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.400      ;
; 1.108  ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110  ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.114  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.407      ;
; 1.116  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.148      ;
; 0.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.148      ;
; 0.421 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.155      ;
; 0.428 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.162      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.164      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.164      ;
; 0.442 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.176      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.478 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.212      ;
; 0.504 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.796      ;
; 0.509 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.801      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.810      ;
; 0.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.535 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.829      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.843      ;
; 0.552 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.844      ;
; 0.566 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.859      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.231      ;
; 0.586 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.239      ;
; 0.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.249      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.262      ;
; 0.622 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.275      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.918      ;
; 0.629 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.921      ;
; 0.632 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.284      ;
; 0.638 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.931      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.950      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.958      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.958      ;
; 0.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.973      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.975      ;
; 0.684 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.977      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.421      ;
; 0.687 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.999      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.003      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.983      ;
; 0.693 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.985      ;
; 0.705 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.999      ;
; 0.709 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.177      ; 1.126      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.004      ;
; 0.725 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.463      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.027      ;
; 0.735 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.027      ;
; 0.736 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.739 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.745 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.482      ;
; 0.750 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.043      ;
; 0.750 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.042      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                              ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.437 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.504      ; 1.195      ;
; 0.441 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.504      ; 1.199      ;
; 0.454 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.504      ; 1.214      ;
; 0.579 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.504      ; 1.337      ;
; 0.615 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.504      ; 1.373      ;
; 0.621 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.504      ; 1.379      ;
; 0.633 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.504      ; 1.391      ;
; 0.697 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 0.988      ;
; 0.713 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.005      ;
; 0.716 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.008      ;
; 0.722 ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.014      ;
; 0.764 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.057      ;
; 0.768 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.059      ;
; 0.772 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.063      ;
; 0.772 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.063      ;
; 0.772 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.063      ;
; 0.774 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.065      ;
; 0.774 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.065      ;
; 0.775 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.066      ;
; 0.776 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.067      ;
; 0.784 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.075      ;
; 0.786 ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.078      ;
; 0.792 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.083      ;
; 0.796 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.087      ;
; 0.821 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.113      ;
; 0.821 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.113      ;
; 0.824 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.116      ;
; 0.826 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.118      ;
; 0.937 ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.229      ;
; 0.979 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|sda_out                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.555      ; 1.746      ;
; 0.982 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.274      ;
; 0.991 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.504      ; 1.749      ;
; 0.998 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.289      ;
; 1.047 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.087      ; 1.346      ;
; 1.087 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.076      ; 1.375      ;
; 1.118 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.409      ;
; 1.119 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.411      ;
; 1.126 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.417      ;
; 1.126 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.418      ;
; 1.128 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.419      ;
; 1.129 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.420      ;
; 1.135 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.426      ;
; 1.135 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.427      ;
; 1.138 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.429      ;
; 1.141 ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.433      ;
; 1.144 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.435      ;
; 1.144 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.435      ;
; 1.145 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.436      ;
; 1.147 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.438      ;
; 1.159 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.451      ;
; 1.165 ; i2c_dri:u_i2c_dri|i2c_done                         ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.457      ;
; 1.168 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.460      ;
; 1.177 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|sda_out                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.553      ; 1.942      ;
; 1.181 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.473      ;
; 1.182 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.474      ;
; 1.183 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.368     ; 1.027      ;
; 1.183 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.368     ; 1.027      ;
; 1.183 ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; i2c_dri:u_i2c_dri|sda_out                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.555      ; 1.950      ;
; 1.184 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.368     ; 1.028      ;
; 1.185 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.368     ; 1.029      ;
; 1.185 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.477      ;
; 1.188 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.480      ;
; 1.188 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.480      ;
; 1.189 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.480      ;
; 1.191 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.483      ;
; 1.194 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.486      ;
; 1.218 ; i2c_dri:u_i2c_dri|sda_dir                          ; i2c_dri:u_i2c_dri|sda_dir                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.510      ;
; 1.220 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|sda_dir                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.080      ; 1.512      ;
+-------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.994 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.246      ; 2.731      ;
; -1.994 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.345      ; 2.830      ;
; -1.994 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.345      ; 2.830      ;
; -1.994 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.345      ; 2.830      ;
; -1.994 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.345      ; 2.830      ;
; -1.948 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.344      ; 2.783      ;
; -1.948 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.344      ; 2.783      ;
; -1.948 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.344      ; 2.783      ;
; -1.913 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.331      ; 2.735      ;
; -1.913 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.331      ; 2.735      ;
; -1.913 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.331      ; 2.735      ;
; -1.913 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.331      ; 2.735      ;
; -1.911 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.329      ; 2.731      ;
; -1.911 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.329      ; 2.731      ;
; -1.908 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.346      ; 2.745      ;
; -1.908 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.346      ; 2.745      ;
; -1.908 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.346      ; 2.745      ;
; -1.908 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.346      ; 2.745      ;
; -1.908 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.346      ; 2.745      ;
; -1.882 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.257      ; 2.630      ;
; -1.882 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.257      ; 2.630      ;
; -1.882 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.257      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -1.816 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.323      ; 2.630      ;
; -0.586 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.299      ; 3.796      ;
; -0.586 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.895      ;
; -0.586 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.895      ;
; -0.586 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.895      ;
; -0.586 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.895      ;
; -0.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.397      ; 3.848      ;
; -0.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.397      ; 3.848      ;
; -0.540 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.397      ; 3.848      ;
; -0.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.384      ; 3.800      ;
; -0.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.384      ; 3.800      ;
; -0.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.384      ; 3.800      ;
; -0.505 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.384      ; 3.800      ;
; -0.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.382      ; 3.796      ;
; -0.503 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.382      ; 3.796      ;
; -0.500 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.399      ; 3.810      ;
; -0.500 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.399      ; 3.810      ;
; -0.500 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.399      ; 3.810      ;
; -0.500 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.399      ; 3.810      ;
; -0.500 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.399      ; 3.810      ;
; -0.474 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.310      ; 3.695      ;
; -0.474 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.310      ; 3.695      ;
; -0.474 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.310      ; 3.695      ;
; -0.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.738      ;
; -0.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.738      ;
; -0.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.738      ;
; -0.429 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.738      ;
; -0.427 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.299      ; 3.637      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.408 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.376      ; 3.695      ;
; -0.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.299      ; 3.609      ;
; -0.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.708      ;
; -0.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.708      ;
; -0.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.708      ;
; -0.399 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.398      ; 3.708      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.397      ; 3.697      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.397      ; 3.697      ;
; -0.389 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.397      ; 3.697      ;
; -0.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.397      ; 3.661      ;
; -0.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.397      ; 3.661      ;
; -0.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.397      ; 3.661      ;
; -0.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.384      ; 3.648      ;
; -0.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.384      ; 3.648      ;
; -0.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.384      ; 3.648      ;
; -0.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.384      ; 3.648      ;
; -0.344 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.382      ; 3.637      ;
; -0.344 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.382      ; 3.637      ;
; -0.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.399      ; 3.643      ;
; -0.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.399      ; 3.643      ;
; -0.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.399      ; 3.643      ;
; -0.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.399      ; 3.643      ;
; -0.333 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.399      ; 3.643      ;
; -0.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.384      ; 3.613      ;
; -0.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.384      ; 3.613      ;
; -0.318 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.384      ; 3.613      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.072 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.281      ;
; 0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.848      ; 3.281      ;
; 0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.848      ; 3.281      ;
; 0.141 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.848      ; 3.281      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.153 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.362      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.411      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.411      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.411      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.411      ;
; 0.179 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.411      ;
; 0.191 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.923      ; 3.406      ;
; 0.191 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.923      ; 3.406      ;
; 0.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 3.416      ;
; 0.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 3.416      ;
; 0.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 3.416      ;
; 0.199 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 3.416      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.213 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.917      ; 3.422      ;
; 0.222 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.848      ; 3.362      ;
; 0.222 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.848      ; 3.362      ;
; 0.222 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.848      ; 3.362      ;
; 0.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.939      ; 3.463      ;
; 0.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.939      ; 3.463      ;
; 0.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.939      ; 3.463      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.492      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.492      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.492      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.492      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.492      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.923      ; 3.485      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.923      ; 3.485      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.503      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.503      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.503      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.503      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 3.489      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 3.489      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 3.489      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 3.489      ;
; 0.278 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.836      ; 3.406      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.848      ; 3.422      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.848      ; 3.422      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.848      ; 3.422      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.939      ; 3.535      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.939      ; 3.535      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.939      ; 3.535      ;
; 0.320 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.552      ;
; 0.320 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.552      ;
; 0.320 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.552      ;
; 0.320 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.552      ;
; 0.320 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.552      ;
; 0.332 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.923      ; 3.547      ;
; 0.332 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.923      ; 3.547      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 3.557      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 3.557      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 3.557      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.925      ; 3.557      ;
; 0.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.579      ;
; 0.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.579      ;
; 0.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.579      ;
; 0.347 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.940      ; 3.579      ;
; 0.357 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.836      ; 3.485      ;
; 0.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.939      ; 3.604      ;
; 0.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.939      ; 3.604      ;
; 0.373 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.939      ; 3.604      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_href_d0                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_href_d1                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[10]                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[11]                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[12]                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[2]                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[3]                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[4]                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[5]                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[6]                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[7]                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[1]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[0]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[10]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[11]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[1]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[2]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[3]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[4]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[5]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[6]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[7]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[8]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[9]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[1]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[2]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[3]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[4]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[5]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[6]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[7]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[8]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[0]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[10]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[11]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[12]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[1]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[2]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[3]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[4]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                                    ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|scl                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|st_done                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.202  ; 0.437        ; 0.235          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|scl                                                                                                ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|st_done                                                                                            ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; 0.255  ; 0.475        ; 0.220          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[0]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[7]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                              ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                      ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                    ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[1]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[2]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[3]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[4]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                        ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                    ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[5]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[6]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[7]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[8]  ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                              ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                         ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                           ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                       ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                        ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                        ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                               ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ;
; 7.413 ; 7.633        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                     ;
; 7.415 ; 7.635        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ;
; 7.416 ; 7.636        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 7.438 ; 7.673        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 7.439 ; 7.674        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 7.442 ; 7.677        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.470 ; 7.705        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 7.474 ; 7.709        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 7.474 ; 7.709        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 7.474 ; 7.709        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 7.474 ; 7.709        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 7.474 ; 7.709        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 7.474 ; 7.709        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 7.474 ; 7.709        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 7.559 ; 7.747        ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ;
; 7.559 ; 7.747        ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ;
; 7.559 ; 7.747        ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 3.239 ; 3.453 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 2.425 ; 2.610 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 2.249 ; 2.406 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.733 ; 2.877 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 2.607 ; 2.892 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 2.547 ; 2.774 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 3.239 ; 3.453 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.482 ; 2.684 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 2.413 ; 2.621 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 3.915 ; 3.983 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 1.802 ; 2.062 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; 5.702 ; 5.876 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.058 ; 5.293 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.196 ; 5.407 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.045 ; 5.269 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.702 ; 5.876 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.131 ; 5.383 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.140 ; 5.316 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.179 ; 5.454 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.425 ; 5.664 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.317 ; 5.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.270 ; 4.490 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.309 ; 4.514 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.917 ; 5.147 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.801 ; 5.006 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.905 ; 5.104 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.716 ; 4.899 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.941 ; 5.171 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 7.567 ; 8.019 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.661 ; -1.814 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.850 ; -2.011 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -1.661 ; -1.814 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -1.691 ; -1.847 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -2.011 ; -2.271 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -1.843 ; -2.112 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -2.600 ; -2.821 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -1.758 ; -1.907 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -1.708 ; -1.883 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -1.466 ; -1.641 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -1.332 ; -1.582 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; -3.492 ; -3.688 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -4.243 ; -4.457 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -4.381 ; -4.568 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -4.235 ; -4.435 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -4.882 ; -5.045 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -4.334 ; -4.573 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -4.326 ; -4.480 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -4.375 ; -4.640 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.617 ; -4.843 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -4.513 ; -4.684 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.492 ; -3.688 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.529 ; -3.711 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -4.129 ; -4.347 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -4.001 ; -4.183 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -4.119 ; -4.306 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.920 ; -4.080 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -4.152 ; -4.370 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -6.537 ; -6.954 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; i2c_dri:u_i2c_dri|dri_clk ; 7.460  ; 7.657  ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 7.975  ; 8.037  ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_addr[*]   ; sys_clk                   ; 7.263  ; 7.345  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                   ; 5.497  ; 5.640  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                   ; 5.559  ; 5.708  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                   ; 5.268  ; 5.371  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                   ; 5.429  ; 5.602  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                   ; 5.293  ; 5.406  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                   ; 6.025  ; 6.134  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                   ; 5.576  ; 5.705  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                   ; 5.812  ; 5.977  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                   ; 5.940  ; 6.100  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                   ; 5.403  ; 5.549  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                   ; 7.263  ; 7.345  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                   ; 5.528  ; 5.650  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                   ; 5.477  ; 5.590  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                   ; 5.787  ; 5.986  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                   ; 5.787  ; 5.986  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                   ; 5.400  ; 5.573  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                   ; 4.706  ; 4.814  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                   ; 4.284  ; 4.263  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                   ; 4.631  ; 4.774  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                   ; 6.283  ; 6.254  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 4.821  ; 4.698  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 4.835  ; 4.717  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 4.799  ; 4.694  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 4.761  ; 4.656  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 4.851  ; 4.736  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 6.283  ; 6.254  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 4.839  ; 4.723  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 4.839  ; 4.735  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 5.373  ; 5.289  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 4.780  ; 4.677  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 4.891  ; 4.804  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 5.270  ; 5.145  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 4.884  ; 4.807  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 4.926  ; 4.810  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 4.891  ; 4.789  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 4.895  ; 4.808  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                   ; 5.046  ; 5.190  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                   ; 5.038  ; 5.172  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                   ; 1.191  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                   ;        ; 1.083  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                   ; 7.421  ; 7.244  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                   ; 11.651 ; 11.404 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                   ; 11.112 ; 10.839 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                   ; 11.651 ; 11.404 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                   ; 11.025 ; 10.759 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                   ; 11.306 ; 10.967 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                   ; 11.247 ; 10.925 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                   ; 10.857 ; 10.605 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                   ; 10.719 ; 10.471 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                   ; 10.978 ; 10.686 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                   ; 11.186 ; 10.893 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                   ; 11.317 ; 10.972 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                   ; 11.036 ; 10.744 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                   ; 10.795 ; 10.407 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                   ; 10.534 ; 10.385 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                   ; 10.569 ; 10.421 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                   ; 10.481 ; 10.265 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                   ; 10.346 ; 10.128 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                   ; 6.747  ; 6.555  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_scl         ; i2c_dri:u_i2c_dri|dri_clk ; 7.169 ; 7.359 ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 7.662 ; 7.724 ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_addr[*]   ; sys_clk                   ; 4.677 ; 4.778 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                   ; 4.897 ; 5.037 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                   ; 4.956 ; 5.101 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                   ; 4.677 ; 4.778 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                   ; 4.831 ; 4.999 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                   ; 4.702 ; 4.812 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                   ; 5.405 ; 5.513 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                   ; 4.968 ; 5.094 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                   ; 5.198 ; 5.357 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                   ; 5.322 ; 5.476 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                   ; 4.807 ; 4.947 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                   ; 6.649 ; 6.725 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                   ; 4.925 ; 5.043 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                   ; 4.877 ; 4.986 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                   ; 4.799 ; 4.966 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                   ; 5.170 ; 5.363 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                   ; 4.799 ; 4.966 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                   ; 4.136 ; 4.241 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                   ; 3.732 ; 3.711 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                   ; 4.065 ; 4.205 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                   ; 4.185 ; 4.083 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 4.249 ; 4.129 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 4.257 ; 4.142 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 4.222 ; 4.120 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 4.185 ; 4.083 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 4.272 ; 4.160 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 5.705 ; 5.680 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 4.266 ; 4.153 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 4.261 ; 4.159 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 4.778 ; 4.695 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 4.204 ; 4.103 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 4.314 ; 4.230 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 4.678 ; 4.557 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 4.308 ; 4.233 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 4.347 ; 4.235 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 4.314 ; 4.216 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 4.319 ; 4.234 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                   ; 4.459 ; 4.599 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                   ; 4.450 ; 4.580 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                   ; 0.693 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                   ;       ; 0.588 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                   ; 5.004 ; 4.841 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                   ; 6.642 ; 6.356 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                   ; 7.377 ; 7.038 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                   ; 7.070 ; 6.798 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                   ; 7.294 ; 6.963 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                   ; 7.564 ; 7.162 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                   ; 7.508 ; 7.123 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                   ; 7.111 ; 6.785 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                   ; 7.000 ; 6.686 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                   ; 7.249 ; 6.892 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                   ; 7.383 ; 7.011 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                   ; 7.575 ; 7.167 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                   ; 7.305 ; 6.948 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                   ; 6.741 ; 6.390 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                   ; 6.823 ; 6.603 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                   ; 6.856 ; 6.637 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                   ; 6.751 ; 6.458 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                   ; 6.642 ; 6.356 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                   ; 4.902 ; 4.729 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                              ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 7.540 ; 7.426 ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_data[*]   ; sys_clk                   ; 4.812 ; 4.714 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 5.633 ; 5.519 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 5.625 ; 5.527 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 5.606 ; 5.508 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 5.666 ; 5.568 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 5.207 ; 5.109 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 6.717 ; 6.719 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 5.633 ; 5.519 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 5.666 ; 5.568 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 5.429 ; 5.352 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 4.812 ; 4.714 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 4.901 ; 4.824 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 5.243 ; 5.166 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 4.901 ; 4.824 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 4.901 ; 4.824 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 5.296 ; 5.219 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 5.296 ; 5.219 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                      ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 7.221 ; 7.107 ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_data[*]   ; sys_clk                   ; 4.250 ; 4.152 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 5.004 ; 4.890 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 5.032 ; 4.934 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 5.013 ; 4.915 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 5.071 ; 4.973 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 4.631 ; 4.533 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 6.138 ; 6.140 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 5.004 ; 4.890 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 5.071 ; 4.973 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 4.846 ; 4.769 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 4.250 ; 4.152 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 4.339 ; 4.262 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 4.668 ; 4.591 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 4.339 ; 4.262 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 4.339 ; 4.262 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 4.720 ; 4.643 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 4.720 ; 4.643 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                     ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 7.388     ; 7.502     ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_data[*]   ; sys_clk                   ; 4.638     ; 4.736     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 5.367     ; 5.481     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 5.391     ; 5.489     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 5.369     ; 5.467     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 5.410     ; 5.508     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 4.997     ; 5.095     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 6.587     ; 6.585     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 5.367     ; 5.481     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 5.410     ; 5.508     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 5.281     ; 5.358     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 4.638     ; 4.736     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 4.748     ; 4.825     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 5.063     ; 5.140     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 4.748     ; 4.825     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 4.748     ; 4.825     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 5.107     ; 5.184     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 5.107     ; 5.184     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                             ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 7.070     ; 7.184     ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_data[*]   ; sys_clk                   ; 4.080     ; 4.178     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 4.743     ; 4.857     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 4.802     ; 4.900     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 4.782     ; 4.880     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 4.821     ; 4.919     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 4.424     ; 4.522     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 6.013     ; 6.011     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 4.743     ; 4.857     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 4.821     ; 4.919     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 4.702     ; 4.779     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 4.080     ; 4.178     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 4.190     ; 4.267     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 4.493     ; 4.570     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 4.190     ; 4.267     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 4.190     ; 4.267     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 4.534     ; 4.611     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 4.534     ; 4.611     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 123.08 MHz ; 123.08 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 150.24 MHz ; 150.24 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 207.21 MHz ; 207.21 MHz      ; i2c_dri:u_i2c_dri|dri_clk                             ;      ;
; 210.39 MHz ; 210.39 MHz      ; cam_pclk                                              ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; i2c_dri:u_i2c_dri|dri_clk                             ; -3.826 ; -176.036      ;
; cam_pclk                                              ; -3.753 ; -277.583      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -3.102 ; -10.204       ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -1.802 ; -3.658        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -0.975 ; -1.773        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.337 ; -0.337        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.400  ; 0.000         ;
; i2c_dri:u_i2c_dri|dri_clk                             ; 0.401  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; cam_pclk ; -1.667 ; -54.490           ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; cam_pclk ; 0.089 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -3.201 ; -223.465      ;
; i2c_dri:u_i2c_dri|dri_clk                             ; -3.201 ; -104.317      ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.673  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.409  ; 0.000         ;
; sys_clk                                               ; 9.943  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                            ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -3.826 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[9]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.460     ; 4.368      ;
; -3.814 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[11]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.460     ; 4.356      ;
; -3.800 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[14]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.460     ; 4.342      ;
; -3.791 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[10]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.460     ; 4.333      ;
; -3.787 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[0]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.460     ; 4.329      ;
; -3.786 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[3]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.460     ; 4.328      ;
; -3.777 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[13]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.460     ; 4.319      ;
; -3.766 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[15]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.460     ; 4.308      ;
; -3.755 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[12]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.460     ; 4.297      ;
; -3.390 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 4.371      ;
; -3.389 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[8]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.460     ; 3.931      ;
; -3.320 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[7]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 4.301      ;
; -3.315 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 4.296      ;
; -3.279 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[6]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 4.260      ;
; -3.277 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[3]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 4.258      ;
; -3.246 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[1]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 4.227      ;
; -3.243 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[4]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 4.224      ;
; -3.239 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 4.220      ;
; -3.230 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.330      ; 4.562      ;
; -3.219 ; i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.117     ; 4.104      ;
; -3.121 ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.330      ; 4.453      ;
; -3.107 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[1]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 4.088      ;
; -3.107 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[5]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 4.088      ;
; -3.105 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[7]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 4.086      ;
; -3.092 ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 4.023      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.073 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 4.005      ;
; -3.063 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[2]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 4.044      ;
; -2.970 ; i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.117     ; 3.855      ;
; -2.954 ; i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.117     ; 3.839      ;
; -2.936 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.868      ;
; -2.923 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[4]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 3.904      ;
; -2.922 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[6]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.021     ; 3.903      ;
; -2.882 ; i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.117     ; 3.767      ;
; -2.874 ; i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.117     ; 3.759      ;
; -2.862 ; i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.330      ; 4.194      ;
; -2.839 ; i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.117     ; 3.724      ;
; -2.818 ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.330      ; 4.150      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.815 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.747      ;
; -2.782 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.713      ;
; -2.754 ; i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.117     ; 3.639      ;
; -2.749 ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.330      ; 4.081      ;
; -2.690 ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.088     ; 3.604      ;
; -2.680 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.612      ;
; -2.680 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.612      ;
; -2.680 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.612      ;
; -2.680 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.612      ;
; -2.680 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.612      ;
; -2.680 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.612      ;
; -2.680 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.612      ;
; -2.678 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.610      ;
; -2.647 ; i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.117     ; 3.532      ;
; -2.641 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.572      ;
; -2.641 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.572      ;
; -2.641 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.572      ;
; -2.641 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.572      ;
; -2.641 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.572      ;
; -2.641 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.572      ;
; -2.641 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.572      ;
; -2.597 ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.071     ; 3.528      ;
; -2.595 ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.330      ; 3.927      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
; -2.586 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.070     ; 3.518      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.753 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.147      ; 4.922      ;
; -3.632 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.220     ; 4.434      ;
; -3.582 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.220     ; 4.384      ;
; -3.506 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.220     ; 4.308      ;
; -3.503 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 4.301      ;
; -3.484 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.117     ; 4.389      ;
; -3.456 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.220     ; 4.258      ;
; -3.453 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 4.251      ;
; -3.445 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.117     ; 4.350      ;
; -3.380 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.220     ; 4.182      ;
; -3.377 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 4.175      ;
; -3.359 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 4.157      ;
; -3.358 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.117     ; 4.263      ;
; -3.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 4.317      ;
; -3.336 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.127      ;
; -3.330 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.220     ; 4.132      ;
; -3.327 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 4.125      ;
; -3.320 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 4.118      ;
; -3.319 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.117     ; 4.224      ;
; -3.319 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.220      ; 4.561      ;
; -3.297 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.088      ;
; -3.293 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.134      ; 4.449      ;
; -3.259 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[4]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.147      ; 4.428      ;
; -3.254 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.220     ; 4.056      ;
; -3.251 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 4.049      ;
; -3.247 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.078     ; 4.191      ;
; -3.243 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 4.217      ;
; -3.233 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 4.031      ;
; -3.232 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.117     ; 4.137      ;
; -3.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 4.190      ;
; -3.210 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 4.001      ;
; -3.203 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.134      ; 4.359      ;
; -3.201 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 3.999      ;
; -3.194 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 3.992      ;
; -3.193 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.117     ; 4.098      ;
; -3.190 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.166      ; 4.378      ;
; -3.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.065     ; 4.139      ;
; -3.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.065     ; 4.139      ;
; -3.179 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.166      ; 4.367      ;
; -3.177 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.044     ; 4.155      ;
; -3.174 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.106     ; 4.090      ;
; -3.173 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.361     ; 3.834      ;
; -3.171 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 3.962      ;
; -3.167 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.336      ; 4.525      ;
; -3.148 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.044     ; 4.126      ;
; -3.125 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.176      ; 4.323      ;
; -3.125 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 3.923      ;
; -3.120 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.134      ; 4.276      ;
; -3.107 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 3.905      ;
; -3.106 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[7]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.117     ; 4.011      ;
; -3.099 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 4.073      ;
; -3.085 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[3]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.046     ; 4.061      ;
; -3.084 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 3.875      ;
; -3.073 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.361     ; 3.734      ;
; -3.068 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 3.866      ;
; -3.067 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[8]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.117     ; 3.972      ;
; -3.064 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.166      ; 4.252      ;
; -3.053 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.166      ; 4.241      ;
; -3.046 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.361     ; 3.707      ;
; -3.045 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 3.836      ;
; -3.042 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 3.833      ;
; -3.037 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.044     ; 4.015      ;
; -3.027 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 3.818      ;
; -3.020 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 3.916      ;
; -2.999 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 3.973      ;
; -2.998 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.046     ; 3.974      ;
; -2.998 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.046     ; 3.974      ;
; -2.998 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.044     ; 3.976      ;
; -2.997 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.176      ; 4.195      ;
; -2.988 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[7]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.176      ; 4.186      ;
; -2.985 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.351     ; 3.656      ;
; -2.985 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.351     ; 3.656      ;
; -2.983 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.336      ; 4.341      ;
; -2.981 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 3.877      ;
; -2.981 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[8]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 3.779      ;
; -2.980 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.117     ; 3.885      ;
; -2.977 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.392     ; 3.607      ;
; -2.974 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[5]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.336      ; 4.332      ;
; -2.972 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 3.946      ;
; -2.958 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.176      ; 4.156      ;
; -2.958 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[8]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 3.749      ;
; -2.957 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[3]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.046     ; 3.933      ;
; -2.944 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.336      ; 4.302      ;
; -2.942 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.224     ; 3.740      ;
; -2.938 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[8]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.166      ; 4.126      ;
; -2.938 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.065     ; 3.895      ;
; -2.938 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.065     ; 3.895      ;
; -2.930 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.106     ; 3.846      ;
; -2.927 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[7]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.166      ; 4.115      ;
; -2.923 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[2]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.046     ; 3.899      ;
; -2.919 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 3.710      ;
; -2.918 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[3]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.046     ; 3.894      ;
; -2.918 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[2]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.046     ; 3.894      ;
; -2.916 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 3.707      ;
; -2.911 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.044     ; 3.889      ;
; -2.901 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 3.692      ;
; -2.900 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.231     ; 3.691      ;
; -2.896 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.048     ; 3.870      ;
; -2.894 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.126     ; 3.790      ;
; -2.874 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[3]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.046     ; 3.850      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.102 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.826     ; 2.218      ;
; -3.072 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.826     ; 2.188      ;
; -3.044 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.210      ;
; -3.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.826     ; 2.140      ;
; -3.003 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.826     ; 2.119      ;
; -2.968 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.134      ;
; -2.940 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.106      ;
; -2.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 2.088      ;
; -2.909 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.826     ; 2.025      ;
; -2.801 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.776     ; 1.967      ;
; -2.755 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.826     ; 1.871      ;
; -2.110 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 2.726      ;
; -1.948 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 2.564      ;
; -1.775 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 2.391      ;
; -1.555 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 2.171      ;
; -1.411 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 2.027      ;
; -1.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 1.977      ;
; -1.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 1.977      ;
; -1.068 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 1.684      ;
; -1.051 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 1.667      ;
; -0.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 1.534      ;
; -0.917 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.162     ; 1.533      ;
; 3.344  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.586      ;
; 3.344  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.586      ;
; 3.344  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.586      ;
; 3.344  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.586      ;
; 3.344  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.586      ;
; 3.344  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.586      ;
; 3.344  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.586      ;
; 3.344  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.586      ;
; 3.344  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.586      ;
; 3.344  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.586      ;
; 3.374  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.549      ;
; 3.388  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.535      ;
; 3.388  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.535      ;
; 3.400  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.536      ;
; 3.400  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.536      ;
; 3.400  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.536      ;
; 3.400  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.536      ;
; 3.400  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.536      ;
; 3.400  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.536      ;
; 3.400  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.536      ;
; 3.400  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.536      ;
; 3.400  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.536      ;
; 3.400  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.536      ;
; 3.415  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.515      ;
; 3.415  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.515      ;
; 3.415  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.515      ;
; 3.415  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.515      ;
; 3.415  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.515      ;
; 3.415  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.515      ;
; 3.415  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.515      ;
; 3.415  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.515      ;
; 3.415  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.515      ;
; 3.415  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.515      ;
; 3.459  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.471      ;
; 3.459  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.471      ;
; 3.459  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.471      ;
; 3.459  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.471      ;
; 3.459  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.471      ;
; 3.459  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.471      ;
; 3.459  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.471      ;
; 3.459  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.471      ;
; 3.459  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.471      ;
; 3.459  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.471      ;
; 3.467  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.463      ;
; 3.467  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.463      ;
; 3.467  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.463      ;
; 3.467  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.463      ;
; 3.467  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.463      ;
; 3.467  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.463      ;
; 3.467  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.463      ;
; 3.467  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.463      ;
; 3.467  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.463      ;
; 3.467  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.463      ;
; 3.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.443      ;
; 3.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.443      ;
; 3.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.443      ;
; 3.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.443      ;
; 3.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.443      ;
; 3.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.443      ;
; 3.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.443      ;
; 3.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.443      ;
; 3.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.443      ;
; 3.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.443      ;
; 3.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.442      ;
; 3.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.442      ;
; 3.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.442      ;
; 3.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.442      ;
; 3.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.442      ;
; 3.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.442      ;
; 3.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.442      ;
; 3.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.442      ;
; 3.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.442      ;
; 3.488  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.442      ;
; 3.551  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.373      ;
; 3.565  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.359      ;
; 3.565  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.359      ;
; 3.598  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.332      ;
; 3.598  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.332      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.802 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 2.416      ;
; -1.765 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 2.379      ;
; -1.722 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 2.336      ;
; -1.661 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 2.275      ;
; -1.639 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 2.253      ;
; -1.433 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 2.047      ;
; -1.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 2.001      ;
; -1.266 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 1.880      ;
; -1.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 1.872      ;
; -1.122 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 1.736      ;
; -0.974 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.156     ; 1.588      ;
; -0.469 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                      ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                          ; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; 0.101      ; 0.770      ;
; -0.439 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                      ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                          ; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; 0.101      ; 0.736      ;
; 7.259  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 8.058      ;
; 7.260  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 8.057      ;
; 7.266  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 8.051      ;
; 7.425  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.892      ;
; 7.426  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.891      ;
; 7.432  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.885      ;
; 7.661  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.656      ;
; 7.662  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.655      ;
; 7.810  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.508      ;
; 7.811  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.507      ;
; 7.817  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.501      ;
; 7.827  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.490      ;
; 7.828  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.489      ;
; 7.919  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.399      ;
; 7.920  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.398      ;
; 7.926  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.392      ;
; 7.932  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.386      ;
; 7.933  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.385      ;
; 7.939  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.379      ;
; 7.993  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.324      ;
; 7.994  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.323      ;
; 8.000  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.317      ;
; 8.000  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.317      ;
; 8.001  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.316      ;
; 8.007  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.310      ;
; 8.012  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.306      ;
; 8.013  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.305      ;
; 8.019  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.299      ;
; 8.139  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.082     ; 7.165      ;
; 8.171  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.146      ;
; 8.172  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.145      ;
; 8.178  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.139      ;
; 8.180  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.138      ;
; 8.181  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.137      ;
; 8.187  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.131      ;
; 8.212  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.106      ;
; 8.213  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.105      ;
; 8.263  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.055      ;
; 8.264  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.054      ;
; 8.270  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 7.048      ;
; 8.304  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.013      ;
; 8.305  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.012      ;
; 8.305  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.082     ; 6.999      ;
; 8.311  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 7.006      ;
; 8.321  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.997      ;
; 8.322  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.996      ;
; 8.334  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.082     ; 6.970      ;
; 8.334  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.984      ;
; 8.335  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.983      ;
; 8.386  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.932      ;
; 8.387  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.931      ;
; 8.393  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.925      ;
; 8.395  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.922      ;
; 8.396  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.921      ;
; 8.402  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.915      ;
; 8.403  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.914      ;
; 8.414  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.904      ;
; 8.415  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.903      ;
; 8.462  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.856      ;
; 8.463  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.855      ;
; 8.469  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.849      ;
; 8.500  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.082     ; 6.804      ;
; 8.539  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.778      ;
; 8.540  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.777      ;
; 8.546  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.771      ;
; 8.551  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.766      ;
; 8.552  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.765      ;
; 8.558  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.759      ;
; 8.570  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.082     ; 6.734      ;
; 8.573  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.744      ;
; 8.574  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.743      ;
; 8.582  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.736      ;
; 8.583  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.735      ;
; 8.665  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.653      ;
; 8.666  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.068     ; 6.652      ;
; 8.688  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.211      ; 6.831      ;
; 8.688  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.211      ; 6.831      ;
; 8.688  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.211      ; 6.831      ;
; 8.688  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.211      ; 6.831      ;
; 8.688  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.211      ; 6.831      ;
; 8.688  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.211      ; 6.831      ;
; 8.688  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.211      ; 6.831      ;
; 8.688  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.211      ; 6.831      ;
; 8.688  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.211      ; 6.831      ;
; 8.706  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.611      ;
; 8.707  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.069     ; 6.610      ;
; 8.736  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.082     ; 6.568      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.975 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 1.572      ;
; -0.919 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 1.628      ;
; -0.801 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 1.746      ;
; -0.798 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 1.749      ;
; -0.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 1.979      ;
; -0.385 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 2.162      ;
; -0.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.273      ; 2.218      ;
; -0.303 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.273      ; 2.245      ;
; -0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 2.264      ;
; -0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.272      ; 2.264      ;
; -0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.274      ; 2.269      ;
; 0.358  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.391      ; 0.944      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.442  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.102      ; 0.739      ;
; 0.445  ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.044      ; 0.684      ;
; 0.492  ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.050      ; 0.737      ;
; 0.493  ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.050      ; 0.738      ;
; 0.502  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.630      ; 1.362      ;
; 0.507  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 0.753      ;
; 0.513  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.625      ; 1.368      ;
; 0.526  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.625      ; 1.381      ;
; 0.526  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.350      ; 1.106      ;
; 0.528  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 0.774      ;
; 0.530  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.630      ; 1.390      ;
; 0.533  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.630      ; 1.393      ;
; 0.536  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.350      ; 1.116      ;
; 0.552  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                    ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.384      ; 1.131      ;
; 0.556  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.630      ; 1.416      ;
; 0.558  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.355      ; 1.143      ;
; 0.601  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.143      ; 0.939      ;
; 0.602  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.050      ; 0.847      ;
; 0.630  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.102      ; 0.927      ;
; 0.635  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.050      ; 0.880      ;
; 0.646  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.050      ; 0.891      ;
; 0.646  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.100      ; 0.941      ;
; 0.652  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                    ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.384      ; 1.231      ;
; 0.655  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.102      ; 0.952      ;
; 0.658  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[5]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.434      ; 1.322      ;
; 0.669  ; cmos_capture_data:u_cmos_capture_data|cam_href_d0                                                                                                                       ; cmos_capture_data:u_cmos_capture_data|cam_href_d1                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 0.915      ;
; 0.670  ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.050      ; 0.915      ;
; 0.673  ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 0.919      ;
; 0.681  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 0.925      ;
; 0.684  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.102      ; 0.981      ;
; 0.686  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.380      ; 1.261      ;
; 0.698  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; -0.006     ; 0.887      ;
; 0.703  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.625      ; 1.558      ;
; 0.713  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.004      ; 0.912      ;
; 0.723  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; -0.006     ; 0.912      ;
; 0.732  ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 0.978      ;
; 0.736  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.630      ; 1.596      ;
; 0.763  ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.182      ; 1.140      ;
; 0.781  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.025      ;
; 0.782  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.630      ; 1.642      ;
; 0.783  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.630      ; 1.643      ;
; 0.792  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.017      ; 1.004      ;
; 0.827  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 1.070      ;
; 0.831  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.625      ; 1.686      ;
; 0.835  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.017      ; 1.047      ;
; 0.841  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.355      ; 1.426      ;
; 0.848  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                    ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[6]                                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.384      ; 1.427      ;
; 0.850  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.625      ; 1.705      ;
; 0.874  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.102      ; 1.171      ;
; 0.913  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.625      ; 1.768      ;
; 0.924  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.042      ; 1.161      ;
; 0.925  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.049      ; 1.169      ;
; 0.926  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.065      ; 1.186      ;
; 0.950  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.065      ; 1.210      ;
; 0.954  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 1.200      ;
; 0.977  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 1.223      ;
; 0.989  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.625      ; 1.844      ;
; 0.992  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 1.238      ;
; 0.997  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[5]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.429      ; 1.656      ;
; 1.005  ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 1.251      ;
; 1.005  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                    ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.384      ; 1.584      ;
; 1.006  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.048      ; 1.249      ;
; 1.026  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[7]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.385      ; 1.641      ;
; 1.037  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[2]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.385      ; 1.652      ;
; 1.041  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[7]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.390      ; 1.661      ;
; 1.053  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[4]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.385      ; 1.668      ;
; 1.055  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.102      ; 1.352      ;
; 1.062  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.102      ; 1.359      ;
; 1.077  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.004      ; 1.276      ;
; 1.082  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                   ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[10]                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.089      ; 1.366      ;
; 1.084  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.033      ; 1.312      ;
; 1.101  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.100      ; 1.396      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.337 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                              ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.475      ; 0.669      ;
; -0.317 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                              ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.475      ; 0.693      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.470  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.501  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.082      ;
; 0.504  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.085      ;
; 0.509  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.776      ;
; 0.511  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.092      ;
; 0.518  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.099      ;
; 0.545  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.126      ;
; 0.580  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.847      ;
; 0.608  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.876      ;
; 0.654  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.921      ;
; 0.656  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.923      ;
; 0.662  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.929      ;
; 0.688  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.955      ;
; 0.690  ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.957      ;
; 0.693  ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694  ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696  ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697  ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698  ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699  ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.966      ;
; 0.709  ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710  ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710  ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.978      ;
; 0.713  ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717  ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719  ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.986      ;
; 0.720  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.987      ;
; 0.720  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.987      ;
; 0.720  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.988      ;
; 0.721  ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.988      ;
; 0.721  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.988      ;
; 0.722  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.989      ;
; 0.726  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.307      ;
; 0.726  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.993      ;
; 0.728  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.995      ;
; 0.732  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.999      ;
; 0.746  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.013      ;
; 0.750  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.018      ;
; 0.752  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.019      ;
; 0.752  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.020      ;
; 0.753  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.021      ;
; 0.792  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.364      ; 1.386      ;
; 0.816  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.083      ;
; 0.829  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.364      ; 1.423      ;
; 0.839  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.417      ;
; 0.841  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.108      ;
; 0.843  ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.110      ;
; 0.845  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.423      ;
; 0.846  ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.113      ;
; 0.852  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.119      ;
; 0.861  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.364      ; 1.455      ;
; 0.912  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.178      ;
; 0.951  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.351      ; 1.532      ;
; 0.959  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.223      ;
; 0.960  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.162      ; 1.329      ;
; 0.960  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.228      ;
; 0.961  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.229      ;
; 0.970  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.237      ;
; 0.973  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.240      ;
; 0.984  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.252      ;
; 0.991  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.258      ;
; 1.012  ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.279      ;
; 1.013  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.280      ;
; 1.015  ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.282      ;
; 1.015  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.282      ;
; 1.017  ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018  ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.285      ;
; 1.018  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020  ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.287      ;
; 1.021  ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.288      ;
; 1.028  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
; 1.028  ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.400 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.054      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.055      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.406 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.060      ;
; 0.411 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.065      ;
; 0.412 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.066      ;
; 0.413 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.067      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.426 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.080      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.107      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.474 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.740      ;
; 0.479 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.746      ;
; 0.490 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.757      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.769      ;
; 0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.782      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.785      ;
; 0.518 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.785      ;
; 0.531 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.543 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.121      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.130      ;
; 0.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.136      ;
; 0.570 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.149      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.850      ;
; 0.585 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.349      ; 1.164      ;
; 0.590 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 1.168      ;
; 0.592 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.860      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.860      ;
; 0.593 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.860      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.614 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.881      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.882      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.901      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.882      ;
; 0.619 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.905      ;
; 0.620 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.887      ;
; 0.629 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.629 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.896      ;
; 0.632 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.899      ;
; 0.632 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.156      ; 1.011      ;
; 0.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.290      ;
; 0.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.903      ;
; 0.656 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.922      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.925      ;
; 0.661 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.928      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.933      ;
; 0.667 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.670 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.670 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.672 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.939      ;
; 0.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.942      ;
; 0.676 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.943      ;
; 0.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.946      ;
; 0.681 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.332      ;
; 0.681 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.948      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.950      ;
; 0.684 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.690 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                              ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.401 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.461      ; 1.092      ;
; 0.403 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.669      ;
; 0.405 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.461      ; 1.096      ;
; 0.419 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.461      ; 1.110      ;
; 0.561 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.461      ; 1.252      ;
; 0.597 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.461      ; 1.288      ;
; 0.603 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.461      ; 1.294      ;
; 0.616 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.461      ; 1.307      ;
; 0.633 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.898      ;
; 0.633 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.899      ;
; 0.650 ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.916      ;
; 0.669 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.935      ;
; 0.709 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.977      ;
; 0.714 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.980      ;
; 0.715 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.980      ;
; 0.716 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.982      ;
; 0.717 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.983      ;
; 0.719 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.984      ;
; 0.719 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.984      ;
; 0.720 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.986      ;
; 0.721 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.987      ;
; 0.721 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.987      ;
; 0.730 ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 0.996      ;
; 0.732 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 0.997      ;
; 0.737 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.003      ;
; 0.744 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.010      ;
; 0.764 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.030      ;
; 0.768 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.034      ;
; 0.768 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.034      ;
; 0.772 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.038      ;
; 0.870 ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.136      ;
; 0.886 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.461      ; 1.577      ;
; 0.887 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.152      ;
; 0.901 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.167      ;
; 0.923 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|sda_out                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.490      ; 1.608      ;
; 0.929 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.079      ; 1.203      ;
; 0.963 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.069      ; 1.227      ;
; 1.029 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.294      ;
; 1.029 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.296      ;
; 1.033 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.298      ;
; 1.033 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.298      ;
; 1.034 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.299      ;
; 1.035 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.300      ;
; 1.036 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.302      ;
; 1.037 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.303      ;
; 1.038 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.303      ;
; 1.039 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.305      ;
; 1.039 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.305      ;
; 1.040 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.306      ;
; 1.040 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.306      ;
; 1.040 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.306      ;
; 1.043 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.308      ;
; 1.044 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.309      ;
; 1.044 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.309      ;
; 1.045 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.310      ;
; 1.047 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.312      ;
; 1.049 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.314      ;
; 1.049 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.314      ;
; 1.052 ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.318      ;
; 1.054 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.320      ;
; 1.055 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.321      ;
; 1.055 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.321      ;
; 1.060 ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; i2c_dri:u_i2c_dri|sda_out                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.490      ; 1.745      ;
; 1.063 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.329      ;
; 1.077 ; i2c_dri:u_i2c_dri|i2c_done                         ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.343      ;
; 1.078 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.344      ;
; 1.081 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.346      ;
; 1.083 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.349      ;
; 1.084 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|sda_out                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.489      ; 1.768      ;
; 1.087 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.353      ;
; 1.091 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.327     ; 0.959      ;
; 1.091 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.327     ; 0.959      ;
; 1.093 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.327     ; 0.961      ;
; 1.093 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; -0.327     ; 0.961      ;
; 1.094 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.360      ;
; 1.098 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.364      ;
; 1.101 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.367      ;
; 1.101 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.367      ;
; 1.101 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.367      ;
; 1.102 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.368      ;
; 1.119 ; i2c_dri:u_i2c_dri|sda_dir                          ; i2c_dri:u_i2c_dri|sda_dir                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.071      ; 1.385      ;
; 1.124 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.070      ; 1.389      ;
+-------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -1.667 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.369      ; 2.528      ;
; -1.666 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.458      ; 2.616      ;
; -1.666 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.458      ; 2.616      ;
; -1.666 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.458      ; 2.616      ;
; -1.666 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.458      ; 2.616      ;
; -1.615 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.458      ; 2.565      ;
; -1.615 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.458      ; 2.565      ;
; -1.615 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.458      ; 2.565      ;
; -1.587 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.528      ;
; -1.587 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.528      ;
; -1.573 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.460      ; 2.525      ;
; -1.573 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.460      ; 2.525      ;
; -1.573 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.460      ; 2.525      ;
; -1.573 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.460      ; 2.525      ;
; -1.573 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.460      ; 2.525      ;
; -1.569 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.460      ; 2.521      ;
; -1.569 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.460      ; 2.521      ;
; -1.569 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.460      ; 2.521      ;
; -1.569 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.460      ; 2.521      ;
; -1.556 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.380      ; 2.428      ;
; -1.556 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.380      ; 2.428      ;
; -1.556 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.380      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -1.487 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.449      ; 2.428      ;
; -0.464 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.096      ; 3.472      ;
; -0.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.560      ;
; -0.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.560      ;
; -0.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.560      ;
; -0.463 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.560      ;
; -0.412 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.509      ;
; -0.412 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.509      ;
; -0.412 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.509      ;
; -0.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.472      ;
; -0.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.472      ;
; -0.370 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.469      ;
; -0.370 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.469      ;
; -0.370 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.469      ;
; -0.370 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.469      ;
; -0.370 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.469      ;
; -0.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.465      ;
; -0.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.465      ;
; -0.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.465      ;
; -0.366 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.465      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.455      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.455      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.455      ;
; -0.358 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.455      ;
; -0.355 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.096      ; 3.363      ;
; -0.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.107      ; 3.372      ;
; -0.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.107      ; 3.372      ;
; -0.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.107      ; 3.372      ;
; -0.320 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.417      ;
; -0.320 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.417      ;
; -0.320 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.417      ;
; -0.310 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.096      ; 3.318      ;
; -0.309 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.406      ;
; -0.309 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.406      ;
; -0.309 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.406      ;
; -0.309 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.406      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.372      ;
; -0.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.363      ;
; -0.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.374      ;
; -0.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.374      ;
; -0.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.363      ;
; -0.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.374      ;
; -0.275 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.374      ;
; -0.267 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.366      ;
; -0.267 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.366      ;
; -0.267 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.366      ;
; -0.267 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.366      ;
; -0.267 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.187      ; 3.366      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.355      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.355      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.185      ; 3.355      ;
; -0.230 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.318      ;
; -0.230 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.176      ; 3.318      ;
; -0.224 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 2.107      ; 3.243      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.089 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.022      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.159 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.092      ;
; 0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.585      ; 3.022      ;
; 0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.585      ; 3.022      ;
; 0.162 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.585      ; 3.022      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.140      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.140      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.140      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.140      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.140      ;
; 0.203 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.147      ;
; 0.203 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.147      ;
; 0.203 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.147      ;
; 0.203 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.147      ;
; 0.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.137      ;
; 0.204 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.137      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.225 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.158      ;
; 0.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.585      ; 3.092      ;
; 0.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.585      ; 3.092      ;
; 0.232 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.585      ; 3.092      ;
; 0.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.181      ;
; 0.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.181      ;
; 0.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.181      ;
; 0.237 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.181      ;
; 0.241 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.185      ;
; 0.241 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.185      ;
; 0.241 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.185      ;
; 0.241 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.185      ;
; 0.241 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.185      ;
; 0.247 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.189      ;
; 0.247 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.189      ;
; 0.247 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.189      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.188      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.188      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.224      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.224      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.224      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.225      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.225      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.225      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.225      ;
; 0.288 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 3.137      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.585      ; 3.158      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.585      ; 3.158      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.585      ; 3.158      ;
; 0.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.273      ;
; 0.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.273      ;
; 0.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.273      ;
; 0.331 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.273      ;
; 0.332 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.276      ;
; 0.332 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.276      ;
; 0.332 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.276      ;
; 0.332 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.276      ;
; 0.332 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.276      ;
; 0.339 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.283      ;
; 0.339 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.283      ;
; 0.339 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.283      ;
; 0.339 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.669      ; 3.283      ;
; 0.339 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.574      ; 3.188      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.273      ;
; 0.340 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.658      ; 3.273      ;
; 0.383 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.325      ;
; 0.383 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.325      ;
; 0.383 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.667      ; 3.325      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_href_d0                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_href_d1                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[10]                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[11]                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[12]                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                                     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[2]                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[3]                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[4]                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[5]                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[6]                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[7]                                                                                                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[1]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[0]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[10]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[11]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[1]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[2]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[3]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[4]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[5]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[6]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[7]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[8]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[9]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[1]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[2]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[3]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[4]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[5]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[6]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[7]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[8]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[0]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[10]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[11]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[12]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[1]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[2]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[3]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[4]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                                    ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|scl                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|st_done                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.223  ; 0.453        ; 0.230          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; 0.260  ; 0.444        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; 0.283  ; 0.499        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; 0.285  ; 0.501        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[0]  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                              ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                              ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[7]  ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                              ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                              ;
; 4.677 ; 4.893        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                      ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                      ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                    ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[1]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[2]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[3]  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6]                              ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[7]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[4]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[5]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[6]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[7]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[8]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                              ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                               ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ;
; 7.411 ; 7.627        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                ;
; 7.412 ; 7.628        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                ;
; 7.435 ; 7.665        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 7.435 ; 7.665        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 7.435 ; 7.665        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 7.435 ; 7.665        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 7.435 ; 7.665        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 7.435 ; 7.665        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 7.435 ; 7.665        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 7.435 ; 7.665        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 7.568 ; 7.752        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ;
; 7.568 ; 7.752        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ;
; 7.568 ; 7.752        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 2.845 ; 2.836 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 2.072 ; 2.061 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 1.908 ; 1.893 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.356 ; 2.340 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 2.251 ; 2.332 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 2.211 ; 2.224 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 2.845 ; 2.836 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.126 ; 2.162 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 2.045 ; 2.092 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 3.499 ; 3.339 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 1.457 ; 1.594 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; 5.068 ; 5.052 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.471 ; 4.516 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.596 ; 4.621 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.463 ; 4.487 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.068 ; 5.052 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.507 ; 4.618 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.543 ; 4.531 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.571 ; 4.672 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.812 ; 4.859 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.691 ; 4.724 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 3.711 ; 3.792 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 3.751 ; 3.813 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.312 ; 4.401 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.214 ; 4.254 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.322 ; 4.359 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.146 ; 4.154 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.331 ; 4.428 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 6.740 ; 7.495 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.368 ; -1.366 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.545 ; -1.524 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -1.368 ; -1.366 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -1.388 ; -1.385 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.705 ; -1.774 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -1.534 ; -1.628 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -2.275 ; -2.272 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -1.467 ; -1.440 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -1.418 ; -1.421 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -1.179 ; -1.208 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -1.033 ; -1.166 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; -3.020 ; -3.085 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -3.746 ; -3.781 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -3.869 ; -3.881 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.741 ; -3.753 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -4.337 ; -4.319 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.799 ; -3.903 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.817 ; -3.795 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -3.858 ; -3.956 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.091 ; -4.135 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -3.976 ; -4.005 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.020 ; -3.085 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.059 ; -3.106 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.612 ; -3.694 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.502 ; -3.529 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.622 ; -3.654 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.438 ; -3.433 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.630 ; -3.721 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -5.820 ; -6.530 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; i2c_dri:u_i2c_dri|dri_clk ; 6.688  ; 6.968  ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 7.145  ; 7.290  ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_addr[*]   ; sys_clk                   ; 6.550  ; 6.789  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                   ; 5.031  ; 5.292  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                   ; 5.097  ; 5.338  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                   ; 4.830  ; 5.018  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                   ; 4.969  ; 5.246  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                   ; 4.853  ; 5.055  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                   ; 5.501  ; 5.759  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                   ; 5.111  ; 5.339  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                   ; 5.311  ; 5.614  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                   ; 5.430  ; 5.724  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                   ; 4.933  ; 5.225  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                   ; 6.550  ; 6.789  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                   ; 5.042  ; 5.309  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                   ; 4.997  ; 5.255  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                   ; 5.299  ; 5.608  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                   ; 5.299  ; 5.608  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                   ; 4.949  ; 5.207  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                   ; 4.307  ; 4.509  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                   ; 3.985  ; 3.921  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                   ; 4.259  ; 4.470  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                   ; 5.769  ; 5.647  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 4.499  ; 4.320  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 4.505  ; 4.335  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 4.476  ; 4.308  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 4.433  ; 4.275  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 4.519  ; 4.349  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 5.769  ; 5.647  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 4.514  ; 4.342  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 4.512  ; 4.346  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 5.033  ; 4.831  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 4.455  ; 4.296  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 4.575  ; 4.402  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 4.940  ; 4.707  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 4.569  ; 4.404  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 4.608  ; 4.406  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 4.578  ; 4.390  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 4.586  ; 4.403  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                   ; 4.628  ; 4.841  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                   ; 4.615  ; 4.825  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                   ; 0.965  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                   ;        ; 0.836  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                   ; 6.932  ; 6.631  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                   ; 10.983 ; 10.510 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                   ; 10.479 ; 9.985  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                   ; 10.983 ; 10.510 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                   ; 10.404 ; 9.926  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                   ; 10.683 ; 10.106 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                   ; 10.632 ; 10.065 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                   ; 10.236 ; 9.781  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                   ; 10.098 ; 9.669  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                   ; 10.364 ; 9.855  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                   ; 10.556 ; 10.034 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                   ; 10.702 ; 10.112 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                   ; 10.417 ; 9.907  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                   ; 10.181 ; 9.601  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                   ; 9.866  ; 9.612  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                   ; 9.898  ; 9.646  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                   ; 9.866  ; 9.472  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                   ; 9.739  ; 9.357  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                   ; 6.354  ; 5.975  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_scl         ; i2c_dri:u_i2c_dri|dri_clk ; 6.407 ; 6.678 ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 6.845 ; 6.986 ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_addr[*]   ; sys_clk                   ; 4.286 ; 4.468 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                   ; 4.479 ; 4.732 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                   ; 4.542 ; 4.775 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                   ; 4.286 ; 4.468 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                   ; 4.420 ; 4.687 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                   ; 4.309 ; 4.505 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                   ; 4.933 ; 5.181 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                   ; 4.555 ; 4.775 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                   ; 4.749 ; 5.042 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                   ; 4.864 ; 5.148 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                   ; 4.387 ; 4.668 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                   ; 5.988 ; 6.215 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                   ; 4.491 ; 4.749 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                   ; 4.448 ; 4.697 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                   ; 4.398 ; 4.647 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                   ; 4.734 ; 5.031 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                   ; 4.398 ; 4.647 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                   ; 3.785 ; 3.980 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                   ; 3.477 ; 3.414 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                   ; 3.739 ; 3.943 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                   ; 3.902 ; 3.751 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 3.970 ; 3.797 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 3.973 ; 3.809 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 3.944 ; 3.783 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 3.902 ; 3.751 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 3.986 ; 3.822 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 5.237 ; 5.121 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 3.984 ; 3.818 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 3.980 ; 3.819 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 4.484 ; 4.289 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 3.925 ; 3.771 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 4.044 ; 3.877 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 4.394 ; 4.169 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 4.039 ; 3.878 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 4.075 ; 3.880 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 4.047 ; 3.865 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 4.054 ; 3.878 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                   ; 4.090 ; 4.295 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                   ; 4.077 ; 4.279 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                   ; 0.504 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                   ;       ; 0.380 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                   ; 4.690 ; 4.429 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                   ; 6.269 ; 5.781 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                   ; 6.980 ; 6.383 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                   ; 6.667 ; 6.155 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                   ; 6.908 ; 6.327 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                   ; 7.177 ; 6.499 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                   ; 7.128 ; 6.462 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                   ; 6.718 ; 6.159 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                   ; 6.613 ; 6.080 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                   ; 6.869 ; 6.259 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                   ; 6.987 ; 6.356 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                   ; 7.196 ; 6.506 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                   ; 6.921 ; 6.309 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                   ; 6.348 ; 5.803 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                   ; 6.391 ; 6.025 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                   ; 6.422 ; 6.057 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                   ; 6.363 ; 5.862 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                   ; 6.269 ; 5.781 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                   ; 4.609 ; 4.324 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                              ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 6.837 ; 6.744 ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_data[*]   ; sys_clk                   ; 4.455 ; 4.380 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 5.261 ; 5.168 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 5.230 ; 5.155 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 5.210 ; 5.135 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 5.272 ; 5.197 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 4.831 ; 4.756 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 6.162 ; 6.135 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 5.261 ; 5.168 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 5.272 ; 5.197 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 5.070 ; 4.971 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 4.455 ; 4.380 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 4.556 ; 4.457 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 4.883 ; 4.784 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 4.556 ; 4.457 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 4.556 ; 4.457 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 4.932 ; 4.833 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 4.932 ; 4.833 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                      ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 6.537 ; 6.444 ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_data[*]   ; sys_clk                   ; 3.955 ; 3.880 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 4.687 ; 4.594 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 4.699 ; 4.624 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 4.681 ; 4.606 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 4.740 ; 4.665 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 4.316 ; 4.241 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 5.645 ; 5.618 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 4.687 ; 4.594 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 4.740 ; 4.665 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 4.550 ; 4.451 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 3.955 ; 3.880 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 4.056 ; 3.957 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 4.371 ; 4.272 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 4.056 ; 3.957 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 4.056 ; 3.957 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 4.417 ; 4.318 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 4.417 ; 4.318 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                     ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 6.602     ; 6.695     ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_data[*]   ; sys_clk                   ; 4.239     ; 4.314     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 4.899     ; 4.992     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 4.916     ; 4.991     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 4.894     ; 4.969     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 4.933     ; 5.008     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 4.559     ; 4.634     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 5.915     ; 5.942     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 4.899     ; 4.992     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 4.933     ; 5.008     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 4.801     ; 4.900     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 4.239     ; 4.314     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 4.316     ; 4.415     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 4.597     ; 4.696     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 4.316     ; 4.415     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 4.316     ; 4.415     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 4.636     ; 4.735     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 4.636     ; 4.735     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                             ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 6.307     ; 6.400     ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_data[*]   ; sys_clk                   ; 3.745     ; 3.820     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 4.336     ; 4.429     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 4.395     ; 4.470     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 4.374     ; 4.449     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 4.411     ; 4.486     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 4.052     ; 4.127     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 5.407     ; 5.434     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 4.336     ; 4.429     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 4.411     ; 4.486     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 4.288     ; 4.387     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 3.745     ; 3.820     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 3.822     ; 3.921     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 4.092     ; 4.191     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 3.822     ; 3.921     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 3.822     ; 3.921     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 4.129     ; 4.228     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 4.129     ; 4.228     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -1.291 ; -66.319       ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -1.099 ; -3.258        ;
; i2c_dri:u_i2c_dri|dri_clk                             ; -1.066 ; -42.082       ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.446 ; -1.115        ;
+-------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -0.649 ; -1.231        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.051 ; -0.051        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.146  ; 0.000         ;
; i2c_dri:u_i2c_dri|dri_clk                             ; 0.160  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; cam_pclk ; -0.710 ; -22.737           ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+--------+------------------+
; Clock    ; Slack  ; End Point TNS    ;
+----------+--------+------------------+
; cam_pclk ; -0.128 ; -3.163           ;
+----------+--------+------------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; cam_pclk                                              ; -3.000 ; -161.283      ;
; i2c_dri:u_i2c_dri|dri_clk                             ; -1.000 ; -69.000       ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.734  ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.427  ; 0.000         ;
; sys_clk                                               ; 9.594  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                         ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.291 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.108     ; 2.190      ;
; -1.242 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.118      ;
; -1.227 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.108     ; 2.126      ;
; -1.223 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.108     ; 2.122      ;
; -1.214 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.028      ; 2.249      ;
; -1.178 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.054      ;
; -1.174 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 2.050      ;
; -1.159 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.108     ; 2.058      ;
; -1.155 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.108     ; 2.054      ;
; -1.139 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.035     ; 2.111      ;
; -1.110 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 1.986      ;
; -1.106 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 1.982      ;
; -1.091 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.108     ; 1.990      ;
; -1.087 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.108     ; 1.986      ;
; -1.075 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.035     ; 2.047      ;
; -1.071 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.035     ; 2.043      ;
; -1.051 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.057      ; 2.115      ;
; -1.042 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 1.918      ;
; -1.041 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 1.917      ;
; -1.038 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 1.914      ;
; -1.038 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.051      ; 2.096      ;
; -1.031 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.001      ; 2.039      ;
; -1.018 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 1.894      ;
; -1.012 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.908      ;
; -1.011 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.995      ;
; -1.007 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.035     ; 1.979      ;
; -1.003 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.035     ; 1.975      ;
; -0.998 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.894      ;
; -0.990 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[4]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.028      ; 2.025      ;
; -0.987 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.057      ; 2.051      ;
; -0.984 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.118      ; 2.109      ;
; -0.984 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.001      ; 1.992      ;
; -0.984 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.001      ; 1.992      ;
; -0.983 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.057      ; 2.047      ;
; -0.983 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.879      ;
; -0.980 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.118      ; 2.105      ;
; -0.973 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 1.849      ;
; -0.963 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.012     ; 1.958      ;
; -0.954 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.137     ; 1.824      ;
; -0.950 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 1.826      ;
; -0.944 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.840      ;
; -0.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.928      ;
; -0.939 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.035     ; 1.911      ;
; -0.937 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.015      ; 1.959      ;
; -0.935 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[8]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.035     ; 1.907      ;
; -0.934 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.830      ;
; -0.933 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.037     ; 1.903      ;
; -0.933 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.015      ; 1.955      ;
; -0.930 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.826      ;
; -0.924 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.820      ;
; -0.923 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.012     ; 1.918      ;
; -0.921 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.905      ;
; -0.919 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[9]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.057      ; 1.983      ;
; -0.919 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.012     ; 1.914      ;
; -0.915 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[8]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.057      ; 1.979      ;
; -0.915 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.811      ;
; -0.914 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.118      ; 2.039      ;
; -0.910 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                ; rgb2ycbcr:u_rgb2ycbcr|img_y0[12]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.118      ; 2.035      ;
; -0.910 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[8]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.015      ; 1.932      ;
; -0.906 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[8]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.015      ; 1.928      ;
; -0.905 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 1.781      ;
; -0.903 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[4]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.118      ; 2.028      ;
; -0.899 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[4]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.118      ; 2.024      ;
; -0.899 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[2]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.883      ;
; -0.899 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.012     ; 1.894      ;
; -0.895 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[2]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.879      ;
; -0.895 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.012     ; 1.890      ;
; -0.894 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[2]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.878      ;
; -0.892 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.788      ;
; -0.890 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[2]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.874      ;
; -0.888 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.872      ;
; -0.887 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.137     ; 1.757      ;
; -0.885 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.060     ; 1.832      ;
; -0.883 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.060     ; 1.830      ;
; -0.882 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.131     ; 1.758      ;
; -0.881 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.051     ; 1.837      ;
; -0.879 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.036     ; 1.850      ;
; -0.879 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.036     ; 1.850      ;
; -0.876 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.772      ;
; -0.867 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.015      ; 1.889      ;
; -0.867 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[7]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.015      ; 1.889      ;
; -0.866 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.762      ;
; -0.864 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                           ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.137     ; 1.734      ;
; -0.864 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.060     ; 1.811      ;
; -0.863 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[12]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.015      ; 1.885      ;
; -0.863 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[7]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.015      ; 1.885      ;
; -0.862 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[7]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.035     ; 1.834      ;
; -0.862 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.758      ;
; -0.861 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[3]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.845      ;
; -0.860 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.756      ;
; -0.857 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[3]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.841      ;
; -0.856 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.111     ; 1.752      ;
; -0.855 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[6]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.118      ; 1.980      ;
; -0.854 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.838      ;
; -0.854 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                             ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[12]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.012     ; 1.849      ;
; -0.851 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[7]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.057      ; 1.915      ;
; -0.851 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[6]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.118      ; 1.976      ;
; -0.850 ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.834      ;
; -0.849 ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 1.000        ; -0.023     ; 1.833      ;
; -0.847 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[6]                                                                                                                                  ; cam_pclk     ; cam_pclk    ; 1.000        ; 0.057      ; 1.911      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.099 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 1.021      ;
; -1.087 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.981     ; 1.033      ;
; -1.076 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 0.998      ;
; -1.045 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 0.967      ;
; -1.025 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.981     ; 0.971      ;
; -1.024 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.981     ; 0.970      ;
; -1.019 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.981     ; 0.965      ;
; -1.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 0.935      ;
; -1.010 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 0.932      ;
; -0.989 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.981     ; 0.935      ;
; -0.938 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.005     ; 0.860      ;
; -0.566 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 1.242      ;
; -0.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 1.182      ;
; -0.464 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 1.140      ;
; -0.348 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 1.024      ;
; -0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.944      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.922      ;
; -0.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.898      ;
; -0.110 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.786      ;
; -0.099 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.775      ;
; -0.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.707      ;
; -0.026 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.702      ;
; 6.962  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.983      ;
; 6.969  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.976      ;
; 6.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.977      ;
; 6.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.977      ;
; 6.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.977      ;
; 6.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.977      ;
; 6.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.977      ;
; 6.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.977      ;
; 6.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.977      ;
; 6.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.977      ;
; 6.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.977      ;
; 6.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.977      ;
; 6.985  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.960      ;
; 7.025  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.930      ;
; 7.025  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.930      ;
; 7.025  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.930      ;
; 7.025  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.930      ;
; 7.025  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.930      ;
; 7.025  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.930      ;
; 7.025  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.930      ;
; 7.025  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.930      ;
; 7.025  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.930      ;
; 7.025  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.930      ;
; 7.031  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.920      ;
; 7.031  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.920      ;
; 7.031  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.920      ;
; 7.031  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.920      ;
; 7.031  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.920      ;
; 7.031  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.920      ;
; 7.031  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.920      ;
; 7.031  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.920      ;
; 7.031  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.920      ;
; 7.031  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.920      ;
; 7.033  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.913      ;
; 7.040  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.906      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.905      ;
; 7.056  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 2.890      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.069  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.885      ;
; 7.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.884      ;
; 7.078  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 2.876      ;
; 7.095  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.042     ; 2.850      ;
; 7.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.855      ;
; 7.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.855      ;
; 7.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.855      ;
; 7.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.855      ;
; 7.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.855      ;
; 7.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.855      ;
; 7.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.855      ;
; 7.096  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                   ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.855      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                            ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -1.066 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[9]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.222     ; 1.831      ;
; -1.061 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[11]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.222     ; 1.826      ;
; -1.059 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[14]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.222     ; 1.824      ;
; -1.053 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[10]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.222     ; 1.818      ;
; -1.049 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[0]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.222     ; 1.814      ;
; -1.047 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[3]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.222     ; 1.812      ;
; -1.041 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[13]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.222     ; 1.806      ;
; -1.037 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[12]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.222     ; 1.802      ;
; -1.035 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[15]                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.222     ; 1.800      ;
; -0.926 ; i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.060     ; 1.853      ;
; -0.925 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.176      ; 2.088      ;
; -0.891 ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.840      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.862 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.811      ;
; -0.857 ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.176      ; 2.020      ;
; -0.832 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[8]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.222     ; 1.597      ;
; -0.823 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[5]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.014      ; 1.824      ;
; -0.819 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.768      ;
; -0.786 ; i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.060     ; 1.713      ;
; -0.784 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[7]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.014      ; 1.785      ;
; -0.780 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[2]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.014      ; 1.781      ;
; -0.777 ; i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.060     ; 1.704      ;
; -0.768 ; i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.060     ; 1.695      ;
; -0.766 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[3]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.014      ; 1.767      ;
; -0.764 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[6]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.014      ; 1.765      ;
; -0.764 ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.049     ; 1.702      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.758 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.707      ;
; -0.754 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[1]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.014      ; 1.755      ;
; -0.753 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[4]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.014      ; 1.754      ;
; -0.749 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|data_wr_t[0]                     ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.014      ; 1.750      ;
; -0.748 ; i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.060     ; 1.675      ;
; -0.738 ; i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.176      ; 1.901      ;
; -0.729 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.678      ;
; -0.719 ; i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.060     ; 1.646      ;
; -0.715 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.664      ;
; -0.711 ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.176      ; 1.874      ;
; -0.687 ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.636      ;
; -0.684 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[1]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.014      ; 1.685      ;
; -0.684 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[5]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.014      ; 1.685      ;
; -0.682 ; i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.060     ; 1.609      ;
; -0.681 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[7]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.014      ; 1.682      ;
; -0.679 ; i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.060     ; 1.606      ;
; -0.671 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|addr_t[2]                        ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.014      ; 1.672      ;
; -0.665 ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; i2c_dri:u_i2c_dri|scl                              ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.614      ;
; -0.665 ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.176      ; 1.828      ;
; -0.664 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.613      ;
; -0.664 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.613      ;
; -0.664 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.613      ;
; -0.664 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.613      ;
; -0.664 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.613      ;
; -0.664 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.613      ;
; -0.664 ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.613      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.656 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.038     ; 1.605      ;
; -0.638 ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.176      ; 1.801      ;
; -0.634 ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; i2c_dri:u_i2c_dri|sda_out                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; 0.176      ; 1.797      ;
; -0.633 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.581      ;
; -0.633 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.581      ;
; -0.633 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.581      ;
; -0.633 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.581      ;
; -0.633 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.581      ;
; -0.633 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.581      ;
; -0.633 ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 1.000        ; -0.039     ; 1.581      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.446 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                      ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                          ; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.008        ; -0.137     ; 0.359      ;
; -0.441 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                      ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                          ; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.004        ; -0.137     ; 0.350      ;
; -0.423 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 1.095      ;
; -0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 1.074      ;
; -0.381 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 1.053      ;
; -0.337 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 1.009      ;
; -0.334 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 1.006      ;
; -0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 0.935      ;
; -0.246 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 0.918      ;
; -0.200 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 0.872      ;
; -0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 0.847      ;
; -0.125 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 0.797      ;
; -0.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 0.737      ;
; 11.637 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.699      ;
; 11.638 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.698      ;
; 11.643 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.693      ;
; 11.713 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.623      ;
; 11.714 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.622      ;
; 11.719 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.617      ;
; 11.814 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.522      ;
; 11.817 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.519      ;
; 11.890 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.446      ;
; 11.893 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.443      ;
; 11.918 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.421      ;
; 11.919 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.420      ;
; 11.923 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.416      ;
; 11.924 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.415      ;
; 11.924 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.415      ;
; 11.929 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.410      ;
; 11.962 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.374      ;
; 11.963 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.373      ;
; 11.967 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.369      ;
; 11.968 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.368      ;
; 11.968 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.368      ;
; 11.973 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.363      ;
; 11.976 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.363      ;
; 11.977 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.362      ;
; 11.982 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.357      ;
; 11.985 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.354      ;
; 11.986 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.353      ;
; 11.991 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.348      ;
; 12.053 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.283      ;
; 12.054 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.282      ;
; 12.057 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.282      ;
; 12.058 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.281      ;
; 12.059 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.277      ;
; 12.063 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.276      ;
; 12.080 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.042     ; 3.249      ;
; 12.095 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.244      ;
; 12.098 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.241      ;
; 12.100 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.239      ;
; 12.103 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.236      ;
; 12.116 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.220      ;
; 12.117 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.219      ;
; 12.122 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.214      ;
; 12.130 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.209      ;
; 12.131 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.208      ;
; 12.136 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.203      ;
; 12.139 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.197      ;
; 12.142 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.194      ;
; 12.144 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.192      ;
; 12.147 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.189      ;
; 12.153 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.186      ;
; 12.156 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.042     ; 3.173      ;
; 12.156 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.183      ;
; 12.158 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.042     ; 3.171      ;
; 12.162 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.177      ;
; 12.165 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.174      ;
; 12.187 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.152      ;
; 12.188 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.148      ;
; 12.188 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.151      ;
; 12.189 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.147      ;
; 12.191 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.148      ;
; 12.192 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.147      ;
; 12.193 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.146      ;
; 12.194 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.142      ;
; 12.196 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.140      ;
; 12.197 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.139      ;
; 12.197 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.142      ;
; 12.202 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.134      ;
; 12.230 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.106      ;
; 12.233 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.103      ;
; 12.234 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.105      ;
; 12.234 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.042     ; 3.095      ;
; 12.237 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.032     ; 3.102      ;
; 12.281 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.111      ; 3.169      ;
; 12.281 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.111      ; 3.169      ;
; 12.281 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.111      ; 3.169      ;
; 12.281 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.111      ; 3.169      ;
; 12.281 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.111      ; 3.169      ;
; 12.281 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.111      ; 3.169      ;
; 12.281 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.111      ; 3.169      ;
; 12.281 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.111      ; 3.169      ;
; 12.281 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; 0.111      ; 3.169      ;
; 12.286 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.042     ; 3.043      ;
; 12.291 ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.045      ;
; 12.292 ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.044      ;
; 12.293 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.043      ;
; 12.296 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.040      ;
; 12.297 ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.039      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.649 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 0.713      ;
; -0.601 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 0.761      ;
; -0.591 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 0.771      ;
; -0.582 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 0.780      ;
; -0.471 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 0.891      ;
; -0.399 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 0.963      ;
; -0.365 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.199      ; 0.998      ;
; -0.359 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 1.003      ;
; -0.355 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.198      ; 1.007      ;
; -0.345 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.199      ; 1.018      ;
; -0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.199      ; 1.068      ;
; 0.167  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.160      ; 0.411      ;
; 0.195  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.193      ; 0.492      ;
; 0.200  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.327      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.203  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.196      ; 0.503      ;
; 0.206  ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.314      ;
; 0.206  ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[1]                                                                                                                                 ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                                              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.314      ;
; 0.206  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.193      ; 0.503      ;
; 0.208  ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.314      ;
; 0.215  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.307      ; 0.626      ;
; 0.216  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.307      ; 0.627      ;
; 0.224  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.333      ;
; 0.225  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.334      ;
; 0.225  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.304      ; 0.633      ;
; 0.230  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.307      ; 0.641      ;
; 0.233  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.304      ; 0.641      ;
; 0.236  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.307      ; 0.647      ;
; 0.260  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.066      ; 0.410      ;
; 0.263  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[5]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.248      ; 0.615      ;
; 0.264  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.372      ;
; 0.273  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.400      ;
; 0.273  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.381      ;
; 0.277  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.051      ; 0.412      ;
; 0.280  ; cmos_capture_data:u_cmos_capture_data|cam_href_d0                                                                                                                       ; cmos_capture_data:u_cmos_capture_data|cam_href_d1                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.389      ;
; 0.281  ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                                              ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                                                           ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.389      ;
; 0.282  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.409      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.395      ;
; 0.288  ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.397      ;
; 0.290  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.398      ;
; 0.290  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.012      ; 0.386      ;
; 0.296  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                    ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.144      ; 0.524      ;
; 0.299  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.002      ; 0.385      ;
; 0.302  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.429      ;
; 0.309  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.002      ; 0.395      ;
; 0.312  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                    ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.144      ; 0.540      ;
; 0.318  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.161      ; 0.563      ;
; 0.319  ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.428      ;
; 0.324  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.304      ; 0.732      ;
; 0.332  ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.092      ; 0.508      ;
; 0.332  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.307      ; 0.743      ;
; 0.339  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.447      ;
; 0.347  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.013      ; 0.444      ;
; 0.349  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.307      ; 0.760      ;
; 0.351  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.307      ; 0.762      ;
; 0.354  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.196      ; 0.654      ;
; 0.361  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.488      ;
; 0.366  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.304      ; 0.774      ;
; 0.368  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.013      ; 0.465      ;
; 0.370  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.477      ;
; 0.392  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.024      ; 0.500      ;
; 0.393  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.499      ;
; 0.400  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.304      ; 0.808      ;
; 0.410  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.519      ;
; 0.411  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                    ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[6]                                                                                                                                                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.144      ; 0.639      ;
; 0.412  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.521      ;
; 0.416  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.035      ; 0.535      ;
; 0.426  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.304      ; 0.834      ;
; 0.428  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.035      ; 0.547      ;
; 0.430  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.539      ;
; 0.430  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[5]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.245      ; 0.779      ;
; 0.447  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.304      ; 0.855      ;
; 0.450  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.012      ; 0.546      ;
; 0.452  ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.067      ; 0.603      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.580      ;
; 0.453  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.043      ; 0.580      ;
; 0.454  ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                    ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                                   ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.144      ; 0.682      ;
; 0.458  ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.025      ; 0.567      ;
; 0.460  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[2]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.217      ; 0.781      ;
; 0.461  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[7]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.217      ; 0.782      ;
; 0.462  ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.069      ; 0.615      ;
; 0.463  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[7]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.220      ; 0.787      ;
; 0.465  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.023      ; 0.572      ;
; 0.472  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                        ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.022      ; 0.578      ;
; 0.473  ; rgb2ycbcr:u_rgb2ycbcr|img_y1[4]                                                                                                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk                                              ; cam_pclk    ; 0.000        ; 0.217      ; 0.794      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.051 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                              ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 0.307      ;
; -0.040 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                              ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.004       ; 0.069      ; 0.314      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.202  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.487      ;
; 0.204  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.489      ;
; 0.205  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.490      ;
; 0.206  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.211  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.496      ;
; 0.222  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.507      ;
; 0.227  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.347      ;
; 0.253  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.373      ;
; 0.270  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
; 0.282  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.402      ;
; 0.287  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.407      ;
; 0.292  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.412      ;
; 0.294  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.296  ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297  ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298  ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298  ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299  ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.305  ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307  ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.429      ;
; 0.308  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311  ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312  ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.435      ;
; 0.317  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.319  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.439      ;
; 0.327  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.447      ;
; 0.328  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.448      ;
; 0.329  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.449      ;
; 0.330  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.450      ;
; 0.331  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.451      ;
; 0.333  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.618      ;
; 0.335  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.188      ; 0.627      ;
; 0.354  ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.475      ;
; 0.362  ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.483      ;
; 0.364  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.188      ; 0.656      ;
; 0.364  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.484      ;
; 0.368  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.487      ;
; 0.368  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.654      ;
; 0.373  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.182      ; 0.659      ;
; 0.378  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.188      ; 0.670      ;
; 0.392  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.512      ;
; 0.398  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.087      ; 0.581      ;
; 0.399  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.519      ;
; 0.413  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.534      ;
; 0.421  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.542      ;
; 0.422  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.542      ;
; 0.425  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.181      ; 0.710      ;
; 0.427  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.548      ;
; 0.441  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.561      ;
; 0.441  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.561      ;
; 0.445  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.087      ; 0.628      ;
; 0.445  ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446  ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.567      ;
; 0.448  ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.569      ;
; 0.449  ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.570      ;
; 0.449  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.569      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455  ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456  ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457  ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.146 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[8]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.150 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.152 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sw_bank_en                                                                                                                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.210 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.500      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.337      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.502      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.340      ;
; 0.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.505      ;
; 0.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.226 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.346      ;
; 0.229 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.513      ;
; 0.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.515      ;
; 0.237 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.521      ;
; 0.253 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.380      ;
; 0.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.388      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.585      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.392      ;
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.008        ; 0.083      ; 0.460      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[23]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.608      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.286 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.291 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.618      ;
; 0.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.626      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                                                                                              ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.160 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.223      ; 0.487      ;
; 0.164 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.223      ; 0.491      ;
; 0.167 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.223      ; 0.494      ;
; 0.184 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done          ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.307      ;
; 0.252 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.223      ; 0.579      ;
; 0.265 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.223      ; 0.592      ;
; 0.267 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.389      ;
; 0.268 ; i2c_dri:u_i2c_dri|cur_state.st_addr8               ; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.390      ;
; 0.269 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.223      ; 0.596      ;
; 0.275 ; i2c_dri:u_i2c_dri|cnt[6]                           ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.398      ;
; 0.276 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.223      ; 0.603      ;
; 0.298 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.421      ;
; 0.303 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.427      ;
; 0.307 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.429      ;
; 0.308 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.430      ;
; 0.308 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.432      ;
; 0.313 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.435      ;
; 0.316 ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.439      ;
; 0.318 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.440      ;
; 0.331 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[0]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.454      ;
; 0.333 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.456      ;
; 0.335 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.458      ;
; 0.339 ; i2c_dri:u_i2c_dri|cur_state.st_sladdr              ; i2c_dri:u_i2c_dri|sda_out                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.263      ; 0.686      ;
; 0.339 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.462      ;
; 0.350 ; i2c_dri:u_i2c_dri|cur_state.st_addr16              ; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.472      ;
; 0.379 ; i2c_dri:u_i2c_dri|cnt[1]                           ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.502      ;
; 0.386 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.508      ;
; 0.417 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.047      ; 0.548      ;
; 0.420 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.223      ; 0.747      ;
; 0.435 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.035      ; 0.554      ;
; 0.448 ; i2c_dri:u_i2c_dri|cur_state.st_idle                ; i2c_dri:u_i2c_dri|sda_out                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.261      ; 0.793      ;
; 0.452 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; i2c_dri:u_i2c_dri|cur_state.st_stop                ; i2c_dri:u_i2c_dri|sda_out                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.263      ; 0.801      ;
; 0.456 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; i2c_dri:u_i2c_dri|i2c_done                         ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.579      ;
; 0.457 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.579      ;
; 0.457 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.579      ;
; 0.458 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.580      ;
; 0.462 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.585      ;
; 0.463 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.585      ;
; 0.465 ; i2c_dri:u_i2c_dri|cnt[5]                           ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.588      ;
; 0.465 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.465 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.589      ;
; 0.467 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.589      ;
; 0.468 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.590      ;
; 0.469 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.591      ;
; 0.470 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.592      ;
; 0.470 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.592      ;
; 0.471 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.593      ;
; 0.473 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]    ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.595      ;
; 0.478 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.601      ;
; 0.481 ; i2c_dri:u_i2c_dri|cnt[0]                           ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.604      ;
; 0.482 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]  ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.605      ;
; 0.488 ; i2c_dri:u_i2c_dri|cnt[3]                           ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.611      ;
; 0.490 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.612      ;
; 0.490 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.612      ;
; 0.490 ; i2c_dri:u_i2c_dri|st_done                          ; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.612      ;
; 0.491 ; i2c_dri:u_i2c_dri|cur_state.st_data_wr             ; i2c_dri:u_i2c_dri|st_done                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.038      ; 0.613      ;
; 0.491 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.614      ;
; 0.493 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.616      ;
; 0.494 ; i2c_dri:u_i2c_dri|cnt[2]                           ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.617      ;
; 0.495 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.076      ; 0.655      ;
; 0.495 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.076      ; 0.655      ;
; 0.496 ; i2c_dri:u_i2c_dri|cnt[4]                           ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.619      ;
; 0.497 ; i2c_dri:u_i2c_dri|sda_dir                          ; i2c_dri:u_i2c_dri|sda_dir                                                                                            ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.039      ; 0.620      ;
; 0.497 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.076      ; 0.657      ;
; 0.498 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0             ; i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ; i2c_dri:u_i2c_dri|dri_clk ; i2c_dri:u_i2c_dri|dri_clk ; 0.000        ; 0.076      ; 0.658      ;
+-------+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.710 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.032      ; 1.219      ;
; -0.710 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.032      ; 1.219      ;
; -0.710 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.032      ; 1.219      ;
; -0.710 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.032      ; 1.219      ;
; -0.692 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; -0.010     ; 1.159      ;
; -0.681 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.038      ; 1.196      ;
; -0.681 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.038      ; 1.196      ;
; -0.681 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.038      ; 1.196      ;
; -0.676 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.017      ; 1.170      ;
; -0.676 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.017      ; 1.170      ;
; -0.676 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.017      ; 1.170      ;
; -0.676 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.017      ; 1.170      ;
; -0.648 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.034      ; 1.159      ;
; -0.648 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.034      ; 1.159      ;
; -0.640 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; -0.008     ; 1.109      ;
; -0.640 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; -0.008     ; 1.109      ;
; -0.640 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; -0.008     ; 1.109      ;
; -0.639 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.039      ; 1.155      ;
; -0.639 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.039      ; 1.155      ;
; -0.639 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.039      ; 1.155      ;
; -0.639 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.039      ; 1.155      ;
; -0.639 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.039      ; 1.155      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; -0.619 ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk    ; 0.500        ; 0.013      ; 1.109      ;
; 0.332  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.111      ; 1.676      ;
; 0.332  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.111      ; 1.676      ;
; 0.332  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.111      ; 1.676      ;
; 0.332  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.111      ; 1.676      ;
; 0.335  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.069      ; 1.631      ;
; 0.352  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.096      ; 1.641      ;
; 0.352  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.096      ; 1.641      ;
; 0.352  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.096      ; 1.641      ;
; 0.352  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.096      ; 1.641      ;
; 0.354  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.117      ; 1.660      ;
; 0.354  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.117      ; 1.660      ;
; 0.354  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.117      ; 1.660      ;
; 0.379  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.113      ; 1.631      ;
; 0.379  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.113      ; 1.631      ;
; 0.387  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.071      ; 1.581      ;
; 0.387  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.071      ; 1.581      ;
; 0.387  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.071      ; 1.581      ;
; 0.388  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.118      ; 1.627      ;
; 0.388  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.118      ; 1.627      ;
; 0.388  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.118      ; 1.627      ;
; 0.388  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.118      ; 1.627      ;
; 0.388  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.118      ; 1.627      ;
; 0.399  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.111      ; 1.609      ;
; 0.399  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.111      ; 1.609      ;
; 0.399  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.111      ; 1.609      ;
; 0.399  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.111      ; 1.609      ;
; 0.402  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.069      ; 1.564      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.408  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.092      ; 1.581      ;
; 0.419  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.096      ; 1.574      ;
; 0.419  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.096      ; 1.574      ;
; 0.419  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.096      ; 1.574      ;
; 0.419  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.096      ; 1.574      ;
; 0.421  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.117      ; 1.593      ;
; 0.421  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.117      ; 1.593      ;
; 0.421  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.117      ; 1.593      ;
; 0.429  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.111      ; 1.579      ;
; 0.429  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.111      ; 1.579      ;
; 0.429  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.111      ; 1.579      ;
; 0.429  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.111      ; 1.579      ;
; 0.432  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.069      ; 1.534      ;
; 0.446  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.113      ; 1.564      ;
; 0.446  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.113      ; 1.564      ;
; 0.449  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.096      ; 1.544      ;
; 0.449  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.096      ; 1.544      ;
; 0.449  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.096      ; 1.544      ;
; 0.449  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.096      ; 1.544      ;
; 0.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.117      ; 1.563      ;
; 0.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.117      ; 1.563      ;
; 0.451  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.117      ; 1.563      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.071      ; 1.514      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.071      ; 1.514      ;
; 0.454  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.071      ; 1.514      ;
; 0.455  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 1.000        ; 1.118      ; 1.560      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.128 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.384      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.111 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.401      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.384      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.384      ;
; -0.105 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.384      ;
; -0.099 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.440      ;
; -0.099 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.440      ;
; -0.099 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.440      ;
; -0.099 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.440      ;
; -0.099 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.440      ;
; -0.088 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.401      ;
; -0.088 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.401      ;
; -0.088 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.401      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 1.448      ;
; -0.085 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 1.448      ;
; -0.082 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.457      ;
; -0.082 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.457      ;
; -0.082 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.457      ;
; -0.082 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.457      ;
; -0.082 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.457      ;
; -0.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 1.465      ;
; -0.068 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 1.465      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d0     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_href_d1     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.060 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.348      ; 1.452      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 1.459      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 1.459      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 1.459      ;
; -0.056 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 1.459      ;
; -0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.373      ; 1.485      ;
; -0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.373      ; 1.485      ;
; -0.052 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.373      ; 1.485      ;
; -0.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.448      ;
; -0.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 1.476      ;
; -0.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 1.476      ;
; -0.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 1.476      ;
; -0.039 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 1.476      ;
; -0.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.452      ;
; -0.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.452      ;
; -0.037 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.325      ; 1.452      ;
; -0.035 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.373      ; 1.502      ;
; -0.035 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.373      ; 1.502      ;
; -0.035 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.373      ; 1.502      ;
; -0.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.508      ;
; -0.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.508      ;
; -0.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.508      ;
; -0.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.508      ;
; -0.031 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.375      ; 1.508      ;
; -0.025 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 1.507      ;
; -0.025 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 1.507      ;
; -0.025 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 1.507      ;
; -0.025 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 1.507      ;
; -0.022 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.323      ; 1.465      ;
; -0.017 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 1.516      ;
; -0.017 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.369      ; 1.516      ;
; -0.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 1.524      ;
; -0.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 1.524      ;
; -0.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 1.524      ;
; -0.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.368      ; 1.524      ;
; 0.012  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 1.527      ;
; 0.012  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 1.527      ;
; 0.012  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 1.527      ;
; 0.012  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.351      ; 1.527      ;
; 0.016  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.373      ; 1.553      ;
; 0.016  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.373      ; 1.553      ;
; 0.016  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.373      ; 1.553      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; cam_pclk ; Rise       ; cam_pclk                                                                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_href_d0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_href_d1                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[10]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[11]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[12]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[13]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[14]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y0[15]                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[2]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[3]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[4]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[5]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[6]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|img_y1[7]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[0]                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[1]                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_de_d[2]                                                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[0]                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[1]                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|pre_frame_hsync_d[2]                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[0]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[10]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[11]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[12]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[1]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[2]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[3]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[4]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[5]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[6]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[7]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[8]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_b_m0[9]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[10]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[11]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[12]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[13]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[14]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[15]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[1]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[2]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[3]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[4]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[5]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[6]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[7]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[8]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_g_m0[9]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[0]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[10]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[11]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[12]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[13]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[14]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[1]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[2]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[3]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[4]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[5]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[6]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[7]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[8]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; rgb2ycbcr:u_rgb2ycbcr|rgb_r_m0[9]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ;
+--------+--------------+----------------+------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'i2c_dri:u_i2c_dri|dri_clk'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[0]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[10]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[11]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[12]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[13]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[14]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[15]                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[3]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[8]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[9]                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_addr8                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_data_wr                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|scl                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|st_done                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_exec                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[0]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[1]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[2]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[3]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[4]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[5]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[6]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_reg_cnt[7]                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[0]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[10]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[11]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[12]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[13]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[14]                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[1]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[2]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[3]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[4]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[5]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[6]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[7]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[8]                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|start_init_cnt[9]                                                                    ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[1]                                                                                          ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[2]                                                                                          ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[4]                                                                                          ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[5]                                                                                          ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[6]                                                                                          ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|addr_t[7]                                                                                          ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[0]                                                                                       ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                       ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[2]                                                                                       ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[3]                                                                                       ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[4]                                                                                       ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[5]                                                                                       ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                       ;
; 0.200  ; 0.416        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                       ;
; 0.204  ; 0.420        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_out                                                                                            ;
; 0.208  ; 0.424        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0~0                                                                               ;
; 0.216  ; 0.446        ; 0.230          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_5691:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[0]                                                                                             ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[1]                                                                                             ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[2]                                                                                             ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[3]                                                                                             ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[4]                                                                                             ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[5]                                                                                             ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cnt[6]                                                                                             ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_idle                                                                                  ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_sladdr                                                                                ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|cur_state.st_stop                                                                                  ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|i2c_done                                                                                           ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|scl                                                                                                ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_dri:u_i2c_dri|sda_dir                                                                                            ;
; 0.226  ; 0.442        ; 0.216          ; High Pulse Width ; i2c_dri:u_i2c_dri|dri_clk ; Fall       ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|init_done                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg        ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                            ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0  ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                              ;
; 4.774 ; 4.958        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[7]  ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                              ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                              ;
; 4.775 ; 4.959        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                                      ;
; 4.781 ; 4.965        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[0]  ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                         ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                                          ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_out_en                                                                                        ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r1                                                                                                                     ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                 ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                                           ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                                           ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[10]                                                                                    ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 7.427 ; 7.657        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                               ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ;
; 7.491 ; 7.721        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.491 ; 7.721        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                               ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 1.544 ; 2.223 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 1.175 ; 1.788 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 1.106 ; 1.711 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 1.327 ; 1.929 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 1.272 ; 1.933 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 1.251 ; 1.905 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 1.544 ; 2.223 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 1.216 ; 1.815 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 1.213 ; 1.806 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 1.781 ; 2.405 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 0.940 ; 1.508 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; 2.672 ; 3.303 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.433 ; 3.068 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.485 ; 3.109 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.404 ; 3.025 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.672 ; 3.303 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.440 ; 3.059 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.444 ; 3.059 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.463 ; 3.089 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.550 ; 3.183 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.522 ; 3.125 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.072 ; 2.630 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.087 ; 2.647 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.338 ; 2.925 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.311 ; 2.915 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.326 ; 2.908 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.252 ; 2.839 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.375 ; 2.957 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 3.753 ; 3.875 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.863 ; -1.441 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -0.925 ; -1.503 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -0.863 ; -1.441 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -0.904 ; -1.484 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.022 ; -1.645 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -0.959 ; -1.583 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -1.239 ; -1.907 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -0.925 ; -1.514 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -0.922 ; -1.510 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -0.778 ; -1.341 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -0.737 ; -1.297 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; -1.714 ; -2.260 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.062 ; -2.679 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.110 ; -2.719 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.031 ; -2.638 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.294 ; -2.916 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -2.071 ; -2.682 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -2.070 ; -2.671 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.095 ; -2.711 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.178 ; -2.801 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.150 ; -2.746 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.714 ; -2.260 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.729 ; -2.277 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.974 ; -2.554 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.943 ; -2.533 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.963 ; -2.539 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.888 ; -2.461 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -2.010 ; -2.585 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -3.272 ; -3.398 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; i2c_dri:u_i2c_dri|dri_clk ; 3.672  ; 3.584  ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 3.918  ; 3.792  ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_addr[*]   ; sys_clk                   ; 3.724  ; 3.540  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                   ; 2.622  ; 2.514  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                   ; 2.673  ; 2.555  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                   ; 2.512  ; 2.404  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                   ; 2.590  ; 2.481  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                   ; 2.542  ; 2.436  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                   ; 2.896  ; 2.742  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                   ; 2.688  ; 2.568  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                   ; 2.819  ; 2.675  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                   ; 2.901  ; 2.745  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                   ; 2.583  ; 2.463  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                   ; 3.724  ; 3.540  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                   ; 2.660  ; 2.524  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                   ; 2.624  ; 2.491  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                   ; 2.792  ; 2.656  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                   ; 2.792  ; 2.656  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                   ; 2.587  ; 2.478  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                   ; 2.228  ; 2.151  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                   ; 1.952  ; 2.013  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                   ; 2.176  ; 2.127  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                   ; 3.073  ; 3.192  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 2.161  ; 2.221  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 2.152  ; 2.221  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 2.129  ; 2.199  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 2.113  ; 2.181  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 2.155  ; 2.227  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 3.073  ; 3.192  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 2.168  ; 2.230  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 2.157  ; 2.230  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 2.411  ; 2.532  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 2.131  ; 2.196  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 2.200  ; 2.288  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 2.347  ; 2.456  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 2.199  ; 2.290  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 2.200  ; 2.284  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 2.199  ; 2.281  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 2.198  ; 2.290  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                   ; 2.393  ; 2.304  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                   ; 2.383  ; 2.289  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                   ; -0.576 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                   ;        ; -0.530 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                   ; 3.211  ; 3.309  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                   ; 5.026  ; 5.212  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                   ; 4.746  ; 4.883  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                   ; 5.026  ; 5.212  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                   ; 4.736  ; 4.869  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                   ; 4.847  ; 4.987  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                   ; 4.831  ; 4.964  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                   ; 4.661  ; 4.790  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                   ; 4.609  ; 4.724  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                   ; 4.708  ; 4.835  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                   ; 4.793  ; 4.933  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                   ; 4.844  ; 4.988  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                   ; 4.737  ; 4.866  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                   ; 4.579  ; 4.668  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                   ; 4.585  ; 4.725  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                   ; 4.605  ; 4.747  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                   ; 4.500  ; 4.612  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                   ; 4.443  ; 4.541  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                   ; 2.897  ; 3.037  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; i2c_dri:u_i2c_dri|dri_clk ; 3.536  ; 3.452  ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 3.772  ; 3.652  ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_addr[*]   ; sys_clk                   ; 2.232  ; 2.128  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                   ; 2.338  ; 2.233  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                   ; 2.386  ; 2.273  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                   ; 2.232  ; 2.128  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                   ; 2.307  ; 2.202  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                   ; 2.261  ; 2.159  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                   ; 2.602  ; 2.454  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                   ; 2.404  ; 2.287  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                   ; 2.531  ; 2.391  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                   ; 2.610  ; 2.460  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                   ; 2.305  ; 2.189  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                   ; 3.435  ; 3.256  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                   ; 2.378  ; 2.247  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                   ; 2.344  ; 2.215  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                   ; 2.306  ; 2.200  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                   ; 2.502  ; 2.371  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                   ; 2.306  ; 2.200  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                   ; 1.963  ; 1.887  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                   ; 1.696  ; 1.757  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                   ; 1.909  ; 1.863  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                   ; 1.849  ; 1.914  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 1.895  ; 1.952  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 1.887  ; 1.954  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 1.865  ; 1.933  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 1.849  ; 1.914  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 1.890  ; 1.959  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 2.808  ; 2.925  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 1.902  ; 1.961  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 1.892  ; 1.963  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 2.138  ; 2.255  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 1.867  ; 1.930  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 1.935  ; 2.022  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 2.076  ; 2.182  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 1.935  ; 2.023  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 1.935  ; 2.017  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 1.934  ; 2.014  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 1.934  ; 2.023  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                   ; 2.119  ; 2.033  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                   ; 2.109  ; 2.018  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                   ; -0.811 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                   ;        ; -0.766 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                   ; 2.191  ; 2.277  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                   ; 2.829  ; 2.960  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                   ; 3.121  ; 3.288  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                   ; 3.115  ; 3.294  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                   ; 3.111  ; 3.275  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                   ; 3.219  ; 3.389  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                   ; 3.204  ; 3.368  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                   ; 3.032  ; 3.184  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                   ; 2.990  ; 3.136  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                   ; 3.084  ; 3.243  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                   ; 3.140  ; 3.303  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                   ; 3.216  ; 3.390  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                   ; 3.113  ; 3.272  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                   ; 2.942  ; 3.082  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                   ; 2.966  ; 3.136  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                   ; 2.985  ; 3.157  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                   ; 2.878  ; 3.013  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                   ; 2.829  ; 2.960  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                   ; 2.130  ; 2.213  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                              ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 3.558 ; 3.544 ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_data[*]   ; sys_clk                   ; 2.166 ; 2.153 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 2.499 ; 2.485 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 2.515 ; 2.502 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 2.497 ; 2.484 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 2.525 ; 2.512 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 2.321 ; 2.308 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 3.283 ; 3.318 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 2.499 ; 2.485 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 2.525 ; 2.512 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 2.472 ; 2.471 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 2.166 ; 2.153 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 2.221 ; 2.220 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 2.361 ; 2.360 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 2.221 ; 2.220 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 2.221 ; 2.220 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 2.376 ; 2.375 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 2.376 ; 2.375 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                      ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 3.426 ; 3.412 ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_data[*]   ; sys_clk                   ; 1.907 ; 1.894 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 2.219 ; 2.205 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 2.242 ; 2.229 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 2.225 ; 2.212 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 2.252 ; 2.239 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 2.056 ; 2.043 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 3.017 ; 3.052 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 2.219 ; 2.205 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 2.252 ; 2.239 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 2.203 ; 2.202 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 1.907 ; 1.894 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 1.962 ; 1.961 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 2.096 ; 2.095 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 1.962 ; 1.961 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 1.962 ; 1.961 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 2.110 ; 2.109 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 2.110 ; 2.109 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+---------------------------+-------+-------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                     ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 3.650     ; 3.664     ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_data[*]   ; sys_clk                   ; 2.211     ; 2.224     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 2.576     ; 2.590     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 2.606     ; 2.619     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 2.586     ; 2.599     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 2.612     ; 2.625     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 2.390     ; 2.403     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 3.398     ; 3.363     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 2.576     ; 2.590     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 2.612     ; 2.625     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 2.566     ; 2.567     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 2.211     ; 2.224     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 2.278     ; 2.279     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 2.438     ; 2.439     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 2.278     ; 2.279     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 2.278     ; 2.279     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 2.457     ; 2.458     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 2.457     ; 2.458     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                             ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 3.515     ; 3.529     ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_data[*]   ; sys_clk                   ; 1.950     ; 1.963     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 2.293     ; 2.307     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 2.329     ; 2.342     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 2.310     ; 2.323     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 2.334     ; 2.347     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 2.121     ; 2.134     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 3.129     ; 3.094     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 2.293     ; 2.307     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 2.334     ; 2.347     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 2.293     ; 2.294     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 1.950     ; 1.963     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 2.017     ; 2.018     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 2.170     ; 2.171     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 2.017     ; 2.018     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 2.017     ; 2.018     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 2.188     ; 2.189     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 2.188     ; 2.189     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+---------------------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                  ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                       ; -4.237   ; -1.062 ; -1.994   ; -0.128  ; -3.201              ;
;  cam_pclk                                              ; -4.063   ; -1.062 ; -1.994   ; -0.128  ; -3.201              ;
;  i2c_dri:u_i2c_dri|dri_clk                             ; -4.237   ; 0.160  ; N/A      ; N/A     ; -3.201              ;
;  sys_clk                                               ; N/A      ; N/A    ; N/A      ; N/A     ; 9.594               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -3.532   ; 0.146  ; N/A      ; N/A     ; 4.673               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -1.980   ; -0.337 ; N/A      ; N/A     ; 7.409               ;
; Design-wide TNS                                        ; -517.54  ; -2.15  ; -66.082  ; -3.163  ; -327.782            ;
;  cam_pclk                                              ; -306.298 ; -1.930 ; -66.082  ; -3.163  ; -223.465            ;
;  i2c_dri:u_i2c_dri|dri_clk                             ; -195.504 ; 0.000  ; N/A      ; N/A     ; -104.317            ;
;  sys_clk                                               ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -11.487  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -4.251   ; -0.337 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 3.239 ; 3.453 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 2.425 ; 2.610 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 2.249 ; 2.406 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.733 ; 2.877 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 2.607 ; 2.892 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 2.547 ; 2.774 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 3.239 ; 3.453 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.482 ; 2.684 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 2.413 ; 2.621 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 3.915 ; 3.983 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 1.802 ; 2.062 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; 5.702 ; 5.876 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.058 ; 5.293 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.196 ; 5.407 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.045 ; 5.269 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.702 ; 5.876 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.131 ; 5.383 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.140 ; 5.316 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.179 ; 5.454 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.425 ; 5.664 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.317 ; 5.498 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.270 ; 4.490 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.309 ; 4.514 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.917 ; 5.147 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.801 ; 5.006 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.905 ; 5.104 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.716 ; 4.899 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.941 ; 5.171 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 7.567 ; 8.019 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.863 ; -1.366 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -0.925 ; -1.503 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -0.863 ; -1.366 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -0.904 ; -1.385 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.022 ; -1.645 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -0.959 ; -1.583 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -1.239 ; -1.907 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -0.925 ; -1.440 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -0.922 ; -1.421 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -0.778 ; -1.208 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -0.737 ; -1.166 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; -1.714 ; -2.260 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.062 ; -2.679 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.110 ; -2.719 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.031 ; -2.638 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.294 ; -2.916 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -2.071 ; -2.682 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -2.070 ; -2.671 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.095 ; -2.711 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.178 ; -2.801 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.150 ; -2.746 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.714 ; -2.260 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -1.729 ; -2.277 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.974 ; -2.554 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -1.943 ; -2.533 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.963 ; -2.539 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -1.888 ; -2.461 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -2.010 ; -2.585 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -3.272 ; -3.398 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; i2c_dri:u_i2c_dri|dri_clk ; 7.460  ; 7.657  ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 7.975  ; 8.037  ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_addr[*]   ; sys_clk                   ; 7.263  ; 7.345  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                   ; 5.497  ; 5.640  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                   ; 5.559  ; 5.708  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                   ; 5.268  ; 5.371  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                   ; 5.429  ; 5.602  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                   ; 5.293  ; 5.406  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                   ; 6.025  ; 6.134  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                   ; 5.576  ; 5.705  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                   ; 5.812  ; 5.977  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                   ; 5.940  ; 6.100  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                   ; 5.403  ; 5.549  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                   ; 7.263  ; 7.345  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                   ; 5.528  ; 5.650  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                   ; 5.477  ; 5.590  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                   ; 5.787  ; 5.986  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                   ; 5.787  ; 5.986  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                   ; 5.400  ; 5.573  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                   ; 4.706  ; 4.814  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                   ; 4.284  ; 4.263  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                   ; 4.631  ; 4.774  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                   ; 6.283  ; 6.254  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 4.821  ; 4.698  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 4.835  ; 4.717  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 4.799  ; 4.694  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 4.761  ; 4.656  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 4.851  ; 4.736  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 6.283  ; 6.254  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 4.839  ; 4.723  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 4.839  ; 4.735  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 5.373  ; 5.289  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 4.780  ; 4.677  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 4.891  ; 4.804  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 5.270  ; 5.145  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 4.884  ; 4.807  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 4.926  ; 4.810  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 4.891  ; 4.789  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 4.895  ; 4.808  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                   ; 5.046  ; 5.190  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                   ; 5.038  ; 5.172  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                   ; 1.191  ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                   ;        ; 1.083  ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                   ; 7.421  ; 7.244  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                   ; 11.651 ; 11.404 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                   ; 11.112 ; 10.839 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                   ; 11.651 ; 11.404 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                   ; 11.025 ; 10.759 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                   ; 11.306 ; 10.967 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                   ; 11.247 ; 10.925 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                   ; 10.857 ; 10.605 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                   ; 10.719 ; 10.471 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                   ; 10.978 ; 10.686 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                   ; 11.186 ; 10.893 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                   ; 11.317 ; 10.972 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                   ; 11.036 ; 10.744 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                   ; 10.795 ; 10.407 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                   ; 10.534 ; 10.385 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                   ; 10.569 ; 10.421 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                   ; 10.481 ; 10.265 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                   ; 10.346 ; 10.128 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                   ; 6.747  ; 6.555  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+
; cam_scl         ; i2c_dri:u_i2c_dri|dri_clk ; 3.536  ; 3.452  ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; cam_sda         ; i2c_dri:u_i2c_dri|dri_clk ; 3.772  ; 3.652  ; Fall       ; i2c_dri:u_i2c_dri|dri_clk                             ;
; sdram_addr[*]   ; sys_clk                   ; 2.232  ; 2.128  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk                   ; 2.338  ; 2.233  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk                   ; 2.386  ; 2.273  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk                   ; 2.232  ; 2.128  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk                   ; 2.307  ; 2.202  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk                   ; 2.261  ; 2.159  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk                   ; 2.602  ; 2.454  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk                   ; 2.404  ; 2.287  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk                   ; 2.531  ; 2.391  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk                   ; 2.610  ; 2.460  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk                   ; 2.305  ; 2.189  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk                   ; 3.435  ; 3.256  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk                   ; 2.378  ; 2.247  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk                   ; 2.344  ; 2.215  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk                   ; 2.306  ; 2.200  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk                   ; 2.502  ; 2.371  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk                   ; 2.306  ; 2.200  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk                   ; 1.963  ; 1.887  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk                   ; 1.696  ; 1.757  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk                   ; 1.909  ; 1.863  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk                   ; 1.849  ; 1.914  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk                   ; 1.895  ; 1.952  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk                   ; 1.887  ; 1.954  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk                   ; 1.865  ; 1.933  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk                   ; 1.849  ; 1.914  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk                   ; 1.890  ; 1.959  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk                   ; 2.808  ; 2.925  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk                   ; 1.902  ; 1.961  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk                   ; 1.892  ; 1.963  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk                   ; 2.138  ; 2.255  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk                   ; 1.867  ; 1.930  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk                   ; 1.935  ; 2.022  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk                   ; 2.076  ; 2.182  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk                   ; 1.935  ; 2.023  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk                   ; 1.935  ; 2.017  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk                   ; 1.934  ; 2.014  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk                   ; 1.934  ; 2.023  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk                   ; 2.119  ; 2.033  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk                   ; 2.109  ; 2.018  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk                   ; -0.811 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk                   ;        ; -0.766 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk                   ; 2.191  ; 2.277  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk                   ; 2.829  ; 2.960  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk                   ; 3.121  ; 3.288  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk                   ; 3.115  ; 3.294  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk                   ; 3.111  ; 3.275  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk                   ; 3.219  ; 3.389  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk                   ; 3.204  ; 3.368  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk                   ; 3.032  ; 3.184  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk                   ; 2.990  ; 3.136  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk                   ; 3.084  ; 3.243  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk                   ; 3.140  ; 3.303  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk                   ; 3.216  ; 3.390  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk                   ; 3.113  ; 3.272  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk                   ; 2.942  ; 3.082  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk                   ; 2.966  ; 3.136  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk                   ; 2.985  ; 3.157  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk                   ; 2.878  ; 3.013  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk                   ; 2.829  ; 2.960  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk                   ; 2.130  ; 2.213  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+---------------------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam_rst_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pwdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cam_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_pclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_href                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_vsync               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                              ; cam_pclk                                              ; 3427     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 21       ; 0        ; 0        ; 0        ;
; i2c_dri:u_i2c_dri|dri_clk                             ; i2c_dri:u_i2c_dri|dri_clk                             ; 0        ; 0        ; 0        ; 857      ;
; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5711     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1835     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                              ; cam_pclk                                              ; 3427     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 21       ; 0        ; 0        ; 0        ;
; i2c_dri:u_i2c_dri|dri_clk                             ; i2c_dri:u_i2c_dri|dri_clk                             ; 0        ; 0        ; 0        ; 857      ;
; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5711     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 29       ; 0        ; 0        ; 0        ;
; i2c_dri:u_i2c_dri|dri_clk                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1835     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                            ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk ; 0        ; 35       ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk ; 105      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                            ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; i2c_dri:u_i2c_dri|dri_clk                             ; cam_pclk ; 0        ; 35       ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk ; 105      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 631   ; 631  ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 394   ; 394  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Nov 25 18:23:36 2019
Info: Command: quartus_sta ov5640_rgb565_yuv_vga -c ov5640_rgb565_yuv_vga
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe3|dffe4a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ov5640_rgb565_1024x768_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -76.15 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name cam_pclk cam_pclk
    Info (332105): create_clock -period 1.000 -name i2c_dri:u_i2c_dri|dri_clk i2c_dri:u_i2c_dri|dri_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.237            -195.504 i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -4.063            -306.298 cam_pclk 
    Info (332119):    -3.532             -11.487 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.980              -4.251 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -1.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.062              -1.930 cam_pclk 
    Info (332119):    -0.220              -0.220 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.414               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.437               0.000 i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is -1.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.994             -66.082 cam_pclk 
Info (332146): Worst-case removal slack is 0.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.072               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -222.951 cam_pclk 
    Info (332119):    -3.201            -104.317 i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     4.700               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.410               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.934               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.826
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.826            -176.036 i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -3.753            -277.583 cam_pclk 
    Info (332119):    -3.102             -10.204 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.802              -3.658 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.975
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.975              -1.773 cam_pclk 
    Info (332119):    -0.337              -0.337 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.400               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is -1.667
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.667             -54.490 cam_pclk 
Info (332146): Worst-case removal slack is 0.089
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.089               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -223.465 cam_pclk 
    Info (332119):    -3.201            -104.317 i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     4.673               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.409               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.943               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.291             -66.319 cam_pclk 
    Info (332119):    -1.099              -3.258 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.066             -42.082 i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):    -0.446              -1.115 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.649
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.649              -1.231 cam_pclk 
    Info (332119):    -0.051              -0.051 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.146               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.160               0.000 i2c_dri:u_i2c_dri|dri_clk 
Info (332146): Worst-case recovery slack is -0.710
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.710             -22.737 cam_pclk 
Info (332146): Worst-case removal slack is -0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.128              -3.163 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -161.283 cam_pclk 
    Info (332119):    -1.000             -69.000 i2c_dri:u_i2c_dri|dri_clk 
    Info (332119):     4.734               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.427               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.594               0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 531 megabytes
    Info: Processing ended: Mon Nov 25 18:23:39 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


