;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit Control : 
  module Control : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<7>, flip rs1_no : UInt<5>, flip rd_no : UInt<5>, flip fun3 : UInt<3>, mem_write : UInt<1>, branch : UInt<1>, mem_read : UInt<1>, reg_write : UInt<1>, men_to_reg : UInt<1>, alu_operation : UInt<4>, operand_A : UInt<3>, operand_B : UInt<2>, extend : UInt<2>, next_pc_sel : UInt<2>, avl_ope : UInt<2>, is_I : UInt<1>, is_V : UInt<1>, V_opeA : UInt<2>, V_opeB : UInt<2>, V_imm : UInt<2>, V_men_to_reg : UInt<1>}
    
    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 33:15]
    node _T = eq(io.opcode, UInt<6>("h033")) @[CONTROL.scala 35:18]
    when _T : @[CONTROL.scala 35:29]
      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 36:18]
      io.branch <= UInt<1>("h00") @[CONTROL.scala 37:15]
      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 38:17]
      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 39:18]
      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 40:19]
      io.alu_operation <= UInt<1>("h00") @[CONTROL.scala 41:22]
      io.operand_A <= UInt<1>("h00") @[CONTROL.scala 42:18]
      io.operand_B <= UInt<1>("h00") @[CONTROL.scala 43:18]
      io.extend <= UInt<1>("h00") @[CONTROL.scala 44:15]
      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 45:20]
      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 46:16]
      io.is_I <= UInt<1>("h01") @[CONTROL.scala 47:13]
      io.is_V <= UInt<1>("h00") @[CONTROL.scala 48:13]
      io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 49:15]
      io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 50:15]
      io.V_imm <= UInt<1>("h00") @[CONTROL.scala 51:14]
      io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 52:21]
      skip @[CONTROL.scala 35:29]
    else : @[CONTROL.scala 55:35]
      node _T_1 = eq(io.opcode, UInt<5>("h013")) @[CONTROL.scala 55:24]
      when _T_1 : @[CONTROL.scala 55:35]
        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 56:18]
        io.branch <= UInt<1>("h00") @[CONTROL.scala 57:15]
        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 58:17]
        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 59:18]
        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 60:19]
        io.alu_operation <= UInt<1>("h01") @[CONTROL.scala 61:22]
        io.operand_A <= UInt<1>("h00") @[CONTROL.scala 62:18]
        io.operand_B <= UInt<1>("h01") @[CONTROL.scala 63:18]
        io.extend <= UInt<1>("h00") @[CONTROL.scala 64:15]
        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 65:20]
        io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 66:16]
        io.is_I <= UInt<1>("h01") @[CONTROL.scala 67:13]
        io.is_V <= UInt<1>("h00") @[CONTROL.scala 68:13]
        io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 69:15]
        io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 70:15]
        io.V_imm <= UInt<1>("h00") @[CONTROL.scala 71:14]
        io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 72:21]
        skip @[CONTROL.scala 55:35]
      else : @[CONTROL.scala 75:35]
        node _T_2 = eq(io.opcode, UInt<6>("h023")) @[CONTROL.scala 75:24]
        when _T_2 : @[CONTROL.scala 75:35]
          io.mem_write <= UInt<1>("h01") @[CONTROL.scala 76:18]
          io.branch <= UInt<1>("h00") @[CONTROL.scala 77:15]
          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 78:17]
          io.reg_write <= UInt<1>("h00") @[CONTROL.scala 79:18]
          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 80:19]
          io.alu_operation <= UInt<3>("h05") @[CONTROL.scala 81:22]
          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 82:18]
          io.operand_B <= UInt<1>("h01") @[CONTROL.scala 83:18]
          io.extend <= UInt<1>("h01") @[CONTROL.scala 84:15]
          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 85:20]
          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 86:16]
          io.is_I <= UInt<1>("h01") @[CONTROL.scala 87:13]
          io.is_V <= UInt<1>("h00") @[CONTROL.scala 88:13]
          io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 89:15]
          io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 90:15]
          io.V_imm <= UInt<1>("h00") @[CONTROL.scala 91:14]
          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 92:21]
          skip @[CONTROL.scala 75:35]
        else : @[CONTROL.scala 95:34]
          node _T_3 = eq(io.opcode, UInt<2>("h03")) @[CONTROL.scala 95:24]
          when _T_3 : @[CONTROL.scala 95:34]
            io.mem_write <= UInt<1>("h00") @[CONTROL.scala 96:18]
            io.branch <= UInt<1>("h00") @[CONTROL.scala 97:15]
            io.mem_read <= UInt<1>("h01") @[CONTROL.scala 98:17]
            io.reg_write <= UInt<1>("h01") @[CONTROL.scala 99:18]
            io.men_to_reg <= UInt<1>("h01") @[CONTROL.scala 100:19]
            io.alu_operation <= UInt<3>("h04") @[CONTROL.scala 101:22]
            io.operand_A <= UInt<1>("h00") @[CONTROL.scala 102:18]
            io.operand_B <= UInt<1>("h01") @[CONTROL.scala 103:18]
            io.extend <= UInt<1>("h00") @[CONTROL.scala 104:15]
            io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 105:20]
            io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 106:16]
            io.is_I <= UInt<1>("h01") @[CONTROL.scala 107:13]
            io.is_V <= UInt<1>("h00") @[CONTROL.scala 108:13]
            io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 109:15]
            io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 110:15]
            io.V_imm <= UInt<1>("h00") @[CONTROL.scala 111:14]
            io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 112:21]
            skip @[CONTROL.scala 95:34]
          else : @[CONTROL.scala 115:35]
            node _T_4 = eq(io.opcode, UInt<7>("h063")) @[CONTROL.scala 115:24]
            when _T_4 : @[CONTROL.scala 115:35]
              io.mem_write <= UInt<1>("h00") @[CONTROL.scala 116:18]
              io.branch <= UInt<1>("h01") @[CONTROL.scala 117:15]
              io.mem_read <= UInt<1>("h00") @[CONTROL.scala 118:17]
              io.reg_write <= UInt<1>("h00") @[CONTROL.scala 119:18]
              io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 120:19]
              io.alu_operation <= UInt<2>("h02") @[CONTROL.scala 121:22]
              io.operand_A <= UInt<1>("h00") @[CONTROL.scala 122:18]
              io.operand_B <= UInt<1>("h00") @[CONTROL.scala 123:18]
              io.extend <= UInt<1>("h00") @[CONTROL.scala 124:15]
              io.next_pc_sel <= UInt<1>("h01") @[CONTROL.scala 125:20]
              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 126:16]
              io.is_I <= UInt<1>("h01") @[CONTROL.scala 127:13]
              io.is_V <= UInt<1>("h00") @[CONTROL.scala 128:13]
              io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 129:15]
              io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 130:15]
              io.V_imm <= UInt<1>("h00") @[CONTROL.scala 131:14]
              io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 132:21]
              skip @[CONTROL.scala 115:35]
            else : @[CONTROL.scala 135:36]
              node _T_5 = eq(io.opcode, UInt<7>("h06f")) @[CONTROL.scala 135:24]
              when _T_5 : @[CONTROL.scala 135:36]
                io.mem_write <= UInt<1>("h00") @[CONTROL.scala 136:18]
                io.branch <= UInt<1>("h00") @[CONTROL.scala 137:15]
                io.mem_read <= UInt<1>("h00") @[CONTROL.scala 138:17]
                io.reg_write <= UInt<1>("h01") @[CONTROL.scala 139:18]
                io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 140:19]
                io.alu_operation <= UInt<2>("h03") @[CONTROL.scala 141:22]
                io.operand_A <= UInt<1>("h01") @[CONTROL.scala 142:18]
                io.operand_B <= UInt<1>("h00") @[CONTROL.scala 143:18]
                io.extend <= UInt<1>("h00") @[CONTROL.scala 144:15]
                io.next_pc_sel <= UInt<2>("h02") @[CONTROL.scala 145:20]
                io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 146:16]
                io.is_I <= UInt<1>("h01") @[CONTROL.scala 147:13]
                io.is_V <= UInt<1>("h00") @[CONTROL.scala 148:13]
                io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 149:15]
                io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 150:15]
                io.V_imm <= UInt<1>("h00") @[CONTROL.scala 151:14]
                io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 152:21]
                skip @[CONTROL.scala 135:36]
              else : @[CONTROL.scala 155:36]
                node _T_6 = eq(io.opcode, UInt<7>("h067")) @[CONTROL.scala 155:24]
                when _T_6 : @[CONTROL.scala 155:36]
                  io.mem_write <= UInt<1>("h00") @[CONTROL.scala 156:18]
                  io.branch <= UInt<1>("h00") @[CONTROL.scala 157:15]
                  io.mem_read <= UInt<1>("h00") @[CONTROL.scala 158:17]
                  io.reg_write <= UInt<1>("h01") @[CONTROL.scala 159:18]
                  io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 160:19]
                  io.alu_operation <= UInt<2>("h03") @[CONTROL.scala 161:22]
                  io.operand_A <= UInt<1>("h01") @[CONTROL.scala 162:18]
                  io.operand_B <= UInt<1>("h00") @[CONTROL.scala 163:18]
                  io.extend <= UInt<1>("h00") @[CONTROL.scala 164:15]
                  io.next_pc_sel <= UInt<2>("h03") @[CONTROL.scala 165:20]
                  io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 166:16]
                  io.is_I <= UInt<1>("h01") @[CONTROL.scala 167:13]
                  io.is_V <= UInt<1>("h00") @[CONTROL.scala 168:13]
                  io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 169:15]
                  io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 170:15]
                  io.V_imm <= UInt<1>("h00") @[CONTROL.scala 171:14]
                  io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 172:21]
                  skip @[CONTROL.scala 155:36]
                else : @[CONTROL.scala 175:35]
                  node _T_7 = eq(io.opcode, UInt<6>("h037")) @[CONTROL.scala 175:24]
                  when _T_7 : @[CONTROL.scala 175:35]
                    io.mem_write <= UInt<1>("h00") @[CONTROL.scala 176:18]
                    io.branch <= UInt<1>("h00") @[CONTROL.scala 177:15]
                    io.mem_read <= UInt<1>("h00") @[CONTROL.scala 178:17]
                    io.reg_write <= UInt<1>("h01") @[CONTROL.scala 179:18]
                    io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 180:19]
                    io.alu_operation <= UInt<3>("h06") @[CONTROL.scala 181:22]
                    io.operand_A <= UInt<2>("h03") @[CONTROL.scala 182:18]
                    io.operand_B <= UInt<1>("h01") @[CONTROL.scala 183:18]
                    io.extend <= UInt<2>("h02") @[CONTROL.scala 184:15]
                    io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 185:20]
                    io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 186:16]
                    io.is_I <= UInt<1>("h01") @[CONTROL.scala 187:13]
                    io.is_V <= UInt<1>("h00") @[CONTROL.scala 188:13]
                    io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 189:15]
                    io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 190:15]
                    io.V_imm <= UInt<1>("h00") @[CONTROL.scala 191:14]
                    io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 192:21]
                    skip @[CONTROL.scala 175:35]
                  else : @[CONTROL.scala 195:35]
                    node _T_8 = eq(io.opcode, UInt<5>("h017")) @[CONTROL.scala 195:24]
                    when _T_8 : @[CONTROL.scala 195:35]
                      io.mem_write <= UInt<1>("h00") @[CONTROL.scala 196:18]
                      io.branch <= UInt<1>("h00") @[CONTROL.scala 197:15]
                      io.mem_read <= UInt<1>("h00") @[CONTROL.scala 198:17]
                      io.reg_write <= UInt<1>("h01") @[CONTROL.scala 199:18]
                      io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 200:19]
                      io.alu_operation <= UInt<3>("h07") @[CONTROL.scala 201:22]
                      io.operand_A <= UInt<2>("h02") @[CONTROL.scala 202:18]
                      io.operand_B <= UInt<1>("h01") @[CONTROL.scala 203:18]
                      io.extend <= UInt<2>("h02") @[CONTROL.scala 204:15]
                      io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 205:20]
                      io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 206:16]
                      io.is_I <= UInt<1>("h01") @[CONTROL.scala 207:13]
                      io.is_V <= UInt<1>("h00") @[CONTROL.scala 208:13]
                      io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 209:15]
                      io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 210:15]
                      io.V_imm <= UInt<1>("h00") @[CONTROL.scala 211:14]
                      io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 212:21]
                      skip @[CONTROL.scala 195:35]
                    else : @[CONTROL.scala 215:53]
                      node _T_9 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 215:24]
                      node _T_10 = eq(io.fun3, UInt<3>("h07")) @[CONTROL.scala 215:44]
                      node _T_11 = and(_T_9, _T_10) @[CONTROL.scala 215:33]
                      when _T_11 : @[CONTROL.scala 215:53]
                        io.mem_write <= UInt<1>("h00") @[CONTROL.scala 216:18]
                        io.branch <= UInt<1>("h00") @[CONTROL.scala 217:15]
                        io.mem_read <= UInt<1>("h00") @[CONTROL.scala 218:17]
                        io.reg_write <= UInt<1>("h01") @[CONTROL.scala 219:18]
                        io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 220:19]
                        io.alu_operation <= UInt<1>("h00") @[CONTROL.scala 221:22]
                        io.operand_A <= UInt<3>("h04") @[CONTROL.scala 222:18]
                        io.operand_B <= UInt<2>("h02") @[CONTROL.scala 223:18]
                        io.extend <= UInt<1>("h00") @[CONTROL.scala 224:15]
                        io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 225:20]
                        io.is_I <= UInt<1>("h00") @[CONTROL.scala 226:13]
                        io.is_V <= UInt<1>("h01") @[CONTROL.scala 227:13]
                        io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 228:15]
                        io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 229:15]
                        io.V_imm <= UInt<1>("h00") @[CONTROL.scala 230:14]
                        io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 231:21]
                        node _T_12 = neq(io.rs1_no, UInt<1>("h00")) @[CONTROL.scala 233:21]
                        when _T_12 : @[CONTROL.scala 233:30]
                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 234:20]
                          skip @[CONTROL.scala 233:30]
                        else : @[CONTROL.scala 235:57]
                          node _T_13 = eq(io.rs1_no, UInt<1>("h00")) @[CONTROL.scala 235:28]
                          node _T_14 = neq(io.rd_no, UInt<1>("h00")) @[CONTROL.scala 235:48]
                          node _T_15 = and(_T_13, _T_14) @[CONTROL.scala 235:36]
                          when _T_15 : @[CONTROL.scala 235:57]
                            io.avl_ope <= UInt<1>("h01") @[CONTROL.scala 236:20]
                            skip @[CONTROL.scala 235:57]
                          else : @[CONTROL.scala 237:57]
                            node _T_16 = eq(io.rs1_no, UInt<1>("h00")) @[CONTROL.scala 237:28]
                            node _T_17 = eq(io.rd_no, UInt<1>("h00")) @[CONTROL.scala 237:48]
                            node _T_18 = and(_T_16, _T_17) @[CONTROL.scala 237:36]
                            when _T_18 : @[CONTROL.scala 237:57]
                              io.avl_ope <= UInt<2>("h02") @[CONTROL.scala 238:20]
                              skip @[CONTROL.scala 237:57]
                            else : @[CONTROL.scala 239:17]
                              io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 240:20]
                              skip @[CONTROL.scala 239:17]
                        skip @[CONTROL.scala 215:53]
                      else : @[CONTROL.scala 243:53]
                        node _T_19 = eq(io.opcode, UInt<7>("h057")) @[CONTROL.scala 243:24]
                        node _T_20 = neq(io.fun3, UInt<3>("h07")) @[CONTROL.scala 243:44]
                        node _T_21 = and(_T_19, _T_20) @[CONTROL.scala 243:33]
                        when _T_21 : @[CONTROL.scala 243:53]
                          io.mem_write <= UInt<1>("h00") @[CONTROL.scala 244:18]
                          io.branch <= UInt<1>("h00") @[CONTROL.scala 245:15]
                          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 246:17]
                          io.reg_write <= UInt<1>("h01") @[CONTROL.scala 247:18]
                          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 248:19]
                          io.alu_operation <= UInt<1>("h01") @[CONTROL.scala 249:22]
                          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 250:18]
                          io.operand_B <= UInt<1>("h00") @[CONTROL.scala 251:18]
                          io.extend <= UInt<1>("h00") @[CONTROL.scala 252:15]
                          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 253:20]
                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 254:16]
                          io.is_I <= UInt<1>("h00") @[CONTROL.scala 255:13]
                          io.is_V <= UInt<1>("h01") @[CONTROL.scala 256:13]
                          io.V_opeA <= UInt<1>("h01") @[CONTROL.scala 257:15]
                          io.V_opeB <= UInt<1>("h01") @[CONTROL.scala 258:15]
                          io.V_imm <= UInt<1>("h01") @[CONTROL.scala 259:14]
                          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 260:21]
                          skip @[CONTROL.scala 243:53]
                        else : @[CONTROL.scala 262:13]
                          io.mem_write <= UInt<1>("h00") @[CONTROL.scala 263:18]
                          io.branch <= UInt<1>("h00") @[CONTROL.scala 264:15]
                          io.mem_read <= UInt<1>("h00") @[CONTROL.scala 265:17]
                          io.reg_write <= UInt<1>("h00") @[CONTROL.scala 266:18]
                          io.men_to_reg <= UInt<1>("h00") @[CONTROL.scala 267:19]
                          io.alu_operation <= UInt<1>("h00") @[CONTROL.scala 268:22]
                          io.operand_A <= UInt<1>("h00") @[CONTROL.scala 269:18]
                          io.operand_B <= UInt<1>("h00") @[CONTROL.scala 270:18]
                          io.extend <= UInt<1>("h00") @[CONTROL.scala 271:15]
                          io.next_pc_sel <= UInt<1>("h00") @[CONTROL.scala 272:20]
                          io.avl_ope <= UInt<1>("h00") @[CONTROL.scala 273:16]
                          io.is_I <= UInt<1>("h00") @[CONTROL.scala 274:13]
                          io.is_V <= UInt<1>("h00") @[CONTROL.scala 275:13]
                          io.V_opeA <= UInt<1>("h00") @[CONTROL.scala 276:15]
                          io.V_opeB <= UInt<1>("h00") @[CONTROL.scala 277:15]
                          io.V_imm <= UInt<1>("h00") @[CONTROL.scala 278:14]
                          io.V_men_to_reg <= UInt<1>("h00") @[CONTROL.scala 279:21]
                          skip @[CONTROL.scala 262:13]
    
