{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 19:24:33 2008 " "Info: Processing started: Thu Jul 31 19:24:33 2008" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off Processor -c Processor " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off Processor -c Processor" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor.bdf 1 1 " "Info: Found 1 design units and 1 entities in source file Processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Info: Found entity 1: Processor" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "Processor" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { } } }  } 0}  } {  } 0}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "" "Warning: Found multiple base names" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -8 1166 1342 8 "dout7" "" } { -32 1166 1342 -16 "dout6" "" } { -56 1166 1342 -40 "dout5" "" } { -80 1166 1342 -64 "dout4" "" } { -104 1166 1342 -88 "dout3" "" } { -128 1166 1342 -112 "dout2" "" } { -152 1166 1342 -136 "dout1" "" } { -176 1168 1344 -160 "dout0" "" } { 48 912 961 64 "dout\[7..0\]" "" } } } }  } 0}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "" "Warning: Found multiple base names" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 424 782 958 440 "IR_D20" "" } { 416 736 782 432 "IR_D2\[0\]" "" } } } }  } 0}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "" "Warning: Found multiple base names" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 320 -82 94 336 "rom_q0" "" } { 312 -128 -82 328 "rom_q\[0\]" "" } } } }  } 0}
{ "Warning" "WGDFX_PIN_IGNORED" "rom_en_set " "Warning: Pin rom_en_set not connected" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -24 -112 56 -8 "rom_en_set" "" } { -32 56 123 -16 "rom_en_set" "" } } } }  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_ff0.vhd 2 1 " "Info: Using design file lpm_ff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff0-SYN " "Info: Found design unit 1: lpm_ff0-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff0.vhd" "lpm_ff0-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff0.vhd" 56 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff0 " "Info: Found entity 1: lpm_ff0" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff0.vhd" "lpm_ff0" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff0.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/lpm_ff.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/lpm_ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff " "Info: Found entity 1: lpm_ff" {  } { { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "lpm_ff" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 52 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "../sequencer/Sequencer.vhd 2 1 " "Info: Using design file ../sequencer/Sequencer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequencer-Behavior " "Info: Found design unit 1: Sequencer-Behavior" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "Sequencer-Behavior" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 Sequencer " "Info: Found entity 1: Sequencer" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "Sequencer" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 3 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_ff1.vhd 2 1 " "Info: Using design file lpm_ff1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff1-SYN " "Info: Found design unit 1: lpm_ff1-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff1.vhd" "lpm_ff1-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff1.vhd" 50 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff1 " "Info: Found entity 1: lpm_ff1" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff1.vhd" "lpm_ff1" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_ff1.vhd" 39 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_rom0.vhd 2 1 " "Info: Using design file lpm_rom0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_rom0.vhd" "lpm_rom0-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_rom0.vhd" 56 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_rom0.vhd" "lpm_rom0" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_rom0.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "c:/quartus/libraries/megafunctions/altsyncram.tdf" "altsyncram" "" { Text "c:/quartus/libraries/megafunctions/altsyncram.tdf" 430 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_14k.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/altsyncram_14k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_14k " "Info: Found entity 1: altsyncram_14k" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/altsyncram_14k.tdf" "altsyncram_14k" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/altsyncram_14k.tdf" 31 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_mux0.vhd 2 1 " "Info: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux0.vhd" "lpm_mux0-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux0.vhd" 50 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux0.vhd" "lpm_mux0" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux0.vhd" 39 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "c:/quartus/libraries/megafunctions/lpm_mux.tdf" "lpm_mux" "" { Text "c:/quartus/libraries/megafunctions/lpm_mux.tdf" 78 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r8c.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/mux_r8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r8c " "Info: Found entity 1: mux_r8c" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_r8c.tdf" "mux_r8c" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_r8c.tdf" 28 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Info: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_counter0.vhd" "lpm_counter0-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_counter0.vhd" 56 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_counter0.vhd" "lpm_counter0" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_counter0.vhd" 45 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "c:/quartus/libraries/megafunctions/lpm_counter.tdf" "lpm_counter" "" { Text "c:/quartus/libraries/megafunctions/lpm_counter.tdf" 221 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_stratix " "Info: Found entity 1: alt_counter_stratix" {  } { { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "alt_counter_stratix" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 282 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_mux1.vhd 2 1 " "Info: Using design file lpm_mux1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info: Found design unit 1: lpm_mux1-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux1.vhd" "lpm_mux1-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux1.vhd" 50 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux1.vhd" "lpm_mux1" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_mux1.vhd" 39 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_u8c.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file db/mux_u8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_u8c " "Info: Found entity 1: mux_u8c" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_u8c.tdf" "mux_u8c" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_u8c.tdf" 28 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_SEARCH_FILE" "lpm_add_sub0.vhd 2 1 " "Info: Using design file lpm_add_sub0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_add_sub0.vhd" "lpm_add_sub0-SYN" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_add_sub0.vhd" 50 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_add_sub0.vhd" "lpm_add_sub0" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/lpm_add_sub0.vhd" 39 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "c:/quartus/libraries/megafunctions/lpm_add_sub.tdf" "lpm_add_sub" "" { Text "c:/quartus/libraries/megafunctions/lpm_add_sub.tdf" 103 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_stratix_add_sub " "Info: Found entity 1: alt_stratix_add_sub" {  } { { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "alt_stratix_add_sub" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 98 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|Processor\|Sequencer:inst\|state 9 0 " "Info: State machine \|Processor\|Sequencer:inst\|state contains 9 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Processor\|Sequencer:inst\|state " "Info: Selected Auto state machine encoding method for state machine \|Processor\|Sequencer:inst\|state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Processor\|Sequencer:inst\|state " "Info: Encoding result for state machine \|Processor\|Sequencer:inst\|state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "9 " "Info: Completed encoding using 9 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~28 " "Info: Encoded state bit Sequencer:inst\|state~28" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~27 " "Info: Encoded state bit Sequencer:inst\|state~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~26 " "Info: Encoded state bit Sequencer:inst\|state~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~25 " "Info: Encoded state bit Sequencer:inst\|state~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~24 " "Info: Encoded state bit Sequencer:inst\|state~24" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~23 " "Info: Encoded state bit Sequencer:inst\|state~23" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~22 " "Info: Encoded state bit Sequencer:inst\|state~22" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~21 " "Info: Encoded state bit Sequencer:inst\|state~21" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Sequencer:inst\|state~20 " "Info: Encoded state bit Sequencer:inst\|state~20" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.set_mem 000000000 " "Info: State \|Processor\|Sequencer:inst\|state.set_mem uses code string 000000000" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.ir 000000011 " "Info: State \|Processor\|Sequencer:inst\|state.ir uses code string 000000011" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.movl1 000000101 " "Info: State \|Processor\|Sequencer:inst\|state.movl1 uses code string 000000101" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.movl2 000001001 " "Info: State \|Processor\|Sequencer:inst\|state.movl2 uses code string 000001001" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.movr 000010001 " "Info: State \|Processor\|Sequencer:inst\|state.movr uses code string 000010001" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.add 000100001 " "Info: State \|Processor\|Sequencer:inst\|state.add uses code string 000100001" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.sub 001000001 " "Info: State \|Processor\|Sequencer:inst\|state.sub uses code string 001000001" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.print 010000001 " "Info: State \|Processor\|Sequencer:inst\|state.print uses code string 010000001" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Processor\|Sequencer:inst\|state.halt 100000001 " "Info: State \|Processor\|Sequencer:inst\|state.halt uses code string 100000001" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 14 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "Netlist Optimizations " "Warning: Feature Netlist Optimizations is not available with your current license" {  } {  } 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "rom_en_set " "Warning: No output dependent on input pin rom_en_set" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -24 -112 56 -8 "rom_en_set" "" } { -32 56 123 -16 "rom_en_set" "" } } } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "127 " "Info: Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "40 " "Info: Implemented 40 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "76 " "Info: Implemented 76 logic cells" {  } {  } 0} { "Info" "ISCL_SCL_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 19:24:35 2008 " "Info: Processing ended: Thu Jul 31 19:24:35 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 19:24:36 2008 " "Info: Processing started: Thu Jul 31 19:24:36 2008" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off Processor -c Processor " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off Processor -c Processor" {  } {  } 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Processor EP1C3T144C6 " "Info: Automatically selected device EP1C3T144C6 for design Processor" {  } {  } 0}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C6 " "Info: Device EP1C6T144C6 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "43 43 " "Info: No exact pin location assignment(s) for 43 pins of 43 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom_en_set " "Info: Pin rom_en_set not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -24 -112 56 -8 "rom_en_set" "" } { -32 56 123 -16 "rom_en_set" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_en_set" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom_en_set } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom_en_set } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "dout0 " "Info: Pin dout0 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -176 1168 1344 -160 "dout0" "" } { 48 912 961 64 "dout\[7..0\]" "" } { -184 1122 1168 -168 "dout\[0\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout0" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { dout0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { dout0 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "Dataout_en " "Info: Pin Dataout_en not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -160 832 1008 -144 "Dataout_en" "" } { 40 1080 1142 56 "dataout_en" "" } { -168 728 832 -152 "dataout_en" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Dataout_en" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { Dataout_en } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Dataout_en } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ir_en " "Info: Pin ir_en not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -224 832 1008 -208 "ir_en" "" } { 176 512 543 192 "ir_en" "" } { -232 728 832 -216 "ir_en" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ir_en" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { ir_en } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { ir_en } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom_q7 " "Info: Pin rom_q7 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 488 -82 94 504 "rom_q7" "" } { 480 -128 -82 496 "rom_q\[7\]" "" } { -10 512 528 48 "rom_q\[7..0\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_q7" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom_q7 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom_q7 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom_en " "Info: Pin rom_en not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -192 832 1008 -176 "rom_en" "" } { -200 728 832 -184 "rom_en" "" } { -32 282 352 -16 "rom_en" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_en" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom_en } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom_en } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "addr_mux " "Info: Pin addr_mux not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -208 832 1008 -192 "addr_mux" "" } { 72 192 248 88 "addr_mux" "" } { -216 728 832 -200 "addr_mux" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_mux" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { addr_mux } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { addr_mux } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "pc_en " "Info: Pin pc_en not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -240 832 1008 -224 "pc_en" "" } { 200 48 88 216 "pc_en" "" } { -248 728 832 -232 "pc_en" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_en" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { pc_en } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { pc_en } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom_q6 " "Info: Pin rom_q6 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 464 -82 94 480 "rom_q6" "" } { 456 -128 -82 472 "rom_q\[6\]" "" } { -10 512 528 48 "rom_q\[7..0\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_q6" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom_q6 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom_q6 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom_q5 " "Info: Pin rom_q5 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 440 -82 94 456 "rom_q5" "" } { 432 -128 -82 448 "rom_q\[5\]" "" } { -10 512 528 48 "rom_q\[7..0\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_q5" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom_q5 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom_q5 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom_q4 " "Info: Pin rom_q4 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 416 -82 94 432 "rom_q4" "" } { 408 -128 -82 424 "rom_q\[4\]" "" } { -10 512 528 48 "rom_q\[7..0\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_q4" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom_q4 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom_q4 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom_q3 " "Info: Pin rom_q3 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 392 -82 94 408 "rom_q3" "" } { 384 -128 -82 400 "rom_q\[3\]" "" } { -10 512 528 48 "rom_q\[7..0\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_q3" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom_q3 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom_q3 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom_q2 " "Info: Pin rom_q2 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 368 -82 94 384 "rom_q2" "" } { 360 -128 -82 376 "rom_q\[2\]" "" } { -10 512 528 48 "rom_q\[7..0\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_q2" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom_q2 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom_q2 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom_q1 " "Info: Pin rom_q1 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 344 -82 94 360 "rom_q1" "" } { 336 -128 -82 352 "rom_q\[1\]" "" } { -10 512 528 48 "rom_q\[7..0\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_q1" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom_q1 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom_q1 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom_q0 " "Info: Pin rom_q0 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 320 -82 94 336 "rom_q0" "" } { 312 -128 -82 328 "rom_q\[0\]" "" } { -10 512 528 48 "rom_q\[7..0\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_q0" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom_q0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom_q0 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "r0_en " "Info: Pin r0_en not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -144 832 1008 -128 "r0_en" "" } { 8 712 739 24 "r0_en" "" } { -152 728 832 -136 "r0_en" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "r0_en" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { r0_en } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { r0_en } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "data_mux " "Info: Pin data_mux not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -176 832 1008 -160 "data_mux" "" } { -34 624 640 24 "data_mux" "" } { -184 728 832 -168 "data_mux" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_mux" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { data_mux } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { data_mux } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "r1_en " "Info: Pin r1_en not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -128 832 1008 -112 "r1_en" "" } { 216 1088 1125 232 "r1_en" "" } { -136 728 832 -120 "r1_en" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "r1_en" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { r1_en } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { r1_en } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "dout1 " "Info: Pin dout1 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -152 1166 1342 -136 "dout1" "" } { 48 912 961 64 "dout\[7..0\]" "" } { -160 1120 1166 -144 "dout\[1\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout1" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { dout1 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { dout1 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "dout2 " "Info: Pin dout2 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -128 1166 1342 -112 "dout2" "" } { 48 912 961 64 "dout\[7..0\]" "" } { -136 1120 1166 -120 "dout\[2\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout2" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { dout2 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { dout2 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "dout3 " "Info: Pin dout3 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -104 1166 1342 -88 "dout3" "" } { 48 912 961 64 "dout\[7..0\]" "" } { -112 1120 1166 -96 "dout\[3\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout3" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { dout3 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { dout3 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "dout4 " "Info: Pin dout4 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 1166 1342 -64 "dout4" "" } { 48 912 961 64 "dout\[7..0\]" "" } { -88 1120 1166 -72 "dout\[4\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout4" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { dout4 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { dout4 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "dout5 " "Info: Pin dout5 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -56 1166 1342 -40 "dout5" "" } { 48 912 961 64 "dout\[7..0\]" "" } { -64 1120 1166 -48 "dout\[5\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout5" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { dout5 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { dout5 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "dout6 " "Info: Pin dout6 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -32 1166 1342 -16 "dout6" "" } { 48 912 961 64 "dout\[7..0\]" "" } { -40 1120 1166 -24 "dout\[6\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout6" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { dout6 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { dout6 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "dout7 " "Info: Pin dout7 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -8 1166 1342 8 "dout7" "" } { 48 912 961 64 "dout\[7..0\]" "" } { -16 1120 1166 0 "dout\[7\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "dout7" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { dout7 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { dout7 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "addr_out0 " "Info: Pin addr_out0 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 424 518 694 440 "addr_out0" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out0" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { addr_out0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { addr_out0 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "addr_out1 " "Info: Pin addr_out1 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 456 518 694 472 "addr_out1" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out1" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { addr_out1 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { addr_out1 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "addr_out2 " "Info: Pin addr_out2 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 480 518 694 496 "addr_out2" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out2" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { addr_out2 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { addr_out2 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "addr_out3 " "Info: Pin addr_out3 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 504 518 694 520 "addr_out3" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out3" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { addr_out3 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { addr_out3 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "addr_out4 " "Info: Pin addr_out4 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 528 518 694 544 "addr_out4" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out4" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { addr_out4 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { addr_out4 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "addr_out5 " "Info: Pin addr_out5 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 552 518 694 568 "addr_out5" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out5" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { addr_out5 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { addr_out5 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "addr_out6 " "Info: Pin addr_out6 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 576 518 694 592 "addr_out6" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out6" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { addr_out6 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { addr_out6 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "addr_out7 " "Info: Pin addr_out7 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 600 518 694 616 "addr_out7" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_out7" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { addr_out7 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { addr_out7 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IR_D20 " "Info: Pin IR_D20 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 424 782 958 440 "IR_D20" "" } { 416 736 782 432 "IR_D2\[0\]" "" } { -104 728 785 -88 "IR_D2\[2..0\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_D20" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { IR_D20 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { IR_D20 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IR_D21 " "Info: Pin IR_D21 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 448 782 958 464 "IR_D21" "" } { 440 736 782 456 "IR_D2\[1\]" "" } { -104 728 785 -88 "IR_D2\[2..0\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_D21" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { IR_D21 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { IR_D21 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IR_D22 " "Info: Pin IR_D22 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 472 782 958 488 "IR_D22" "" } { 464 736 782 480 "IR_D2\[2\]" "" } { -104 728 785 -88 "IR_D2\[2..0\]" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_D22" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { IR_D22 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { IR_D22 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom0 " "Info: Pin rom0 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 384 174 350 400 "rom0" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom0" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom0 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom1 " "Info: Pin rom1 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 416 174 350 432 "rom1" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom1" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom1 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom1 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom2 " "Info: Pin rom2 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 448 174 350 464 "rom2" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom2" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom2 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom2 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom3 " "Info: Pin rom3 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 480 174 350 496 "rom3" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom3" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom3 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom3 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "rom4 " "Info: Pin rom4 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 512 174 350 528 "rom4" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom4" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { rom4 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { rom4 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { clk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -152 -104 64 -136 "reset" "" } { -232 514 544 -216 "reset" "" } { -160 64 98 -144 "reset" "" } { 152 56 90 168 "reset" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { reset } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.fld" "" "" { reset } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_PERIOD_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing all clocks equally to maximize operation frequency" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on non-logic cell registers with location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in Pin 17 " "Info: Automatically promoted signal clk to use Global clock in Pin 17" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock in Pin 16 " "Info: Automatically promoted some destinations of signal reset to use Global clock in Pin 16" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|counter_cell\[4\] " "Info: Destination lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|counter_cell\[4\] may be non-global or may not use global clock" {  } { { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|counter_cell\[3\] " "Info: Destination lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|counter_cell\[3\] may be non-global or may not use global clock" {  } { { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|counter_cell\[2\] " "Info: Destination lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|counter_cell\[2\] may be non-global or may not use global clock" {  } { { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|counter_cell\[1\] " "Info: Destination lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|counter_cell\[1\] may be non-global or may not use global clock" {  } { { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|counter_cell\[0\] " "Info: Destination lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|counter_cell\[0\] may be non-global or may not use global clock" {  } { { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Sequencer:inst\|DATA_OUT~reg0 " "Info: Destination Sequencer:inst\|DATA_OUT~reg0 may be non-global or may not use global clock" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Sequencer:inst\|IR_EN~reg0 " "Info: Destination Sequencer:inst\|IR_EN~reg0 may be non-global or may not use global clock" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Sequencer:inst\|ROM~reg0 " "Info: Destination Sequencer:inst\|ROM~reg0 may be non-global or may not use global clock" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Sequencer:inst\|ADDR_MUX~reg0 " "Info: Destination Sequencer:inst\|ADDR_MUX~reg0 may be non-global or may not use global clock" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Sequencer:inst\|PC~reg0 " "Info: Destination Sequencer:inst\|PC~reg0 may be non-global or may not use global clock" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -152 -104 64 -136 "reset" "" } { -232 514 544 -216 "reset" "" } { -160 64 98 -144 "reset" "" } { 152 56 90 168 "reset" "" } } } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP Scan-chain Inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that use the same VCCIO and VREF " "Info: Statistics of I/O pins that use the same VCCIO and VREF" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 3.30 1 40 0 " "Info: Number of I/O pins in group: 41 (unused VREF, 3.30 VCCIO, 1 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: Details of I/O bank before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 4 18 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 4 total pin(s) used --  18 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 28 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 24 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 28 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "Info: Details of I/O bank after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.30V 17 5 " "Info: I/O bank number 1 does not use VREF pins and has 3.30V VCCIO pins. 17 total pin(s) used --  5 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.30V 28 0 " "Info: I/O bank number 2 does not use VREF pins and has 3.30V VCCIO pins. 28 total pin(s) used --  0 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 24 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 28 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.235 ns register register " "Info: Estimated most critical path is register to register delay of 3.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sequencer:inst\|ADD_SUB~reg0 1 REG LAB_X16_Y8 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y8; Fanout = 21; REG Node = 'Sequencer:inst\|ADD_SUB~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { Sequencer:inst|ADD_SUB~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.915 ns) 1.476 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[0\]~COUT1 2 COMB LAB_X17_Y8 2 " "Info: 2: + IC(0.561 ns) + CELL(0.915 ns) = 1.476 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[0\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.476 ns" { Sequencer:inst|ADD_SUB~reg0 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.538 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[1\]~COUT1 3 COMB LAB_X17_Y8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.062 ns) = 1.538 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[1\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.062 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.600 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[2\]~COUT1 4 COMB LAB_X17_Y8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.062 ns) = 1.600 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[2\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.062 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.662 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[3\]~COUT1 5 COMB LAB_X17_Y8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 1.662 ns; Loc. = LAB_X17_Y8; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[3\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.062 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.199 ns) 1.861 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT 6 COMB LAB_X17_Y8 3 " "Info: 6: + IC(0.000 ns) + CELL(0.199 ns) = 1.861 ns; Loc. = LAB_X17_Y8; Fanout = 3; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.199 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 123 15 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.523 ns) 2.384 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[7\] 7 COMB LAB_X17_Y8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.523 ns) = 2.384 ns; Loc. = LAB_X17_Y8; Fanout = 1; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[7\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.523 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[7] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.568 ns) 3.235 ns lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\] 8 REG LAB_X16_Y8 3 " "Info: 8: + IC(0.283 ns) + CELL(0.568 ns) = 3.235 ns; Loc. = LAB_X16_Y8; Fanout = 3; REG Node = 'lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.851 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[7] lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.391 ns 73.91 % " "Info: Total cell delay = 2.391 ns ( 73.91 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.844 ns 26.09 % " "Info: Total interconnect delay = 0.844 ns ( 26.09 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.235 ns" { Sequencer:inst|ADD_SUB~reg0 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[7] lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Estimated interconnect usage is 1% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "0 " "Info: Fitter placement operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "0 " "Info: Fitter routing operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 19:24:39 2008 " "Info: Processing ended: Thu Jul 31 19:24:39 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 19:24:39 2008 " "Info: Processing started: Thu Jul 31 19:24:39 2008" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --import_settings_files=off --export_settings_files=off Processor -c Processor " "Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off Processor -c Processor" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 19:24:40 2008 " "Info: Processing ended: Thu Jul 31 19:24:40 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 19:24:41 2008 " "Info: Processing started: Thu Jul 31 19:24:41 2008" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off Processor -c Processor --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off Processor -c Processor --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTDB_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "clk " "Info: Assuming node clk is an undefined clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Sequencer:inst\|ADD_SUB~reg0 register lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\] 145.01 MHz 6.896 ns Internal " "Info: Clock clk has Internal fmax of 145.01 MHz between source register Sequencer:inst\|ADD_SUB~reg0 and destination register lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\] (period= 6.896 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.246 ns + Longest register register " "Info: + Longest register to register delay is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sequencer:inst\|ADD_SUB~reg0 1 REG LC_X16_Y8_N2 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y8_N2; Fanout = 21; REG Node = 'Sequencer:inst\|ADD_SUB~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { Sequencer:inst|ADD_SUB~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.915 ns) 1.531 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[0\]~COUT1 2 COMB LC_X17_Y8_N0 2 " "Info: 2: + IC(0.616 ns) + CELL(0.915 ns) = 1.531 ns; Loc. = LC_X17_Y8_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[0\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.531 ns" { Sequencer:inst|ADD_SUB~reg0 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.593 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[1\]~COUT1 3 COMB LC_X17_Y8_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.062 ns) = 1.593 ns; Loc. = LC_X17_Y8_N1; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[1\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.062 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.655 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[2\]~COUT1 4 COMB LC_X17_Y8_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.062 ns) = 1.655 ns; Loc. = LC_X17_Y8_N2; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[2\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.062 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 1.717 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[3\]~COUT1 5 COMB LC_X17_Y8_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.062 ns) = 1.717 ns; Loc. = LC_X17_Y8_N3; Fanout = 2; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[3\]~COUT1'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.062 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.121 ns) 1.838 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT 6 COMB LC_X17_Y8_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.121 ns) = 1.838 ns; Loc. = LC_X17_Y8_N4; Fanout = 3; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[4\]~COUT'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.121 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 123 15 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.478 ns) 2.316 ns lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[7\] 7 COMB LC_X17_Y8_N7 1 " "Info: 7: + IC(0.000 ns) + CELL(0.478 ns) = 2.316 ns; Loc. = LC_X17_Y8_N7; Fanout = 1; COMB Node = 'lpm_add_sub0:Add_Subtract\|lpm_add_sub:lpm_add_sub_component\|alt_stratix_add_sub:stratix_adder\|result\[7\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.478 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[7] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 107 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.368 ns) 3.246 ns lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\] 8 REG LC_X16_Y8_N3 3 " "Info: 8: + IC(0.562 ns) + CELL(0.368 ns) = 3.246 ns; Loc. = LC_X16_Y8_N3; Fanout = 3; REG Node = 'lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.930 ns" { lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[7] lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns 63.71 % " "Info: Total cell delay = 2.068 ns ( 63.71 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.178 ns 36.29 % " "Info: Total interconnect delay = 1.178 ns ( 36.29 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.246 ns" { Sequencer:inst|ADD_SUB~reg0 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[7] lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.124 ns + Shortest register " "Info: + Shortest clock path from clock clk to destination register is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 71 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 71; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.547 ns) 2.124 ns lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LC_X16_Y8_N3 3 " "Info: 2: + IC(0.447 ns) + CELL(0.547 ns) = 2.124 ns; Loc. = LC_X16_Y8_N3; Fanout = 3; REG Node = 'lpm_ff0:R0\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.994 ns" { clk lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.95 % " "Info: Total cell delay = 1.677 ns ( 78.95 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns 21.05 % " "Info: Total interconnect delay = 0.447 ns ( 21.05 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.124 ns" { clk lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.124 ns - Longest register " "Info: - Longest clock path from clock clk to source register is 2.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 71 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 71; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.547 ns) 2.124 ns Sequencer:inst\|ADD_SUB~reg0 2 REG LC_X16_Y8_N2 21 " "Info: 2: + IC(0.447 ns) + CELL(0.547 ns) = 2.124 ns; Loc. = LC_X16_Y8_N2; Fanout = 21; REG Node = 'Sequencer:inst\|ADD_SUB~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.994 ns" { clk Sequencer:inst|ADD_SUB~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.95 % " "Info: Total cell delay = 1.677 ns ( 78.95 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.447 ns 21.05 % " "Info: Total interconnect delay = 0.447 ns ( 21.05 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.124 ns" { clk Sequencer:inst|ADD_SUB~reg0 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.124 ns" { clk lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.124 ns" { clk Sequencer:inst|ADD_SUB~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } } { "c:/quartus/libraries/megafunctions/lpm_ff.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/lpm_ff.tdf" 66 6 0 } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.246 ns" { Sequencer:inst|ADD_SUB~reg0 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[0]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[1]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[2]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[3]~COUT1 lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|add_sub_cell[4]~COUT lpm_add_sub0:Add_Subtract|lpm_add_sub:lpm_add_sub_component|alt_stratix_add_sub:stratix_adder|result[7] lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.124 ns" { clk lpm_ff0:R0|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.124 ns" { clk Sequencer:inst|ADD_SUB~reg0 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "Sequencer:inst\|IR_D2\[0\]~reg0 reset clk 1.776 ns register " "Info: tsu for register Sequencer:inst\|IR_D2\[0\]~reg0 (data pin = reset, clock pin = clk) is 1.776 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.868 ns + Longest pin register " "Info: + Longest pin to register delay is 3.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 PIN Pin_16 15 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_16; Fanout = 15; PIN Node = 'reset'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { reset } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -152 -104 64 -136 "reset" "" } { -232 514 544 -216 "reset" "" } { -160 64 98 -144 "reset" "" } { 152 56 90 168 "reset" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.225 ns) 2.244 ns Sequencer:inst\|IR_D2\[0\]~5 2 COMB LC_X16_Y10_N4 3 " "Info: 2: + IC(0.889 ns) + CELL(0.225 ns) = 2.244 ns; Loc. = LC_X16_Y10_N4; Fanout = 3; COMB Node = 'Sequencer:inst\|IR_D2\[0\]~5'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.114 ns" { reset Sequencer:inst|IR_D2[0]~5 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.957 ns) + CELL(0.667 ns) 3.868 ns Sequencer:inst\|IR_D2\[0\]~reg0 3 REG LC_X16_Y11_N2 1 " "Info: 3: + IC(0.957 ns) + CELL(0.667 ns) = 3.868 ns; Loc. = LC_X16_Y11_N2; Fanout = 1; REG Node = 'Sequencer:inst\|IR_D2\[0\]~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.624 ns" { Sequencer:inst|IR_D2[0]~5 Sequencer:inst|IR_D2[0]~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns 52.28 % " "Info: Total cell delay = 2.022 ns ( 52.28 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.846 ns 47.72 % " "Info: Total interconnect delay = 1.846 ns ( 47.72 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.868 ns" { reset Sequencer:inst|IR_D2[0]~5 Sequencer:inst|IR_D2[0]~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.121 ns - Shortest register " "Info: - Shortest clock path from clock clk to destination register is 2.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 71 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 71; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.547 ns) 2.121 ns Sequencer:inst\|IR_D2\[0\]~reg0 2 REG LC_X16_Y11_N2 1 " "Info: 2: + IC(0.444 ns) + CELL(0.547 ns) = 2.121 ns; Loc. = LC_X16_Y11_N2; Fanout = 1; REG Node = 'Sequencer:inst\|IR_D2\[0\]~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.991 ns" { clk Sequencer:inst|IR_D2[0]~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.07 % " "Info: Total cell delay = 1.677 ns ( 79.07 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns 20.93 % " "Info: Total interconnect delay = 0.444 ns ( 20.93 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.121 ns" { clk Sequencer:inst|IR_D2[0]~reg0 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.868 ns" { reset Sequencer:inst|IR_D2[0]~5 Sequencer:inst|IR_D2[0]~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.121 ns" { clk Sequencer:inst|IR_D2[0]~reg0 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rom2 lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[2\] 6.614 ns register " "Info: tco from clock clk to destination pin rom2 through register lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[2\] is 6.614 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.123 ns + Longest register " "Info: + Longest clock path from clock clk to source register is 2.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 71 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 71; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.547 ns) 2.123 ns lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[2\] 2 REG LC_X16_Y10_N7 4 " "Info: 2: + IC(0.446 ns) + CELL(0.547 ns) = 2.123 ns; Loc. = LC_X16_Y10_N7; Fanout = 4; REG Node = 'lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[2\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.993 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.99 % " "Info: Total cell delay = 1.677 ns ( 78.99 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns 21.01 % " "Info: Total interconnect delay = 0.446 ns ( 21.01 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.318 ns + Longest register pin " "Info: + Longest register to pin delay is 4.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[2\] 1 REG LC_X16_Y10_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y10_N7; Fanout = 4; REG Node = 'lpm_counter0:PC\|lpm_counter:lpm_counter_component\|alt_counter_stratix:wysi_counter\|safe_q\[2\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] } "NODE_NAME" } } } { "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/quartus/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.454 ns) 1.033 ns lpm_mux0:add_mux\|lpm_mux:lpm_mux_component\|mux_r8c:auto_generated\|w_result37w~10 2 COMB LC_X15_Y10_N7 2 " "Info: 2: + IC(0.579 ns) + CELL(0.454 ns) = 1.033 ns; Loc. = LC_X15_Y10_N7; Fanout = 2; COMB Node = 'lpm_mux0:add_mux\|lpm_mux:lpm_mux_component\|mux_r8c:auto_generated\|w_result37w~10'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.033 ns" { lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated|w_result37w~10 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_r8c.tdf" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/mux_r8c.tdf" 46 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.663 ns) + CELL(1.622 ns) 4.318 ns rom2 3 PIN Pin_131 0 " "Info: 3: + IC(1.663 ns) + CELL(1.622 ns) = 4.318 ns; Loc. = Pin_131; Fanout = 0; PIN Node = 'rom2'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "3.285 ns" { lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated|w_result37w~10 rom2 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { 448 174 350 464 "rom2" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.076 ns 48.08 % " "Info: Total cell delay = 2.076 ns ( 48.08 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.242 ns 51.92 % " "Info: Total interconnect delay = 2.242 ns ( 51.92 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "4.318 ns" { lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated|w_result37w~10 rom2 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "4.318 ns" { lpm_counter0:PC|lpm_counter:lpm_counter_component|alt_counter_stratix:wysi_counter|safe_q[2] lpm_mux0:add_mux|lpm_mux:lpm_mux_component|mux_r8c:auto_generated|w_result37w~10 rom2 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "Sequencer:inst\|ROM~reg0 reset clk -0.553 ns register " "Info: th for register Sequencer:inst\|ROM~reg0 (data pin = reset, clock pin = clk) is -0.553 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.123 ns + Longest register " "Info: + Longest clock path from clock clk to destination register is 2.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 71 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 71; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.547 ns) 2.123 ns Sequencer:inst\|ROM~reg0 2 REG LC_X16_Y10_N1 14 " "Info: 2: + IC(0.446 ns) + CELL(0.547 ns) = 2.123 ns; Loc. = LC_X16_Y10_N1; Fanout = 14; REG Node = 'Sequencer:inst\|ROM~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.993 ns" { clk Sequencer:inst|ROM~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.99 % " "Info: Total cell delay = 1.677 ns ( 78.99 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns 21.01 % " "Info: Total interconnect delay = 0.446 ns ( 21.01 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk Sequencer:inst|ROM~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.688 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 PIN Pin_16 15 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_16; Fanout = 15; PIN Node = 'reset'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { reset } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -152 -104 64 -136 "reset" "" } { -232 514 544 -216 "reset" "" } { -160 64 98 -144 "reset" "" } { 152 56 90 168 "reset" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.667 ns) 2.688 ns Sequencer:inst\|ROM~reg0 2 REG LC_X16_Y10_N1 14 " "Info: 2: + IC(0.891 ns) + CELL(0.667 ns) = 2.688 ns; Loc. = LC_X16_Y10_N1; Fanout = 14; REG Node = 'Sequencer:inst\|ROM~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "1.558 ns" { reset Sequencer:inst|ROM~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns 66.85 % " "Info: Total cell delay = 1.797 ns ( 66.85 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.891 ns 33.15 % " "Info: Total interconnect delay = 0.891 ns ( 33.15 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.688 ns" { reset Sequencer:inst|ROM~reg0 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk Sequencer:inst|ROM~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.688 ns" { reset Sequencer:inst|ROM~reg0 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk pc_en Sequencer:inst\|PC~reg0 5.038 ns register " "Info: Minimum tco from clock clk to destination pin pc_en through register Sequencer:inst\|PC~reg0 is 5.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.123 ns + Shortest register " "Info: + Shortest clock path from clock clk to source register is 2.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_17 71 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_17; Fanout = 71; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -80 -112 56 -64 "clk" "" } { 200 1088 1112 216 "clk" "" } { 56 1080 1104 72 "clk" "" } { 24 712 736 40 "clk" "" } { -248 512 544 -232 "clk" "" } { 160 512 536 176 "clk" "" } { -88 56 80 -72 "clk" "" } { 184 56 88 200 "clk" "" } { -16 320 352 0 "clk" "" } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.547 ns) 2.123 ns Sequencer:inst\|PC~reg0 2 REG LC_X16_Y10_N2 6 " "Info: 2: + IC(0.446 ns) + CELL(0.547 ns) = 2.123 ns; Loc. = LC_X16_Y10_N2; Fanout = 6; REG Node = 'Sequencer:inst\|PC~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "0.993 ns" { clk Sequencer:inst|PC~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 78.99 % " "Info: Total cell delay = 1.677 ns ( 78.99 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.446 ns 21.01 % " "Info: Total interconnect delay = 0.446 ns ( 21.01 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk Sequencer:inst|PC~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.742 ns + Shortest register pin " "Info: + Shortest register to pin delay is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Sequencer:inst\|PC~reg0 1 REG LC_X16_Y10_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y10_N2; Fanout = 6; REG Node = 'Sequencer:inst\|PC~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "" { Sequencer:inst|PC~reg0 } "NODE_NAME" } } } { "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" "" "" { Text "d:/my documents/_documents/quartus/computers systems/practical 1/sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(1.622 ns) 2.742 ns pc_en 2 PIN Pin_125 0 " "Info: 2: + IC(1.120 ns) + CELL(1.622 ns) = 2.742 ns; Loc. = Pin_125; Fanout = 0; PIN Node = 'pc_en'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.742 ns" { Sequencer:inst|PC~reg0 pc_en } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" "" "" { Schematic "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/Processor.bdf" { { -240 832 1008 -224 "pc_en" "" } { 200 48 88 216 "pc_en" "" } { -248 728 832 -232 "pc_en" "" } } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns 59.15 % " "Info: Total cell delay = 1.622 ns ( 59.15 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns 40.85 % " "Info: Total interconnect delay = 1.120 ns ( 40.85 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.742 ns" { Sequencer:inst|PC~reg0 pc_en } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.123 ns" { clk Sequencer:inst|PC~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor_cmp.qrpt" Compiler "Processor" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Processor/db/Processor.quartus_db" { Floorplan "" "" "2.742 ns" { Sequencer:inst|PC~reg0 pc_en } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 19:24:41 2008 " "Info: Processing ended: Thu Jul 31 19:24:41 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 8 s " "Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings" {  } {  } 0}
