[{"contest_id":"abc142","epoch_second":1570854469,"execution_time":7,"id":7943801,"language":"Ruby (2.3.3)","length":112,"point":100.0,"problem_id":"abc142_a","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc141","epoch_second":1570856674,"execution_time":7,"id":7944169,"language":"Ruby (2.3.3)","length":114,"point":0.0,"problem_id":"abc141_a","result":"WA","user_id":"cycleFPGA"}
,{"contest_id":"abc141","epoch_second":1570856943,"execution_time":7,"id":7944205,"language":"Ruby (2.3.3)","length":114,"point":100.0,"problem_id":"abc141_a","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc140","epoch_second":1570857775,"execution_time":7,"id":7944357,"language":"Ruby (2.3.3)","length":31,"point":100.0,"problem_id":"abc140_a","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc139","epoch_second":1570858366,"execution_time":7,"id":7944476,"language":"Ruby (2.3.3)","length":117,"point":100.0,"problem_id":"abc139_a","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc138","epoch_second":1570858753,"execution_time":7,"id":7944555,"language":"Ruby (2.3.3)","length":70,"point":100.0,"problem_id":"abc138_a","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc137","epoch_second":1570860558,"execution_time":7,"id":7944876,"language":"Ruby (2.3.3)","length":84,"point":100.0,"problem_id":"abc137_a","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc136","epoch_second":1570861437,"execution_time":7,"id":7945029,"language":"Ruby (2.3.3)","length":69,"point":0.0,"problem_id":"abc136_a","result":"WA","user_id":"cycleFPGA"}
,{"contest_id":"abc136","epoch_second":1570861838,"execution_time":7,"id":7945096,"language":"Ruby (2.3.3)","length":100,"point":100.0,"problem_id":"abc136_a","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc135","epoch_second":1570862649,"execution_time":7,"id":7945267,"language":"Ruby (2.3.3)","length":101,"point":100.0,"problem_id":"abc135_a","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc134","epoch_second":1570864171,"execution_time":7,"id":7945559,"language":"Ruby (2.3.3)","length":31,"point":100.0,"problem_id":"abc134_a","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc142","epoch_second":1570867015,"execution_time":46,"id":7946140,"language":"Ruby (2.3.3)","length":150,"point":200.0,"problem_id":"abc142_b","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc141","epoch_second":1570882684,"execution_time":7,"id":7949232,"language":"Ruby (2.3.3)","length":291,"point":200.0,"problem_id":"abc141_b","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc139","epoch_second":1570891248,"execution_time":7,"id":7951180,"language":"Ruby (2.3.3)","length":187,"point":0.0,"problem_id":"abc139_b","result":"WA","user_id":"cycleFPGA"}
,{"contest_id":"abc139","epoch_second":1570892635,"execution_time":7,"id":7951518,"language":"Ruby (2.3.3)","length":75,"point":200.0,"problem_id":"abc139_b","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc138","epoch_second":1570893753,"execution_time":7,"id":7951719,"language":"Ruby (2.3.3)","length":137,"point":200.0,"problem_id":"abc138_b","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc137","epoch_second":1570894812,"execution_time":7,"id":7951912,"language":"Ruby (2.3.3)","length":192,"point":200.0,"problem_id":"abc137_b","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc136","epoch_second":1570936277,"execution_time":7,"id":7954795,"language":"Ruby (2.3.3)","length":290,"point":200.0,"problem_id":"abc136_b","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc135","epoch_second":1570939290,"execution_time":7,"id":7955122,"language":"Ruby (2.3.3)","length":211,"point":200.0,"problem_id":"abc135_b","result":"AC","user_id":"cycleFPGA"}
,{"contest_id":"abc134","epoch_second":1570942333,"execution_time":7,"id":7956539,"language":"Ruby (2.3.3)","length":126,"point":200.0,"problem_id":"abc134_b","result":"AC","user_id":"cycleFPGA"}
]