{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 14:47:10 2024 " "Info: Processing started: Thu May 23 14:47:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu0 -c cpu0 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu0 -c cpu0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 14 " "Info: Parallel compilation is enabled and will use 4 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu0 EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"cpu0\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 29 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 29" {  } { { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "controller:inst8\|Mux83~7 Global clock " "Info: Automatically promoted signal \"controller:inst8\|Mux83~7\" to use Global clock" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "controller:inst8\|Mux35~0 Global clock " "Info: Automatically promoted signal \"controller:inst8\|Mux35~0\" to use Global clock" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "controller:inst8\|Mux12~0 Global clock " "Info: Automatically promoted signal \"controller:inst8\|Mux12~0\" to use Global clock" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "controller:inst8\|Mux49~0 Global clock " "Info: Automatically promoted signal \"controller:inst8\|Mux49~0\" to use Global clock" {  } { { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset Global clock " "Info: Automatically promoted signal \"reset\" to use Global clock" {  } { { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -776 -760 -136 "reset" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset " "Info: Pin \"reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { reset } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -776 -760 -136 "reset" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register ir:inst7\|q\[10\] register flag_reg:inst2\|flag_z -21.167 ns " "Info: Slack time is -21.167 ns between source register \"ir:inst7\|q\[10\]\" and destination register \"flag_reg:inst2\|flag_z\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.739 ns + Largest register register " "Info: + Largest register to register requirement is 0.739 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.199 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 328 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 328; CLK Node = 'clk'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns flag_reg:inst2\|flag_z 2 REG Unassigned 2 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'flag_reg:inst2\|flag_z'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.730 ns" { clk flag_reg:inst2|flag_z } "NODE_NAME" } } { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.199 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 328 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 328; CLK Node = 'clk'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns flag_reg:inst2\|flag_z 2 REG Unassigned 2 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'flag_reg:inst2\|flag_z'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.730 ns" { clk flag_reg:inst2|flag_z } "NODE_NAME" } } { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.199 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 328 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 328; CLK Node = 'clk'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns ir:inst7\|q\[10\] 2 REG Unassigned 28 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 28; REG Node = 'ir:inst7\|q\[10\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.730 ns" { clk ir:inst7|q[10] } "NODE_NAME" } } { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.199 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 328 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 328; CLK Node = 'clk'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns ir:inst7\|q\[10\] 2 REG Unassigned 28 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 28; REG Node = 'ir:inst7\|q\[10\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.730 ns" { clk ir:inst7|q[10] } "NODE_NAME" } } { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -304 -760 -744 -136 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.906 ns - Longest register register " "Info: - Longest register to register delay is 21.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst7\|q\[10\] 1 REG Unassigned 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 28; REG Node = 'ir:inst7\|q\[10\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:inst7|q[10] } "NODE_NAME" } } { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.114 ns) 0.783 ns controller:inst8\|Mux82~0 2 COMB Unassigned 1 " "Info: 2: + IC(0.669 ns) + CELL(0.114 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'controller:inst8\|Mux82~0'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.783 ns" { ir:inst7|q[10] controller:inst8|Mux82~0 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.590 ns) 1.761 ns controller:inst8\|Mux82~1 3 COMB Unassigned 1 " "Info: 3: + IC(0.388 ns) + CELL(0.590 ns) = 1.761 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'controller:inst8\|Mux82~1'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.978 ns" { controller:inst8|Mux82~0 controller:inst8|Mux82~1 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.114 ns) 2.468 ns controller:inst8\|Mux82~2 4 COMB Unassigned 1 " "Info: 4: + IC(0.593 ns) + CELL(0.114 ns) = 2.468 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'controller:inst8\|Mux82~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.707 ns" { controller:inst8|Mux82~1 controller:inst8|Mux82~2 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 3.121 ns controller:inst8\|Mux83~4 5 COMB Unassigned 3 " "Info: 5: + IC(0.211 ns) + CELL(0.442 ns) = 3.121 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'controller:inst8\|Mux83~4'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { controller:inst8|Mux82~2 controller:inst8|Mux83~4 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 3.774 ns controller:inst8\|Mux83~7 6 COMB Unassigned 42 " "Info: 6: + IC(0.361 ns) + CELL(0.292 ns) = 3.774 ns; Loc. = Unassigned; Fanout = 42; COMB Node = 'controller:inst8\|Mux83~7'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { controller:inst8|Mux83~4 controller:inst8|Mux83~7 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 4.688 ns controller:inst8\|dest_reg\[2\] 7 COMB LOOP Unassigned 77 " "Info: 7: + IC(0.000 ns) + CELL(0.914 ns) = 4.688 ns; Loc. = Unassigned; Fanout = 77; COMB LOOP Node = 'controller:inst8\|dest_reg\[2\]'" { { "Info" "ITDB_PART_OF_SCC" "controller:inst8\|dest_reg\[2\] Unassigned " "Info: Loc. = Unassigned; Node \"controller:inst8\|dest_reg\[2\]\"" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst8|dest_reg[2] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst8|dest_reg[2] } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.914 ns" { controller:inst8|Mux83~7 controller:inst8|dest_reg[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.442 ns) 6.435 ns bus_mux:inst28\|Mux30~2 8 COMB Unassigned 1 " "Info: 8: + IC(1.305 ns) + CELL(0.442 ns) = 6.435 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux30~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.747 ns" { controller:inst8|dest_reg[2] bus_mux:inst28|Mux30~2 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.590 ns) 8.150 ns bus_mux:inst28\|Mux30~3 9 COMB Unassigned 1 " "Info: 9: + IC(1.125 ns) + CELL(0.590 ns) = 8.150 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux30~3'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.715 ns" { bus_mux:inst28|Mux30~2 bus_mux:inst28|Mux30~3 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 8.803 ns bus_mux:inst28\|Mux30~6 10 COMB Unassigned 1 " "Info: 10: + IC(0.211 ns) + CELL(0.442 ns) = 8.803 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux30~6'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { bus_mux:inst28|Mux30~3 bus_mux:inst28|Mux30~6 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 9.456 ns bus_mux:inst28\|Mux30~9 11 COMB Unassigned 1 " "Info: 11: + IC(0.361 ns) + CELL(0.292 ns) = 9.456 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux30~9'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { bus_mux:inst28|Mux30~6 bus_mux:inst28|Mux30~9 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.114 ns) 11.270 ns bus_mux:inst28\|Mux30~10 12 COMB Unassigned 2 " "Info: 12: + IC(1.700 ns) + CELL(0.114 ns) = 11.270 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'bus_mux:inst28\|Mux30~10'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.814 ns" { bus_mux:inst28|Mux30~9 bus_mux:inst28|Mux30~10 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.590 ns) 12.625 ns bus_mux:inst28\|Mux30~11 13 COMB Unassigned 11 " "Info: 13: + IC(0.765 ns) + CELL(0.590 ns) = 12.625 ns; Loc. = Unassigned; Fanout = 11; COMB Node = 'bus_mux:inst28\|Mux30~11'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.355 ns" { bus_mux:inst28|Mux30~10 bus_mux:inst28|Mux30~11 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.692 ns) 14.555 ns alu:inst\|Add0~83 14 COMB Unassigned 6 " "Info: 14: + IC(1.238 ns) + CELL(0.692 ns) = 14.555 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'alu:inst\|Add0~83'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.930 ns" { bus_mux:inst28|Mux30~11 alu:inst|Add0~83 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 15.234 ns alu:inst\|Add0~76 15 COMB Unassigned 1 " "Info: 15: + IC(0.000 ns) + CELL(0.679 ns) = 15.234 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst\|Add0~76'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.679 ns" { alu:inst|Add0~83 alu:inst|Add0~76 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.442 ns) 16.127 ns alu:inst\|Mux11~0 16 COMB Unassigned 1 " "Info: 16: + IC(0.451 ns) + CELL(0.442 ns) = 16.127 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst\|Mux11~0'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.893 ns" { alu:inst|Add0~76 alu:inst|Mux11~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.292 ns) 17.392 ns alu:inst\|Mux11~1 17 COMB Unassigned 2 " "Info: 17: + IC(0.973 ns) + CELL(0.292 ns) = 17.392 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'alu:inst\|Mux11~1'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.265 ns" { alu:inst|Mux11~0 alu:inst|Mux11~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.590 ns) 18.717 ns ar:inst9\|q\[4\]~COMBOUT 18 COMB Unassigned 20 " "Info: 18: + IC(0.735 ns) + CELL(0.590 ns) = 18.717 ns; Loc. = Unassigned; Fanout = 20; COMB Node = 'ar:inst9\|q\[4\]~COMBOUT'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.325 ns" { alu:inst|Mux11~1 ar:inst9|q[4]~COMBOUT } "NODE_NAME" } } { "ar.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.292 ns) 20.414 ns alu:inst\|Equal0~2 19 COMB Unassigned 1 " "Info: 19: + IC(1.405 ns) + CELL(0.292 ns) = 20.414 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst\|Equal0~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.697 ns" { ar:inst9|q[4]~COMBOUT alu:inst|Equal0~2 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 21.067 ns alu:inst\|Equal0~3 20 COMB Unassigned 1 " "Info: 20: + IC(0.063 ns) + CELL(0.590 ns) = 21.067 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'alu:inst\|Equal0~3'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { alu:inst|Equal0~2 alu:inst|Equal0~3 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.478 ns) 21.906 ns flag_reg:inst2\|flag_z 21 REG Unassigned 2 " "Info: 21: + IC(0.361 ns) + CELL(0.478 ns) = 21.906 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'flag_reg:inst2\|flag_z'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.839 ns" { alu:inst|Equal0~3 flag_reg:inst2|flag_z } "NODE_NAME" } } { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.991 ns ( 41.04 % ) " "Info: Total cell delay = 8.991 ns ( 41.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.915 ns ( 58.96 % ) " "Info: Total interconnect delay = 12.915 ns ( 58.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "21.906 ns" { ir:inst7|q[10] controller:inst8|Mux82~0 controller:inst8|Mux82~1 controller:inst8|Mux82~2 controller:inst8|Mux83~4 controller:inst8|Mux83~7 controller:inst8|dest_reg[2] bus_mux:inst28|Mux30~2 bus_mux:inst28|Mux30~3 bus_mux:inst28|Mux30~6 bus_mux:inst28|Mux30~9 bus_mux:inst28|Mux30~10 bus_mux:inst28|Mux30~11 alu:inst|Add0~83 alu:inst|Add0~76 alu:inst|Mux11~0 alu:inst|Mux11~1 ar:inst9|q[4]~COMBOUT alu:inst|Equal0~2 alu:inst|Equal0~3 flag_reg:inst2|flag_z } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "21.906 ns" { ir:inst7|q[10] controller:inst8|Mux82~0 controller:inst8|Mux82~1 controller:inst8|Mux82~2 controller:inst8|Mux83~4 controller:inst8|Mux83~7 controller:inst8|dest_reg[2] bus_mux:inst28|Mux30~2 bus_mux:inst28|Mux30~3 bus_mux:inst28|Mux30~6 bus_mux:inst28|Mux30~9 bus_mux:inst28|Mux30~10 bus_mux:inst28|Mux30~11 alu:inst|Add0~83 alu:inst|Add0~76 alu:inst|Mux11~0 alu:inst|Mux11~1 ar:inst9|q[4]~COMBOUT alu:inst|Equal0~2 alu:inst|Equal0~3 flag_reg:inst2|flag_z } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "21.906 ns register register " "Info: Estimated most critical path is register to register delay of 21.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ir:inst7\|q\[10\] 1 REG LAB_X26_Y16 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y16; Fanout = 28; REG Node = 'ir:inst7\|q\[10\]'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ir:inst7|q[10] } "NODE_NAME" } } { "ir.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ir.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.114 ns) 0.783 ns controller:inst8\|Mux82~0 2 COMB LAB_X26_Y16 1 " "Info: 2: + IC(0.669 ns) + CELL(0.114 ns) = 0.783 ns; Loc. = LAB_X26_Y16; Fanout = 1; COMB Node = 'controller:inst8\|Mux82~0'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.783 ns" { ir:inst7|q[10] controller:inst8|Mux82~0 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.590 ns) 1.761 ns controller:inst8\|Mux82~1 3 COMB LAB_X25_Y16 1 " "Info: 3: + IC(0.388 ns) + CELL(0.590 ns) = 1.761 ns; Loc. = LAB_X25_Y16; Fanout = 1; COMB Node = 'controller:inst8\|Mux82~1'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.978 ns" { controller:inst8|Mux82~0 controller:inst8|Mux82~1 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.114 ns) 2.468 ns controller:inst8\|Mux82~2 4 COMB LAB_X25_Y16 1 " "Info: 4: + IC(0.593 ns) + CELL(0.114 ns) = 2.468 ns; Loc. = LAB_X25_Y16; Fanout = 1; COMB Node = 'controller:inst8\|Mux82~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.707 ns" { controller:inst8|Mux82~1 controller:inst8|Mux82~2 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 3.121 ns controller:inst8\|Mux83~4 5 COMB LAB_X25_Y16 3 " "Info: 5: + IC(0.211 ns) + CELL(0.442 ns) = 3.121 ns; Loc. = LAB_X25_Y16; Fanout = 3; COMB Node = 'controller:inst8\|Mux83~4'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { controller:inst8|Mux82~2 controller:inst8|Mux83~4 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 3.774 ns controller:inst8\|Mux83~7 6 COMB LAB_X25_Y16 42 " "Info: 6: + IC(0.361 ns) + CELL(0.292 ns) = 3.774 ns; Loc. = LAB_X25_Y16; Fanout = 42; COMB Node = 'controller:inst8\|Mux83~7'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { controller:inst8|Mux83~4 controller:inst8|Mux83~7 } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 4.688 ns controller:inst8\|dest_reg\[2\] 7 COMB LOOP LAB_X27_Y16 77 " "Info: 7: + IC(0.000 ns) + CELL(0.914 ns) = 4.688 ns; Loc. = LAB_X27_Y16; Fanout = 77; COMB LOOP Node = 'controller:inst8\|dest_reg\[2\]'" { { "Info" "ITDB_PART_OF_SCC" "controller:inst8\|dest_reg\[2\] LAB_X27_Y16 " "Info: Loc. = LAB_X27_Y16; Node \"controller:inst8\|dest_reg\[2\]\"" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst8|dest_reg[2] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { controller:inst8|dest_reg[2] } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/controller.vhd" 17 -1 0 } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.914 ns" { controller:inst8|Mux83~7 controller:inst8|dest_reg[2] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.305 ns) + CELL(0.442 ns) 6.435 ns bus_mux:inst28\|Mux30~2 8 COMB LAB_X25_Y15 1 " "Info: 8: + IC(1.305 ns) + CELL(0.442 ns) = 6.435 ns; Loc. = LAB_X25_Y15; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux30~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.747 ns" { controller:inst8|dest_reg[2] bus_mux:inst28|Mux30~2 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.590 ns) 8.150 ns bus_mux:inst28\|Mux30~3 9 COMB LAB_X27_Y16 1 " "Info: 9: + IC(1.125 ns) + CELL(0.590 ns) = 8.150 ns; Loc. = LAB_X27_Y16; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux30~3'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.715 ns" { bus_mux:inst28|Mux30~2 bus_mux:inst28|Mux30~3 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 8.803 ns bus_mux:inst28\|Mux30~6 10 COMB LAB_X27_Y16 1 " "Info: 10: + IC(0.211 ns) + CELL(0.442 ns) = 8.803 ns; Loc. = LAB_X27_Y16; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux30~6'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { bus_mux:inst28|Mux30~3 bus_mux:inst28|Mux30~6 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 9.456 ns bus_mux:inst28\|Mux30~9 11 COMB LAB_X27_Y16 1 " "Info: 11: + IC(0.361 ns) + CELL(0.292 ns) = 9.456 ns; Loc. = LAB_X27_Y16; Fanout = 1; COMB Node = 'bus_mux:inst28\|Mux30~9'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { bus_mux:inst28|Mux30~6 bus_mux:inst28|Mux30~9 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.114 ns) 11.270 ns bus_mux:inst28\|Mux30~10 12 COMB LAB_X27_Y11 2 " "Info: 12: + IC(1.700 ns) + CELL(0.114 ns) = 11.270 ns; Loc. = LAB_X27_Y11; Fanout = 2; COMB Node = 'bus_mux:inst28\|Mux30~10'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.814 ns" { bus_mux:inst28|Mux30~9 bus_mux:inst28|Mux30~10 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.590 ns) 12.625 ns bus_mux:inst28\|Mux30~11 13 COMB LAB_X24_Y11 11 " "Info: 13: + IC(0.765 ns) + CELL(0.590 ns) = 12.625 ns; Loc. = LAB_X24_Y11; Fanout = 11; COMB Node = 'bus_mux:inst28\|Mux30~11'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.355 ns" { bus_mux:inst28|Mux30~10 bus_mux:inst28|Mux30~11 } "NODE_NAME" } } { "bus_mux.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/bus_mux.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.692 ns) 14.555 ns alu:inst\|Add0~83 14 COMB LAB_X24_Y13 6 " "Info: 14: + IC(1.238 ns) + CELL(0.692 ns) = 14.555 ns; Loc. = LAB_X24_Y13; Fanout = 6; COMB Node = 'alu:inst\|Add0~83'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.930 ns" { bus_mux:inst28|Mux30~11 alu:inst|Add0~83 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 15.234 ns alu:inst\|Add0~76 15 COMB LAB_X24_Y13 1 " "Info: 15: + IC(0.000 ns) + CELL(0.679 ns) = 15.234 ns; Loc. = LAB_X24_Y13; Fanout = 1; COMB Node = 'alu:inst\|Add0~76'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.679 ns" { alu:inst|Add0~83 alu:inst|Add0~76 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.442 ns) 16.127 ns alu:inst\|Mux11~0 16 COMB LAB_X23_Y13 1 " "Info: 16: + IC(0.451 ns) + CELL(0.442 ns) = 16.127 ns; Loc. = LAB_X23_Y13; Fanout = 1; COMB Node = 'alu:inst\|Mux11~0'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.893 ns" { alu:inst|Add0~76 alu:inst|Mux11~0 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.292 ns) 17.392 ns alu:inst\|Mux11~1 17 COMB LAB_X25_Y13 2 " "Info: 17: + IC(0.973 ns) + CELL(0.292 ns) = 17.392 ns; Loc. = LAB_X25_Y13; Fanout = 2; COMB Node = 'alu:inst\|Mux11~1'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.265 ns" { alu:inst|Mux11~0 alu:inst|Mux11~1 } "NODE_NAME" } } { "alu.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/alu.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.590 ns) 18.717 ns ar:inst9\|q\[4\]~COMBOUT 18 COMB LAB_X29_Y13 20 " "Info: 18: + IC(0.735 ns) + CELL(0.590 ns) = 18.717 ns; Loc. = LAB_X29_Y13; Fanout = 20; COMB Node = 'ar:inst9\|q\[4\]~COMBOUT'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.325 ns" { alu:inst|Mux11~1 ar:inst9|q[4]~COMBOUT } "NODE_NAME" } } { "ar.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/ar.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.292 ns) 20.414 ns alu:inst\|Equal0~2 19 COMB LAB_X27_Y17 1 " "Info: 19: + IC(1.405 ns) + CELL(0.292 ns) = 20.414 ns; Loc. = LAB_X27_Y17; Fanout = 1; COMB Node = 'alu:inst\|Equal0~2'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "1.697 ns" { ar:inst9|q[4]~COMBOUT alu:inst|Equal0~2 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 21.067 ns alu:inst\|Equal0~3 20 COMB LAB_X27_Y17 1 " "Info: 20: + IC(0.063 ns) + CELL(0.590 ns) = 21.067 ns; Loc. = LAB_X27_Y17; Fanout = 1; COMB Node = 'alu:inst\|Equal0~3'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.653 ns" { alu:inst|Equal0~2 alu:inst|Equal0~3 } "NODE_NAME" } } { "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/q/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.478 ns) 21.906 ns flag_reg:inst2\|flag_z 21 REG LAB_X27_Y17 2 " "Info: 21: + IC(0.361 ns) + CELL(0.478 ns) = 21.906 ns; Loc. = LAB_X27_Y17; Fanout = 2; REG Node = 'flag_reg:inst2\|flag_z'" {  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "0.839 ns" { alu:inst|Equal0~3 flag_reg:inst2|flag_z } "NODE_NAME" } } { "flag_reg.vhd" "" { Text "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/flag_reg.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.991 ns ( 41.04 % ) " "Info: Total cell delay = 8.991 ns ( 41.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.915 ns ( 58.96 % ) " "Info: Total interconnect delay = 12.915 ns ( 58.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "21.906 ns" { ir:inst7|q[10] controller:inst8|Mux82~0 controller:inst8|Mux82~1 controller:inst8|Mux82~2 controller:inst8|Mux83~4 controller:inst8|Mux83~7 controller:inst8|dest_reg[2] bus_mux:inst28|Mux30~2 bus_mux:inst28|Mux30~3 bus_mux:inst28|Mux30~6 bus_mux:inst28|Mux30~9 bus_mux:inst28|Mux30~10 bus_mux:inst28|Mux30~11 alu:inst|Add0~83 alu:inst|Add0~76 alu:inst|Mux11~0 alu:inst|Mux11~1 ar:inst9|q[4]~COMBOUT alu:inst|Equal0~2 alu:inst|Equal0~3 flag_reg:inst2|flag_z } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info: Average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X21_Y14 X31_Y27 " "Info: Peak interconnect usage is 37% of the available device resources in the region that extends from location X21_Y14 to location X31_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "controller:inst8\|wr (inverted) " "Info: Following pins have the same output enable: controller:inst8\|wr (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[12] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[12\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[8] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[8\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[4] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[4\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[0] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[0\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[13] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[13\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[9] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[9\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[5] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[5\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[1] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[1\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[14] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[14\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[10] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[10\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[6] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[6\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[2] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[2\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[15] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[15\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[11] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[11\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[7] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[7\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional data_bus\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin data_bus\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "d:/q/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/q/quartus/bin64/pin_planner.ppl" { data_bus[3] } } } { "d:/q/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/q/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_bus\[3\]" } } } } { "cpu0.bdf" "" { Schematic "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.bdf" { { -312 672 688 -136 "data_bus\[15..0\]" "" } } } } { "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/q/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_bus[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.fit.smsg " "Info: Generated suppressed messages file C:/Users/Linsiri/Desktop/2024春/计算机组成/综合实验/cpu1/cpu0.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4476 " "Info: Peak virtual memory: 4476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 14:47:14 2024 " "Info: Processing ended: Thu May 23 14:47:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
