# SPDX-License-Identifier: MIT
%YAML 1.2
---
$id: http://devicetree.org/schemas/spi/spi-axil32-verilog.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Verilog 32-Bit AXIL SPI Controller

maintainers:
  - Spencer Chang <spencer@sycee.xyz>

allOf:
  - $ref: "spi-controller.yaml#"

properties:
  compatible:
    enum:
      - axil32verilog,spi-0.1.1

  reg:
    maxItems: 1

  interrupts:
    description: |
      Not specifying an interrupt will force the driver to poll the IP. This can put a lot of
      traffic on the CPU and AXIL bus. If the interrupt-parent is not specified in the tree, it
      should also be specified in this cell. Alternatively, interrupts-extended may be used to
      specify the interrupt.
    maxItems: 1

  clocks:
    items:
      - description: transfer-clock
  clock-names:
    items:
      - const: parent-clk

  num-ss-bits:
    description: Number of chip selects used.
    minimum: 1
    maximum: 32

  sclk-prescale:
    description: The number to divide the system clock by to get sclk. (must be a multiple of 4)
    minimum: 4
    maximum: 65532

required:
  - compatible
  - reg
  - clocks
  - clock-names
  - num-ss-bits
  - sclk-prescale

unevaluatedProperties: false

examples:
  - |
    spi0: spi@41e00000 {
      compatible = "axil32verilog,spi-0.1.1";
      reg = <0x41e00000 0x10000>;
      num-ss-bits = <0x1>;
      sclk-prescale = <32>;
      clocks = <&pl_clk>;
      clock-names = "parent-clk";
    };
    spi1: spi@41d00000 {
      compatible = "axil32verilog,spi-0.1.1";
      reg = <0x41e00000 0x10000>;
      interrupt-parent = <&intc1>;
      interrupts = <5 0>;
      num-ss-bits = <0x1>;
      sclk-prescale = <32>;
      clocks = <&pl_clk>;
      clock-names = "parent-clk";
    };
    spi2: spi@41f00000 {
      compatible = "axil32verilog,spi-0.1.1";
      reg = <0x41e00000 0x10000>;
      interrupts-extended = <&intc1 5 1>;
      num-ss-bits = <0x1>;
      sclk-prescale = <32>;
      clocks = <&pl_clk>;
      clock-names = "parent-clk";
    };
...
