
projekt_e_nucleuo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f10  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d20  080070e8  080070e8  000080e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e08  08007e08  00009010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007e08  08007e08  00008e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e10  08007e10  00009010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e10  08007e10  00008e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007e14  08007e14  00008e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08007e18  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  20000010  08007e28  00009010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e8  08007e28  000092e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f672  00000000  00000000  00009040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002089  00000000  00000000  000186b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c58  00000000  00000000  0001a740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000098d  00000000  00000000  0001b398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023fa7  00000000  00000000  0001bd25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eb34  00000000  00000000  0003fccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ebd3d  00000000  00000000  0004e800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013a53d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000363c  00000000  00000000  0013a580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0013dbbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080070d0 	.word	0x080070d0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	080070d0 	.word	0x080070d0

08000218 <strcmp>:
 8000218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000220:	2a01      	cmp	r2, #1
 8000222:	bf28      	it	cs
 8000224:	429a      	cmpcs	r2, r3
 8000226:	d0f7      	beq.n	8000218 <strcmp>
 8000228:	1ad0      	subs	r0, r2, r3
 800022a:	4770      	bx	lr

0800022c <__aeabi_dmul>:
 800022c:	b570      	push	{r4, r5, r6, lr}
 800022e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000232:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000236:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800023a:	bf1d      	ittte	ne
 800023c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000240:	ea94 0f0c 	teqne	r4, ip
 8000244:	ea95 0f0c 	teqne	r5, ip
 8000248:	f000 f8de 	bleq	8000408 <__aeabi_dmul+0x1dc>
 800024c:	442c      	add	r4, r5
 800024e:	ea81 0603 	eor.w	r6, r1, r3
 8000252:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000256:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800025a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800025e:	bf18      	it	ne
 8000260:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000264:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000268:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800026c:	d038      	beq.n	80002e0 <__aeabi_dmul+0xb4>
 800026e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000272:	f04f 0500 	mov.w	r5, #0
 8000276:	fbe1 e502 	umlal	lr, r5, r1, r2
 800027a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800027e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000282:	f04f 0600 	mov.w	r6, #0
 8000286:	fbe1 5603 	umlal	r5, r6, r1, r3
 800028a:	f09c 0f00 	teq	ip, #0
 800028e:	bf18      	it	ne
 8000290:	f04e 0e01 	orrne.w	lr, lr, #1
 8000294:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000298:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800029c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002a0:	d204      	bcs.n	80002ac <__aeabi_dmul+0x80>
 80002a2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002a6:	416d      	adcs	r5, r5
 80002a8:	eb46 0606 	adc.w	r6, r6, r6
 80002ac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002b0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002b4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002b8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002bc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002c0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002c4:	bf88      	it	hi
 80002c6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002ca:	d81e      	bhi.n	800030a <__aeabi_dmul+0xde>
 80002cc:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002d0:	bf08      	it	eq
 80002d2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002d6:	f150 0000 	adcs.w	r0, r0, #0
 80002da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002de:	bd70      	pop	{r4, r5, r6, pc}
 80002e0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002e4:	ea46 0101 	orr.w	r1, r6, r1
 80002e8:	ea40 0002 	orr.w	r0, r0, r2
 80002ec:	ea81 0103 	eor.w	r1, r1, r3
 80002f0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002f4:	bfc2      	ittt	gt
 80002f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000300:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000304:	f04f 0e00 	mov.w	lr, #0
 8000308:	3c01      	subs	r4, #1
 800030a:	f300 80ab 	bgt.w	8000464 <__aeabi_dmul+0x238>
 800030e:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000312:	bfde      	ittt	le
 8000314:	2000      	movle	r0, #0
 8000316:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800031a:	bd70      	pople	{r4, r5, r6, pc}
 800031c:	f1c4 0400 	rsb	r4, r4, #0
 8000320:	3c20      	subs	r4, #32
 8000322:	da35      	bge.n	8000390 <__aeabi_dmul+0x164>
 8000324:	340c      	adds	r4, #12
 8000326:	dc1b      	bgt.n	8000360 <__aeabi_dmul+0x134>
 8000328:	f104 0414 	add.w	r4, r4, #20
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f305 	lsl.w	r3, r0, r5
 8000334:	fa20 f004 	lsr.w	r0, r0, r4
 8000338:	fa01 f205 	lsl.w	r2, r1, r5
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000344:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000348:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800034c:	fa21 f604 	lsr.w	r6, r1, r4
 8000350:	eb42 0106 	adc.w	r1, r2, r6
 8000354:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000358:	bf08      	it	eq
 800035a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800035e:	bd70      	pop	{r4, r5, r6, pc}
 8000360:	f1c4 040c 	rsb	r4, r4, #12
 8000364:	f1c4 0520 	rsb	r5, r4, #32
 8000368:	fa00 f304 	lsl.w	r3, r0, r4
 800036c:	fa20 f005 	lsr.w	r0, r0, r5
 8000370:	fa01 f204 	lsl.w	r2, r1, r4
 8000374:	ea40 0002 	orr.w	r0, r0, r2
 8000378:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800037c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000380:	f141 0100 	adc.w	r1, r1, #0
 8000384:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000388:	bf08      	it	eq
 800038a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800038e:	bd70      	pop	{r4, r5, r6, pc}
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f205 	lsl.w	r2, r0, r5
 8000398:	ea4e 0e02 	orr.w	lr, lr, r2
 800039c:	fa20 f304 	lsr.w	r3, r0, r4
 80003a0:	fa01 f205 	lsl.w	r2, r1, r5
 80003a4:	ea43 0302 	orr.w	r3, r3, r2
 80003a8:	fa21 f004 	lsr.w	r0, r1, r4
 80003ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003b0:	fa21 f204 	lsr.w	r2, r1, r4
 80003b4:	ea20 0002 	bic.w	r0, r0, r2
 80003b8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003c0:	bf08      	it	eq
 80003c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c6:	bd70      	pop	{r4, r5, r6, pc}
 80003c8:	f094 0f00 	teq	r4, #0
 80003cc:	d10f      	bne.n	80003ee <__aeabi_dmul+0x1c2>
 80003ce:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003d2:	0040      	lsls	r0, r0, #1
 80003d4:	eb41 0101 	adc.w	r1, r1, r1
 80003d8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003dc:	bf08      	it	eq
 80003de:	3c01      	subeq	r4, #1
 80003e0:	d0f7      	beq.n	80003d2 <__aeabi_dmul+0x1a6>
 80003e2:	ea41 0106 	orr.w	r1, r1, r6
 80003e6:	f095 0f00 	teq	r5, #0
 80003ea:	bf18      	it	ne
 80003ec:	4770      	bxne	lr
 80003ee:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003f2:	0052      	lsls	r2, r2, #1
 80003f4:	eb43 0303 	adc.w	r3, r3, r3
 80003f8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003fc:	bf08      	it	eq
 80003fe:	3d01      	subeq	r5, #1
 8000400:	d0f7      	beq.n	80003f2 <__aeabi_dmul+0x1c6>
 8000402:	ea43 0306 	orr.w	r3, r3, r6
 8000406:	4770      	bx	lr
 8000408:	ea94 0f0c 	teq	r4, ip
 800040c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000410:	bf18      	it	ne
 8000412:	ea95 0f0c 	teqne	r5, ip
 8000416:	d00c      	beq.n	8000432 <__aeabi_dmul+0x206>
 8000418:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800041c:	bf18      	it	ne
 800041e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000422:	d1d1      	bne.n	80003c8 <__aeabi_dmul+0x19c>
 8000424:	ea81 0103 	eor.w	r1, r1, r3
 8000428:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd70      	pop	{r4, r5, r6, pc}
 8000432:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000436:	bf06      	itte	eq
 8000438:	4610      	moveq	r0, r2
 800043a:	4619      	moveq	r1, r3
 800043c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000440:	d019      	beq.n	8000476 <__aeabi_dmul+0x24a>
 8000442:	ea94 0f0c 	teq	r4, ip
 8000446:	d102      	bne.n	800044e <__aeabi_dmul+0x222>
 8000448:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800044c:	d113      	bne.n	8000476 <__aeabi_dmul+0x24a>
 800044e:	ea95 0f0c 	teq	r5, ip
 8000452:	d105      	bne.n	8000460 <__aeabi_dmul+0x234>
 8000454:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000458:	bf1c      	itt	ne
 800045a:	4610      	movne	r0, r2
 800045c:	4619      	movne	r1, r3
 800045e:	d10a      	bne.n	8000476 <__aeabi_dmul+0x24a>
 8000460:	ea81 0103 	eor.w	r1, r1, r3
 8000464:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800046c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800047a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800047e:	bd70      	pop	{r4, r5, r6, pc}

08000480 <__aeabi_drsub>:
 8000480:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000484:	e002      	b.n	800048c <__adddf3>
 8000486:	bf00      	nop

08000488 <__aeabi_dsub>:
 8000488:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800048c <__adddf3>:
 800048c:	b530      	push	{r4, r5, lr}
 800048e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000492:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	bf1f      	itttt	ne
 80004a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b2:	f000 80e2 	beq.w	800067a <__adddf3+0x1ee>
 80004b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004be:	bfb8      	it	lt
 80004c0:	426d      	neglt	r5, r5
 80004c2:	dd0c      	ble.n	80004de <__adddf3+0x52>
 80004c4:	442c      	add	r4, r5
 80004c6:	ea80 0202 	eor.w	r2, r0, r2
 80004ca:	ea81 0303 	eor.w	r3, r1, r3
 80004ce:	ea82 0000 	eor.w	r0, r2, r0
 80004d2:	ea83 0101 	eor.w	r1, r3, r1
 80004d6:	ea80 0202 	eor.w	r2, r0, r2
 80004da:	ea81 0303 	eor.w	r3, r1, r3
 80004de:	2d36      	cmp	r5, #54	@ 0x36
 80004e0:	bf88      	it	hi
 80004e2:	bd30      	pophi	{r4, r5, pc}
 80004e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x70>
 80004f6:	4240      	negs	r0, r0
 80004f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000500:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000504:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000508:	d002      	beq.n	8000510 <__adddf3+0x84>
 800050a:	4252      	negs	r2, r2
 800050c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000510:	ea94 0f05 	teq	r4, r5
 8000514:	f000 80a7 	beq.w	8000666 <__adddf3+0x1da>
 8000518:	f1a4 0401 	sub.w	r4, r4, #1
 800051c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000520:	db0d      	blt.n	800053e <__adddf3+0xb2>
 8000522:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000526:	fa22 f205 	lsr.w	r2, r2, r5
 800052a:	1880      	adds	r0, r0, r2
 800052c:	f141 0100 	adc.w	r1, r1, #0
 8000530:	fa03 f20e 	lsl.w	r2, r3, lr
 8000534:	1880      	adds	r0, r0, r2
 8000536:	fa43 f305 	asr.w	r3, r3, r5
 800053a:	4159      	adcs	r1, r3
 800053c:	e00e      	b.n	800055c <__adddf3+0xd0>
 800053e:	f1a5 0520 	sub.w	r5, r5, #32
 8000542:	f10e 0e20 	add.w	lr, lr, #32
 8000546:	2a01      	cmp	r2, #1
 8000548:	fa03 fc0e 	lsl.w	ip, r3, lr
 800054c:	bf28      	it	cs
 800054e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000552:	fa43 f305 	asr.w	r3, r3, r5
 8000556:	18c0      	adds	r0, r0, r3
 8000558:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800055c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000560:	d507      	bpl.n	8000572 <__adddf3+0xe6>
 8000562:	f04f 0e00 	mov.w	lr, #0
 8000566:	f1dc 0c00 	rsbs	ip, ip, #0
 800056a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800056e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000572:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000576:	d31b      	bcc.n	80005b0 <__adddf3+0x124>
 8000578:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800057c:	d30c      	bcc.n	8000598 <__adddf3+0x10c>
 800057e:	0849      	lsrs	r1, r1, #1
 8000580:	ea5f 0030 	movs.w	r0, r0, rrx
 8000584:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000588:	f104 0401 	add.w	r4, r4, #1
 800058c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000590:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000594:	f080 809a 	bcs.w	80006cc <__adddf3+0x240>
 8000598:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800059c:	bf08      	it	eq
 800059e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005a2:	f150 0000 	adcs.w	r0, r0, #0
 80005a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005aa:	ea41 0105 	orr.w	r1, r1, r5
 80005ae:	bd30      	pop	{r4, r5, pc}
 80005b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005b4:	4140      	adcs	r0, r0
 80005b6:	eb41 0101 	adc.w	r1, r1, r1
 80005ba:	3c01      	subs	r4, #1
 80005bc:	bf28      	it	cs
 80005be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005c2:	d2e9      	bcs.n	8000598 <__adddf3+0x10c>
 80005c4:	f091 0f00 	teq	r1, #0
 80005c8:	bf04      	itt	eq
 80005ca:	4601      	moveq	r1, r0
 80005cc:	2000      	moveq	r0, #0
 80005ce:	fab1 f381 	clz	r3, r1
 80005d2:	bf08      	it	eq
 80005d4:	3320      	addeq	r3, #32
 80005d6:	f1a3 030b 	sub.w	r3, r3, #11
 80005da:	f1b3 0220 	subs.w	r2, r3, #32
 80005de:	da0c      	bge.n	80005fa <__adddf3+0x16e>
 80005e0:	320c      	adds	r2, #12
 80005e2:	dd08      	ble.n	80005f6 <__adddf3+0x16a>
 80005e4:	f102 0c14 	add.w	ip, r2, #20
 80005e8:	f1c2 020c 	rsb	r2, r2, #12
 80005ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80005f0:	fa21 f102 	lsr.w	r1, r1, r2
 80005f4:	e00c      	b.n	8000610 <__adddf3+0x184>
 80005f6:	f102 0214 	add.w	r2, r2, #20
 80005fa:	bfd8      	it	le
 80005fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000600:	fa01 f102 	lsl.w	r1, r1, r2
 8000604:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000608:	bfdc      	itt	le
 800060a:	ea41 010c 	orrle.w	r1, r1, ip
 800060e:	4090      	lslle	r0, r2
 8000610:	1ae4      	subs	r4, r4, r3
 8000612:	bfa2      	ittt	ge
 8000614:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000618:	4329      	orrge	r1, r5
 800061a:	bd30      	popge	{r4, r5, pc}
 800061c:	ea6f 0404 	mvn.w	r4, r4
 8000620:	3c1f      	subs	r4, #31
 8000622:	da1c      	bge.n	800065e <__adddf3+0x1d2>
 8000624:	340c      	adds	r4, #12
 8000626:	dc0e      	bgt.n	8000646 <__adddf3+0x1ba>
 8000628:	f104 0414 	add.w	r4, r4, #20
 800062c:	f1c4 0220 	rsb	r2, r4, #32
 8000630:	fa20 f004 	lsr.w	r0, r0, r4
 8000634:	fa01 f302 	lsl.w	r3, r1, r2
 8000638:	ea40 0003 	orr.w	r0, r0, r3
 800063c:	fa21 f304 	lsr.w	r3, r1, r4
 8000640:	ea45 0103 	orr.w	r1, r5, r3
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	f1c4 040c 	rsb	r4, r4, #12
 800064a:	f1c4 0220 	rsb	r2, r4, #32
 800064e:	fa20 f002 	lsr.w	r0, r0, r2
 8000652:	fa01 f304 	lsl.w	r3, r1, r4
 8000656:	ea40 0003 	orr.w	r0, r0, r3
 800065a:	4629      	mov	r1, r5
 800065c:	bd30      	pop	{r4, r5, pc}
 800065e:	fa21 f004 	lsr.w	r0, r1, r4
 8000662:	4629      	mov	r1, r5
 8000664:	bd30      	pop	{r4, r5, pc}
 8000666:	f094 0f00 	teq	r4, #0
 800066a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800066e:	bf06      	itte	eq
 8000670:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000674:	3401      	addeq	r4, #1
 8000676:	3d01      	subne	r5, #1
 8000678:	e74e      	b.n	8000518 <__adddf3+0x8c>
 800067a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067e:	bf18      	it	ne
 8000680:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000684:	d029      	beq.n	80006da <__adddf3+0x24e>
 8000686:	ea94 0f05 	teq	r4, r5
 800068a:	bf08      	it	eq
 800068c:	ea90 0f02 	teqeq	r0, r2
 8000690:	d005      	beq.n	800069e <__adddf3+0x212>
 8000692:	ea54 0c00 	orrs.w	ip, r4, r0
 8000696:	bf04      	itt	eq
 8000698:	4619      	moveq	r1, r3
 800069a:	4610      	moveq	r0, r2
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	ea91 0f03 	teq	r1, r3
 80006a2:	bf1e      	ittt	ne
 80006a4:	2100      	movne	r1, #0
 80006a6:	2000      	movne	r0, #0
 80006a8:	bd30      	popne	{r4, r5, pc}
 80006aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006ae:	d105      	bne.n	80006bc <__adddf3+0x230>
 80006b0:	0040      	lsls	r0, r0, #1
 80006b2:	4149      	adcs	r1, r1
 80006b4:	bf28      	it	cs
 80006b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006ba:	bd30      	pop	{r4, r5, pc}
 80006bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006c0:	bf3c      	itt	cc
 80006c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006c6:	bd30      	popcc	{r4, r5, pc}
 80006c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006d4:	f04f 0000 	mov.w	r0, #0
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006de:	bf1a      	itte	ne
 80006e0:	4619      	movne	r1, r3
 80006e2:	4610      	movne	r0, r2
 80006e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006e8:	bf1c      	itt	ne
 80006ea:	460b      	movne	r3, r1
 80006ec:	4602      	movne	r2, r0
 80006ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006f2:	bf06      	itte	eq
 80006f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006f8:	ea91 0f03 	teqeq	r1, r3
 80006fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	bf00      	nop

08000704 <__aeabi_ui2d>:
 8000704:	f090 0f00 	teq	r0, #0
 8000708:	bf04      	itt	eq
 800070a:	2100      	moveq	r1, #0
 800070c:	4770      	bxeq	lr
 800070e:	b530      	push	{r4, r5, lr}
 8000710:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000714:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000718:	f04f 0500 	mov.w	r5, #0
 800071c:	f04f 0100 	mov.w	r1, #0
 8000720:	e750      	b.n	80005c4 <__adddf3+0x138>
 8000722:	bf00      	nop

08000724 <__aeabi_i2d>:
 8000724:	f090 0f00 	teq	r0, #0
 8000728:	bf04      	itt	eq
 800072a:	2100      	moveq	r1, #0
 800072c:	4770      	bxeq	lr
 800072e:	b530      	push	{r4, r5, lr}
 8000730:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000734:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000738:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800073c:	bf48      	it	mi
 800073e:	4240      	negmi	r0, r0
 8000740:	f04f 0100 	mov.w	r1, #0
 8000744:	e73e      	b.n	80005c4 <__adddf3+0x138>
 8000746:	bf00      	nop

08000748 <__aeabi_f2d>:
 8000748:	0042      	lsls	r2, r0, #1
 800074a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800074e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000752:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000756:	bf1f      	itttt	ne
 8000758:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800075c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000760:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000764:	4770      	bxne	lr
 8000766:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800076a:	bf08      	it	eq
 800076c:	4770      	bxeq	lr
 800076e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000772:	bf04      	itt	eq
 8000774:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000778:	4770      	bxeq	lr
 800077a:	b530      	push	{r4, r5, lr}
 800077c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000780:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000784:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	e71c      	b.n	80005c4 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_ul2d>:
 800078c:	ea50 0201 	orrs.w	r2, r0, r1
 8000790:	bf08      	it	eq
 8000792:	4770      	bxeq	lr
 8000794:	b530      	push	{r4, r5, lr}
 8000796:	f04f 0500 	mov.w	r5, #0
 800079a:	e00a      	b.n	80007b2 <__aeabi_l2d+0x16>

0800079c <__aeabi_l2d>:
 800079c:	ea50 0201 	orrs.w	r2, r0, r1
 80007a0:	bf08      	it	eq
 80007a2:	4770      	bxeq	lr
 80007a4:	b530      	push	{r4, r5, lr}
 80007a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007aa:	d502      	bpl.n	80007b2 <__aeabi_l2d+0x16>
 80007ac:	4240      	negs	r0, r0
 80007ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007be:	f43f aed8 	beq.w	8000572 <__adddf3+0xe6>
 80007c2:	f04f 0203 	mov.w	r2, #3
 80007c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ca:	bf18      	it	ne
 80007cc:	3203      	addne	r2, #3
 80007ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007d2:	bf18      	it	ne
 80007d4:	3203      	addne	r2, #3
 80007d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007da:	f1c2 0320 	rsb	r3, r2, #32
 80007de:	fa00 fc03 	lsl.w	ip, r0, r3
 80007e2:	fa20 f002 	lsr.w	r0, r0, r2
 80007e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80007ea:	ea40 000e 	orr.w	r0, r0, lr
 80007ee:	fa21 f102 	lsr.w	r1, r1, r2
 80007f2:	4414      	add	r4, r2
 80007f4:	e6bd      	b.n	8000572 <__adddf3+0xe6>
 80007f6:	bf00      	nop

080007f8 <__gedf2>:
 80007f8:	f04f 3cff 	mov.w	ip, #4294967295
 80007fc:	e006      	b.n	800080c <__cmpdf2+0x4>
 80007fe:	bf00      	nop

08000800 <__ledf2>:
 8000800:	f04f 0c01 	mov.w	ip, #1
 8000804:	e002      	b.n	800080c <__cmpdf2+0x4>
 8000806:	bf00      	nop

08000808 <__cmpdf2>:
 8000808:	f04f 0c01 	mov.w	ip, #1
 800080c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000810:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000814:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000818:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800081c:	bf18      	it	ne
 800081e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000822:	d01b      	beq.n	800085c <__cmpdf2+0x54>
 8000824:	b001      	add	sp, #4
 8000826:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800082a:	bf0c      	ite	eq
 800082c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000830:	ea91 0f03 	teqne	r1, r3
 8000834:	bf02      	ittt	eq
 8000836:	ea90 0f02 	teqeq	r0, r2
 800083a:	2000      	moveq	r0, #0
 800083c:	4770      	bxeq	lr
 800083e:	f110 0f00 	cmn.w	r0, #0
 8000842:	ea91 0f03 	teq	r1, r3
 8000846:	bf58      	it	pl
 8000848:	4299      	cmppl	r1, r3
 800084a:	bf08      	it	eq
 800084c:	4290      	cmpeq	r0, r2
 800084e:	bf2c      	ite	cs
 8000850:	17d8      	asrcs	r0, r3, #31
 8000852:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000856:	f040 0001 	orr.w	r0, r0, #1
 800085a:	4770      	bx	lr
 800085c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000860:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000864:	d102      	bne.n	800086c <__cmpdf2+0x64>
 8000866:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800086a:	d107      	bne.n	800087c <__cmpdf2+0x74>
 800086c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000870:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000874:	d1d6      	bne.n	8000824 <__cmpdf2+0x1c>
 8000876:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800087a:	d0d3      	beq.n	8000824 <__cmpdf2+0x1c>
 800087c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000880:	4770      	bx	lr
 8000882:	bf00      	nop

08000884 <__aeabi_cdrcmple>:
 8000884:	4684      	mov	ip, r0
 8000886:	4610      	mov	r0, r2
 8000888:	4662      	mov	r2, ip
 800088a:	468c      	mov	ip, r1
 800088c:	4619      	mov	r1, r3
 800088e:	4663      	mov	r3, ip
 8000890:	e000      	b.n	8000894 <__aeabi_cdcmpeq>
 8000892:	bf00      	nop

08000894 <__aeabi_cdcmpeq>:
 8000894:	b501      	push	{r0, lr}
 8000896:	f7ff ffb7 	bl	8000808 <__cmpdf2>
 800089a:	2800      	cmp	r0, #0
 800089c:	bf48      	it	mi
 800089e:	f110 0f00 	cmnmi.w	r0, #0
 80008a2:	bd01      	pop	{r0, pc}

080008a4 <__aeabi_dcmpeq>:
 80008a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a8:	f7ff fff4 	bl	8000894 <__aeabi_cdcmpeq>
 80008ac:	bf0c      	ite	eq
 80008ae:	2001      	moveq	r0, #1
 80008b0:	2000      	movne	r0, #0
 80008b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b6:	bf00      	nop

080008b8 <__aeabi_dcmplt>:
 80008b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008bc:	f7ff ffea 	bl	8000894 <__aeabi_cdcmpeq>
 80008c0:	bf34      	ite	cc
 80008c2:	2001      	movcc	r0, #1
 80008c4:	2000      	movcs	r0, #0
 80008c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ca:	bf00      	nop

080008cc <__aeabi_dcmple>:
 80008cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008d0:	f7ff ffe0 	bl	8000894 <__aeabi_cdcmpeq>
 80008d4:	bf94      	ite	ls
 80008d6:	2001      	movls	r0, #1
 80008d8:	2000      	movhi	r0, #0
 80008da:	f85d fb08 	ldr.w	pc, [sp], #8
 80008de:	bf00      	nop

080008e0 <__aeabi_dcmpge>:
 80008e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008e4:	f7ff ffce 	bl	8000884 <__aeabi_cdrcmple>
 80008e8:	bf94      	ite	ls
 80008ea:	2001      	movls	r0, #1
 80008ec:	2000      	movhi	r0, #0
 80008ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80008f2:	bf00      	nop

080008f4 <__aeabi_dcmpgt>:
 80008f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008f8:	f7ff ffc4 	bl	8000884 <__aeabi_cdrcmple>
 80008fc:	bf34      	ite	cc
 80008fe:	2001      	movcc	r0, #1
 8000900:	2000      	movcs	r0, #0
 8000902:	f85d fb08 	ldr.w	pc, [sp], #8
 8000906:	bf00      	nop

08000908 <__aeabi_d2iz>:
 8000908:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800090c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000910:	d215      	bcs.n	800093e <__aeabi_d2iz+0x36>
 8000912:	d511      	bpl.n	8000938 <__aeabi_d2iz+0x30>
 8000914:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000918:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800091c:	d912      	bls.n	8000944 <__aeabi_d2iz+0x3c>
 800091e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000922:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000926:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800092a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800092e:	fa23 f002 	lsr.w	r0, r3, r2
 8000932:	bf18      	it	ne
 8000934:	4240      	negne	r0, r0
 8000936:	4770      	bx	lr
 8000938:	f04f 0000 	mov.w	r0, #0
 800093c:	4770      	bx	lr
 800093e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000942:	d105      	bne.n	8000950 <__aeabi_d2iz+0x48>
 8000944:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000948:	bf08      	it	eq
 800094a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800094e:	4770      	bx	lr
 8000950:	f04f 0000 	mov.w	r0, #0
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop

08000958 <__aeabi_d2f>:
 8000958:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800095c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000960:	bf24      	itt	cs
 8000962:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000966:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800096a:	d90d      	bls.n	8000988 <__aeabi_d2f+0x30>
 800096c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000970:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000974:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000978:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 800097c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000980:	bf08      	it	eq
 8000982:	f020 0001 	biceq.w	r0, r0, #1
 8000986:	4770      	bx	lr
 8000988:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 800098c:	d121      	bne.n	80009d2 <__aeabi_d2f+0x7a>
 800098e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000992:	bfbc      	itt	lt
 8000994:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000998:	4770      	bxlt	lr
 800099a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009a2:	f1c2 0218 	rsb	r2, r2, #24
 80009a6:	f1c2 0c20 	rsb	ip, r2, #32
 80009aa:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ae:	fa20 f002 	lsr.w	r0, r0, r2
 80009b2:	bf18      	it	ne
 80009b4:	f040 0001 	orrne.w	r0, r0, #1
 80009b8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009bc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009c0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009c4:	ea40 000c 	orr.w	r0, r0, ip
 80009c8:	fa23 f302 	lsr.w	r3, r3, r2
 80009cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009d0:	e7cc      	b.n	800096c <__aeabi_d2f+0x14>
 80009d2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009d6:	d107      	bne.n	80009e8 <__aeabi_d2f+0x90>
 80009d8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009dc:	bf1e      	ittt	ne
 80009de:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009e2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009e6:	4770      	bxne	lr
 80009e8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009ec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_uldivmod>:
 80009f8:	b953      	cbnz	r3, 8000a10 <__aeabi_uldivmod+0x18>
 80009fa:	b94a      	cbnz	r2, 8000a10 <__aeabi_uldivmod+0x18>
 80009fc:	2900      	cmp	r1, #0
 80009fe:	bf08      	it	eq
 8000a00:	2800      	cmpeq	r0, #0
 8000a02:	bf1c      	itt	ne
 8000a04:	f04f 31ff 	movne.w	r1, #4294967295
 8000a08:	f04f 30ff 	movne.w	r0, #4294967295
 8000a0c:	f000 b988 	b.w	8000d20 <__aeabi_idiv0>
 8000a10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a18:	f000 f806 	bl	8000a28 <__udivmoddi4>
 8000a1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a24:	b004      	add	sp, #16
 8000a26:	4770      	bx	lr

08000a28 <__udivmoddi4>:
 8000a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a2c:	9d08      	ldr	r5, [sp, #32]
 8000a2e:	468e      	mov	lr, r1
 8000a30:	4604      	mov	r4, r0
 8000a32:	4688      	mov	r8, r1
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d14a      	bne.n	8000ace <__udivmoddi4+0xa6>
 8000a38:	428a      	cmp	r2, r1
 8000a3a:	4617      	mov	r7, r2
 8000a3c:	d962      	bls.n	8000b04 <__udivmoddi4+0xdc>
 8000a3e:	fab2 f682 	clz	r6, r2
 8000a42:	b14e      	cbz	r6, 8000a58 <__udivmoddi4+0x30>
 8000a44:	f1c6 0320 	rsb	r3, r6, #32
 8000a48:	fa01 f806 	lsl.w	r8, r1, r6
 8000a4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000a50:	40b7      	lsls	r7, r6
 8000a52:	ea43 0808 	orr.w	r8, r3, r8
 8000a56:	40b4      	lsls	r4, r6
 8000a58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a5c:	fa1f fc87 	uxth.w	ip, r7
 8000a60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000a64:	0c23      	lsrs	r3, r4, #16
 8000a66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000a6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000a72:	429a      	cmp	r2, r3
 8000a74:	d909      	bls.n	8000a8a <__udivmoddi4+0x62>
 8000a76:	18fb      	adds	r3, r7, r3
 8000a78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000a7c:	f080 80ea 	bcs.w	8000c54 <__udivmoddi4+0x22c>
 8000a80:	429a      	cmp	r2, r3
 8000a82:	f240 80e7 	bls.w	8000c54 <__udivmoddi4+0x22c>
 8000a86:	3902      	subs	r1, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	1a9a      	subs	r2, r3, r2
 8000a8c:	b2a3      	uxth	r3, r4
 8000a8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000a92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000a96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a9e:	459c      	cmp	ip, r3
 8000aa0:	d909      	bls.n	8000ab6 <__udivmoddi4+0x8e>
 8000aa2:	18fb      	adds	r3, r7, r3
 8000aa4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000aa8:	f080 80d6 	bcs.w	8000c58 <__udivmoddi4+0x230>
 8000aac:	459c      	cmp	ip, r3
 8000aae:	f240 80d3 	bls.w	8000c58 <__udivmoddi4+0x230>
 8000ab2:	443b      	add	r3, r7
 8000ab4:	3802      	subs	r0, #2
 8000ab6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000aba:	eba3 030c 	sub.w	r3, r3, ip
 8000abe:	2100      	movs	r1, #0
 8000ac0:	b11d      	cbz	r5, 8000aca <__udivmoddi4+0xa2>
 8000ac2:	40f3      	lsrs	r3, r6
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	e9c5 3200 	strd	r3, r2, [r5]
 8000aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ace:	428b      	cmp	r3, r1
 8000ad0:	d905      	bls.n	8000ade <__udivmoddi4+0xb6>
 8000ad2:	b10d      	cbz	r5, 8000ad8 <__udivmoddi4+0xb0>
 8000ad4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ad8:	2100      	movs	r1, #0
 8000ada:	4608      	mov	r0, r1
 8000adc:	e7f5      	b.n	8000aca <__udivmoddi4+0xa2>
 8000ade:	fab3 f183 	clz	r1, r3
 8000ae2:	2900      	cmp	r1, #0
 8000ae4:	d146      	bne.n	8000b74 <__udivmoddi4+0x14c>
 8000ae6:	4573      	cmp	r3, lr
 8000ae8:	d302      	bcc.n	8000af0 <__udivmoddi4+0xc8>
 8000aea:	4282      	cmp	r2, r0
 8000aec:	f200 8105 	bhi.w	8000cfa <__udivmoddi4+0x2d2>
 8000af0:	1a84      	subs	r4, r0, r2
 8000af2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000af6:	2001      	movs	r0, #1
 8000af8:	4690      	mov	r8, r2
 8000afa:	2d00      	cmp	r5, #0
 8000afc:	d0e5      	beq.n	8000aca <__udivmoddi4+0xa2>
 8000afe:	e9c5 4800 	strd	r4, r8, [r5]
 8000b02:	e7e2      	b.n	8000aca <__udivmoddi4+0xa2>
 8000b04:	2a00      	cmp	r2, #0
 8000b06:	f000 8090 	beq.w	8000c2a <__udivmoddi4+0x202>
 8000b0a:	fab2 f682 	clz	r6, r2
 8000b0e:	2e00      	cmp	r6, #0
 8000b10:	f040 80a4 	bne.w	8000c5c <__udivmoddi4+0x234>
 8000b14:	1a8a      	subs	r2, r1, r2
 8000b16:	0c03      	lsrs	r3, r0, #16
 8000b18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b1c:	b280      	uxth	r0, r0
 8000b1e:	b2bc      	uxth	r4, r7
 8000b20:	2101      	movs	r1, #1
 8000b22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000b32:	429a      	cmp	r2, r3
 8000b34:	d907      	bls.n	8000b46 <__udivmoddi4+0x11e>
 8000b36:	18fb      	adds	r3, r7, r3
 8000b38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b3c:	d202      	bcs.n	8000b44 <__udivmoddi4+0x11c>
 8000b3e:	429a      	cmp	r2, r3
 8000b40:	f200 80e0 	bhi.w	8000d04 <__udivmoddi4+0x2dc>
 8000b44:	46c4      	mov	ip, r8
 8000b46:	1a9b      	subs	r3, r3, r2
 8000b48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b54:	fb02 f404 	mul.w	r4, r2, r4
 8000b58:	429c      	cmp	r4, r3
 8000b5a:	d907      	bls.n	8000b6c <__udivmoddi4+0x144>
 8000b5c:	18fb      	adds	r3, r7, r3
 8000b5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000b62:	d202      	bcs.n	8000b6a <__udivmoddi4+0x142>
 8000b64:	429c      	cmp	r4, r3
 8000b66:	f200 80ca 	bhi.w	8000cfe <__udivmoddi4+0x2d6>
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	1b1b      	subs	r3, r3, r4
 8000b6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000b72:	e7a5      	b.n	8000ac0 <__udivmoddi4+0x98>
 8000b74:	f1c1 0620 	rsb	r6, r1, #32
 8000b78:	408b      	lsls	r3, r1
 8000b7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000b7e:	431f      	orrs	r7, r3
 8000b80:	fa0e f401 	lsl.w	r4, lr, r1
 8000b84:	fa20 f306 	lsr.w	r3, r0, r6
 8000b88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000b8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000b90:	4323      	orrs	r3, r4
 8000b92:	fa00 f801 	lsl.w	r8, r0, r1
 8000b96:	fa1f fc87 	uxth.w	ip, r7
 8000b9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000b9e:	0c1c      	lsrs	r4, r3, #16
 8000ba0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ba4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ba8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000bac:	45a6      	cmp	lr, r4
 8000bae:	fa02 f201 	lsl.w	r2, r2, r1
 8000bb2:	d909      	bls.n	8000bc8 <__udivmoddi4+0x1a0>
 8000bb4:	193c      	adds	r4, r7, r4
 8000bb6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000bba:	f080 809c 	bcs.w	8000cf6 <__udivmoddi4+0x2ce>
 8000bbe:	45a6      	cmp	lr, r4
 8000bc0:	f240 8099 	bls.w	8000cf6 <__udivmoddi4+0x2ce>
 8000bc4:	3802      	subs	r0, #2
 8000bc6:	443c      	add	r4, r7
 8000bc8:	eba4 040e 	sub.w	r4, r4, lr
 8000bcc:	fa1f fe83 	uxth.w	lr, r3
 8000bd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000bd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000bd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000bdc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000be0:	45a4      	cmp	ip, r4
 8000be2:	d908      	bls.n	8000bf6 <__udivmoddi4+0x1ce>
 8000be4:	193c      	adds	r4, r7, r4
 8000be6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000bea:	f080 8082 	bcs.w	8000cf2 <__udivmoddi4+0x2ca>
 8000bee:	45a4      	cmp	ip, r4
 8000bf0:	d97f      	bls.n	8000cf2 <__udivmoddi4+0x2ca>
 8000bf2:	3b02      	subs	r3, #2
 8000bf4:	443c      	add	r4, r7
 8000bf6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000bfa:	eba4 040c 	sub.w	r4, r4, ip
 8000bfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c02:	4564      	cmp	r4, ip
 8000c04:	4673      	mov	r3, lr
 8000c06:	46e1      	mov	r9, ip
 8000c08:	d362      	bcc.n	8000cd0 <__udivmoddi4+0x2a8>
 8000c0a:	d05f      	beq.n	8000ccc <__udivmoddi4+0x2a4>
 8000c0c:	b15d      	cbz	r5, 8000c26 <__udivmoddi4+0x1fe>
 8000c0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000c12:	eb64 0409 	sbc.w	r4, r4, r9
 8000c16:	fa04 f606 	lsl.w	r6, r4, r6
 8000c1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000c1e:	431e      	orrs	r6, r3
 8000c20:	40cc      	lsrs	r4, r1
 8000c22:	e9c5 6400 	strd	r6, r4, [r5]
 8000c26:	2100      	movs	r1, #0
 8000c28:	e74f      	b.n	8000aca <__udivmoddi4+0xa2>
 8000c2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c2e:	0c01      	lsrs	r1, r0, #16
 8000c30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c34:	b280      	uxth	r0, r0
 8000c36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c3a:	463b      	mov	r3, r7
 8000c3c:	4638      	mov	r0, r7
 8000c3e:	463c      	mov	r4, r7
 8000c40:	46b8      	mov	r8, r7
 8000c42:	46be      	mov	lr, r7
 8000c44:	2620      	movs	r6, #32
 8000c46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c4a:	eba2 0208 	sub.w	r2, r2, r8
 8000c4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c52:	e766      	b.n	8000b22 <__udivmoddi4+0xfa>
 8000c54:	4601      	mov	r1, r0
 8000c56:	e718      	b.n	8000a8a <__udivmoddi4+0x62>
 8000c58:	4610      	mov	r0, r2
 8000c5a:	e72c      	b.n	8000ab6 <__udivmoddi4+0x8e>
 8000c5c:	f1c6 0220 	rsb	r2, r6, #32
 8000c60:	fa2e f302 	lsr.w	r3, lr, r2
 8000c64:	40b7      	lsls	r7, r6
 8000c66:	40b1      	lsls	r1, r6
 8000c68:	fa20 f202 	lsr.w	r2, r0, r2
 8000c6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c70:	430a      	orrs	r2, r1
 8000c72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000c76:	b2bc      	uxth	r4, r7
 8000c78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c7c:	0c11      	lsrs	r1, r2, #16
 8000c7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c82:	fb08 f904 	mul.w	r9, r8, r4
 8000c86:	40b0      	lsls	r0, r6
 8000c88:	4589      	cmp	r9, r1
 8000c8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000c8e:	b280      	uxth	r0, r0
 8000c90:	d93e      	bls.n	8000d10 <__udivmoddi4+0x2e8>
 8000c92:	1879      	adds	r1, r7, r1
 8000c94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000c98:	d201      	bcs.n	8000c9e <__udivmoddi4+0x276>
 8000c9a:	4589      	cmp	r9, r1
 8000c9c:	d81f      	bhi.n	8000cde <__udivmoddi4+0x2b6>
 8000c9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ca2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ca6:	fb09 f804 	mul.w	r8, r9, r4
 8000caa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cae:	b292      	uxth	r2, r2
 8000cb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cb4:	4542      	cmp	r2, r8
 8000cb6:	d229      	bcs.n	8000d0c <__udivmoddi4+0x2e4>
 8000cb8:	18ba      	adds	r2, r7, r2
 8000cba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000cbe:	d2c4      	bcs.n	8000c4a <__udivmoddi4+0x222>
 8000cc0:	4542      	cmp	r2, r8
 8000cc2:	d2c2      	bcs.n	8000c4a <__udivmoddi4+0x222>
 8000cc4:	f1a9 0102 	sub.w	r1, r9, #2
 8000cc8:	443a      	add	r2, r7
 8000cca:	e7be      	b.n	8000c4a <__udivmoddi4+0x222>
 8000ccc:	45f0      	cmp	r8, lr
 8000cce:	d29d      	bcs.n	8000c0c <__udivmoddi4+0x1e4>
 8000cd0:	ebbe 0302 	subs.w	r3, lr, r2
 8000cd4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000cd8:	3801      	subs	r0, #1
 8000cda:	46e1      	mov	r9, ip
 8000cdc:	e796      	b.n	8000c0c <__udivmoddi4+0x1e4>
 8000cde:	eba7 0909 	sub.w	r9, r7, r9
 8000ce2:	4449      	add	r1, r9
 8000ce4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ce8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cec:	fb09 f804 	mul.w	r8, r9, r4
 8000cf0:	e7db      	b.n	8000caa <__udivmoddi4+0x282>
 8000cf2:	4673      	mov	r3, lr
 8000cf4:	e77f      	b.n	8000bf6 <__udivmoddi4+0x1ce>
 8000cf6:	4650      	mov	r0, sl
 8000cf8:	e766      	b.n	8000bc8 <__udivmoddi4+0x1a0>
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e6fd      	b.n	8000afa <__udivmoddi4+0xd2>
 8000cfe:	443b      	add	r3, r7
 8000d00:	3a02      	subs	r2, #2
 8000d02:	e733      	b.n	8000b6c <__udivmoddi4+0x144>
 8000d04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d08:	443b      	add	r3, r7
 8000d0a:	e71c      	b.n	8000b46 <__udivmoddi4+0x11e>
 8000d0c:	4649      	mov	r1, r9
 8000d0e:	e79c      	b.n	8000c4a <__udivmoddi4+0x222>
 8000d10:	eba1 0109 	sub.w	r1, r1, r9
 8000d14:	46c4      	mov	ip, r8
 8000d16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d1a:	fb09 f804 	mul.w	r8, r9, r4
 8000d1e:	e7c4      	b.n	8000caa <__udivmoddi4+0x282>

08000d20 <__aeabi_idiv0>:
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop

08000d24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d28:	f000 fdaf 	bl	800188a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d2c:	f000 f82c 	bl	8000d88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d30:	f000 f942 	bl	8000fb8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d34:	f000 f8fe 	bl	8000f34 <MX_DMA_Init>
  MX_UART4_Init();
 8000d38:	f000 f8b0 	bl	8000e9c <MX_UART4_Init>
  MX_SPI2_Init();
 8000d3c:	f000 f870 	bl	8000e20 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart4, &rx_byte, 1); //omogucujemo interrupt da povežemo python sa mikrokontrolerom
 8000d40:	2201      	movs	r2, #1
 8000d42:	490d      	ldr	r1, [pc, #52]	@ (8000d78 <main+0x54>)
 8000d44:	480d      	ldr	r0, [pc, #52]	@ (8000d7c <main+0x58>)
 8000d46:	f002 ff19 	bl	8003b7c <HAL_UART_Receive_IT>

  myPacket.header = 0xAA;
 8000d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000d80 <main+0x5c>)
 8000d4c:	22aa      	movs	r2, #170	@ 0xaa
 8000d4e:	701a      	strb	r2, [r3, #0]
  myPacket.footer = 0x0A;
 8000d50:	4b0b      	ldr	r3, [pc, #44]	@ (8000d80 <main+0x5c>)
 8000d52:	220a      	movs	r2, #10
 8000d54:	715a      	strb	r2, [r3, #5]
    /* USER CODE END WHILE */



    /* USER CODE BEGIN 3 */
	  if (streaming)
 8000d56:	4b0b      	ldr	r3, [pc, #44]	@ (8000d84 <main+0x60>)
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d007      	beq.n	8000d70 <main+0x4c>
	    {
	      // Pošalji paket

	        generate_ecg_sample();
 8000d60:	f000 fa4e 	bl	8001200 <generate_ecg_sample>
	        send_packet();
 8000d64:	f000 faf0 	bl	8001348 <send_packet>


	      // Čekaj točno 5ms za 200 Hz
	      HAL_Delay(5);
 8000d68:	2005      	movs	r0, #5
 8000d6a:	f000 fdff 	bl	800196c <HAL_Delay>
 8000d6e:	e7f2      	b.n	8000d56 <main+0x32>
	    }
	    else
	    {
	      // Kad nema streaming, provjeri UART komande
	      HAL_Delay(10);
 8000d70:	200a      	movs	r0, #10
 8000d72:	f000 fdfb 	bl	800196c <HAL_Delay>
	  if (streaming)
 8000d76:	e7ee      	b.n	8000d56 <main+0x32>
 8000d78:	200002a4 	.word	0x200002a4
 8000d7c:	20000150 	.word	0x20000150
 8000d80:	200002dc 	.word	0x200002dc
 8000d84:	200002c9 	.word	0x200002c9

08000d88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b094      	sub	sp, #80	@ 0x50
 8000d8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d8e:	f107 0318 	add.w	r3, r7, #24
 8000d92:	2238      	movs	r2, #56	@ 0x38
 8000d94:	2100      	movs	r1, #0
 8000d96:	4618      	mov	r0, r3
 8000d98:	f005 f948 	bl	800602c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]
 8000da4:	609a      	str	r2, [r3, #8]
 8000da6:	60da      	str	r2, [r3, #12]
 8000da8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000daa:	2000      	movs	r0, #0
 8000dac:	f001 fc0c 	bl	80025c8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000db0:	2302      	movs	r3, #2
 8000db2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000db4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000db8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dba:	2340      	movs	r3, #64	@ 0x40
 8000dbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000dc6:	2304      	movs	r3, #4
 8000dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000dca:	2355      	movs	r3, #85	@ 0x55
 8000dcc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dda:	f107 0318 	add.w	r3, r7, #24
 8000dde:	4618      	mov	r0, r3
 8000de0:	f001 fca6 	bl	8002730 <HAL_RCC_OscConfig>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000dea:	f000 fb0f 	bl	800140c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dee:	230f      	movs	r3, #15
 8000df0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000df2:	2303      	movs	r3, #3
 8000df4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e02:	1d3b      	adds	r3, r7, #4
 8000e04:	2104      	movs	r1, #4
 8000e06:	4618      	mov	r0, r3
 8000e08:	f001 ffa4 	bl	8002d54 <HAL_RCC_ClockConfig>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000e12:	f000 fafb 	bl	800140c <Error_Handler>
  }
}
 8000e16:	bf00      	nop
 8000e18:	3750      	adds	r7, #80	@ 0x50
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}
	...

08000e20 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000e24:	4b1b      	ldr	r3, [pc, #108]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e26:	4a1c      	ldr	r2, [pc, #112]	@ (8000e98 <MX_SPI2_Init+0x78>)
 8000e28:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e2c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000e30:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e32:	4b18      	ldr	r3, [pc, #96]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e38:	4b16      	ldr	r3, [pc, #88]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e3a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000e3e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e40:	4b14      	ldr	r3, [pc, #80]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e46:	4b13      	ldr	r3, [pc, #76]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e4c:	4b11      	ldr	r3, [pc, #68]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e52:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000e54:	4b0f      	ldr	r3, [pc, #60]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e56:	2210      	movs	r2, #16
 8000e58:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e60:	4b0c      	ldr	r3, [pc, #48]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e66:	4b0b      	ldr	r3, [pc, #44]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000e6c:	4b09      	ldr	r3, [pc, #36]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e6e:	2207      	movs	r2, #7
 8000e70:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e72:	4b08      	ldr	r3, [pc, #32]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000e78:	4b06      	ldr	r3, [pc, #24]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e7a:	2208      	movs	r2, #8
 8000e7c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e7e:	4805      	ldr	r0, [pc, #20]	@ (8000e94 <MX_SPI2_Init+0x74>)
 8000e80:	f002 fbd2 	bl	8003628 <HAL_SPI_Init>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000e8a:	f000 fabf 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	2000002c 	.word	0x2000002c
 8000e98:	40003800 	.word	0x40003800

08000e9c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000ea0:	4b22      	ldr	r3, [pc, #136]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000ea2:	4a23      	ldr	r2, [pc, #140]	@ (8000f30 <MX_UART4_Init+0x94>)
 8000ea4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000ea6:	4b21      	ldr	r3, [pc, #132]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000ea8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000eac:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000eae:	4b1f      	ldr	r3, [pc, #124]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000eba:	4b1c      	ldr	r3, [pc, #112]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000ec0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000ec2:	220c      	movs	r2, #12
 8000ec4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ec6:	4b19      	ldr	r3, [pc, #100]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ecc:	4b17      	ldr	r3, [pc, #92]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ed2:	4b16      	ldr	r3, [pc, #88]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ed8:	4b14      	ldr	r3, [pc, #80]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ede:	4b13      	ldr	r3, [pc, #76]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000ee4:	4811      	ldr	r0, [pc, #68]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000ee6:	f002 fd6a 	bl	80039be <HAL_UART_Init>
 8000eea:	4603      	mov	r3, r0
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000ef0:	f000 fa8c 	bl	800140c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	480d      	ldr	r0, [pc, #52]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000ef8:	f004 ffcd 	bl	8005e96 <HAL_UARTEx_SetTxFifoThreshold>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000f02:	f000 fa83 	bl	800140c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f06:	2100      	movs	r1, #0
 8000f08:	4808      	ldr	r0, [pc, #32]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000f0a:	f005 f802 	bl	8005f12 <HAL_UARTEx_SetRxFifoThreshold>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000f14:	f000 fa7a 	bl	800140c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000f18:	4804      	ldr	r0, [pc, #16]	@ (8000f2c <MX_UART4_Init+0x90>)
 8000f1a:	f004 ff83 	bl	8005e24 <HAL_UARTEx_DisableFifoMode>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000f24:	f000 fa72 	bl	800140c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000f28:	bf00      	nop
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	20000150 	.word	0x20000150
 8000f30:	40004c00 	.word	0x40004c00

08000f34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8000fb4 <MX_DMA_Init+0x80>)
 8000f3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f3e:	4a1d      	ldr	r2, [pc, #116]	@ (8000fb4 <MX_DMA_Init+0x80>)
 8000f40:	f043 0304 	orr.w	r3, r3, #4
 8000f44:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f46:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb4 <MX_DMA_Init+0x80>)
 8000f48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f4a:	f003 0304 	and.w	r3, r3, #4
 8000f4e:	607b      	str	r3, [r7, #4]
 8000f50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f52:	4b18      	ldr	r3, [pc, #96]	@ (8000fb4 <MX_DMA_Init+0x80>)
 8000f54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f56:	4a17      	ldr	r2, [pc, #92]	@ (8000fb4 <MX_DMA_Init+0x80>)
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f5e:	4b15      	ldr	r3, [pc, #84]	@ (8000fb4 <MX_DMA_Init+0x80>)
 8000f60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f62:	f003 0301 	and.w	r3, r3, #1
 8000f66:	603b      	str	r3, [r7, #0]
 8000f68:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	200b      	movs	r0, #11
 8000f70:	f000 fdf9 	bl	8001b66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f74:	200b      	movs	r0, #11
 8000f76:	f000 fe10 	bl	8001b9a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	200c      	movs	r0, #12
 8000f80:	f000 fdf1 	bl	8001b66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000f84:	200c      	movs	r0, #12
 8000f86:	f000 fe08 	bl	8001b9a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	200d      	movs	r0, #13
 8000f90:	f000 fde9 	bl	8001b66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000f94:	200d      	movs	r0, #13
 8000f96:	f000 fe00 	bl	8001b9a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	200e      	movs	r0, #14
 8000fa0:	f000 fde1 	bl	8001b66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000fa4:	200e      	movs	r0, #14
 8000fa6:	f000 fdf8 	bl	8001b9a <HAL_NVIC_EnableIRQ>

}
 8000faa:	bf00      	nop
 8000fac:	3708      	adds	r7, #8
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40021000 	.word	0x40021000

08000fb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08a      	sub	sp, #40	@ 0x28
 8000fbc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbe:	f107 0314 	add.w	r3, r7, #20
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
 8000fcc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fce:	4b38      	ldr	r3, [pc, #224]	@ (80010b0 <MX_GPIO_Init+0xf8>)
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd2:	4a37      	ldr	r2, [pc, #220]	@ (80010b0 <MX_GPIO_Init+0xf8>)
 8000fd4:	f043 0304 	orr.w	r3, r3, #4
 8000fd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fda:	4b35      	ldr	r3, [pc, #212]	@ (80010b0 <MX_GPIO_Init+0xf8>)
 8000fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fde:	f003 0304 	and.w	r3, r3, #4
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fe6:	4b32      	ldr	r3, [pc, #200]	@ (80010b0 <MX_GPIO_Init+0xf8>)
 8000fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fea:	4a31      	ldr	r2, [pc, #196]	@ (80010b0 <MX_GPIO_Init+0xf8>)
 8000fec:	f043 0320 	orr.w	r3, r3, #32
 8000ff0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ff2:	4b2f      	ldr	r3, [pc, #188]	@ (80010b0 <MX_GPIO_Init+0xf8>)
 8000ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ff6:	f003 0320 	and.w	r3, r3, #32
 8000ffa:	60fb      	str	r3, [r7, #12]
 8000ffc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffe:	4b2c      	ldr	r3, [pc, #176]	@ (80010b0 <MX_GPIO_Init+0xf8>)
 8001000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001002:	4a2b      	ldr	r2, [pc, #172]	@ (80010b0 <MX_GPIO_Init+0xf8>)
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800100a:	4b29      	ldr	r3, [pc, #164]	@ (80010b0 <MX_GPIO_Init+0xf8>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100e:	f003 0301 	and.w	r3, r3, #1
 8001012:	60bb      	str	r3, [r7, #8]
 8001014:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001016:	4b26      	ldr	r3, [pc, #152]	@ (80010b0 <MX_GPIO_Init+0xf8>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101a:	4a25      	ldr	r2, [pc, #148]	@ (80010b0 <MX_GPIO_Init+0xf8>)
 800101c:	f043 0302 	orr.w	r3, r3, #2
 8001020:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001022:	4b23      	ldr	r3, [pc, #140]	@ (80010b0 <MX_GPIO_Init+0xf8>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001026:	f003 0302 	and.w	r3, r3, #2
 800102a:	607b      	str	r3, [r7, #4]
 800102c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800102e:	2200      	movs	r2, #0
 8001030:	2120      	movs	r1, #32
 8001032:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001036:	f001 fa8b 	bl	8002550 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800103a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800103e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001040:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001044:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	4619      	mov	r1, r3
 8001050:	4818      	ldr	r0, [pc, #96]	@ (80010b4 <MX_GPIO_Init+0xfc>)
 8001052:	f001 f8fb 	bl	800224c <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_Pin LPUART1_RX_Pin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001056:	230c      	movs	r3, #12
 8001058:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105a:	2302      	movs	r3, #2
 800105c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001062:	2300      	movs	r3, #0
 8001064:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001066:	230c      	movs	r3, #12
 8001068:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106a:	f107 0314 	add.w	r3, r7, #20
 800106e:	4619      	mov	r1, r3
 8001070:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001074:	f001 f8ea 	bl	800224c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001078:	2320      	movs	r3, #32
 800107a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800107c:	2301      	movs	r3, #1
 800107e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001084:	2300      	movs	r3, #0
 8001086:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001088:	f107 0314 	add.w	r3, r7, #20
 800108c:	4619      	mov	r1, r3
 800108e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001092:	f001 f8db 	bl	800224c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001096:	2200      	movs	r2, #0
 8001098:	2100      	movs	r1, #0
 800109a:	2028      	movs	r0, #40	@ 0x28
 800109c:	f000 fd63 	bl	8001b66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80010a0:	2028      	movs	r0, #40	@ 0x28
 80010a2:	f000 fd7a 	bl	8001b9a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010a6:	bf00      	nop
 80010a8:	3728      	adds	r7, #40	@ 0x28
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	40021000 	.word	0x40021000
 80010b4:	48000800 	.word	0x48000800

080010b8 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
//Nakon što se triggera interrupt na rx, ova se funkcija automatski poziva

{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART4)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a2b      	ldr	r2, [pc, #172]	@ (8001174 <HAL_UART_RxCpltCallback+0xbc>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d14f      	bne.n	800116a <HAL_UART_RxCpltCallback+0xb2>
    {
        if (rx_byte == '\n')   // kraj poruke, poruke koje šaljemo iz pythonu moraju zavrsavat na '\n'
 80010ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001178 <HAL_UART_RxCpltCallback+0xc0>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b0a      	cmp	r3, #10
 80010d0:	d134      	bne.n	800113c <HAL_UART_RxCpltCallback+0x84>
        {
            rx_buffer[rx_index] = '\0';
 80010d2:	4b2a      	ldr	r3, [pc, #168]	@ (800117c <HAL_UART_RxCpltCallback+0xc4>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	4b29      	ldr	r3, [pc, #164]	@ (8001180 <HAL_UART_RxCpltCallback+0xc8>)
 80010da:	2100      	movs	r1, #0
 80010dc:	5499      	strb	r1, [r3, r2]
            rx_index = 0;
 80010de:	4b27      	ldr	r3, [pc, #156]	@ (800117c <HAL_UART_RxCpltCallback+0xc4>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	701a      	strb	r2, [r3, #0]

            if (strcmp(rx_buffer, "#?#") == 0)
 80010e4:	4927      	ldr	r1, [pc, #156]	@ (8001184 <HAL_UART_RxCpltCallback+0xcc>)
 80010e6:	4826      	ldr	r0, [pc, #152]	@ (8001180 <HAL_UART_RxCpltCallback+0xc8>)
 80010e8:	f7ff f896 	bl	8000218 <strcmp>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d106      	bne.n	8001100 <HAL_UART_RxCpltCallback+0x48>
            {
                // SYNC zahtjev saljemo sa uartom u python skriptu
            	//preko uarta5 šaljemo znak !, koji sadrži samo jedan bajt i timeout je 100ms
                HAL_UART_Transmit(&huart4, (uint8_t*)"!", 1, 100);
 80010f2:	2364      	movs	r3, #100	@ 0x64
 80010f4:	2201      	movs	r2, #1
 80010f6:	4924      	ldr	r1, [pc, #144]	@ (8001188 <HAL_UART_RxCpltCallback+0xd0>)
 80010f8:	4824      	ldr	r0, [pc, #144]	@ (800118c <HAL_UART_RxCpltCallback+0xd4>)
 80010fa:	f002 fcb0 	bl	8003a5e <HAL_UART_Transmit>
 80010fe:	e02f      	b.n	8001160 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#A#") == 0)
 8001100:	4923      	ldr	r1, [pc, #140]	@ (8001190 <HAL_UART_RxCpltCallback+0xd8>)
 8001102:	481f      	ldr	r0, [pc, #124]	@ (8001180 <HAL_UART_RxCpltCallback+0xc8>)
 8001104:	f7ff f888 	bl	8000218 <strcmp>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d107      	bne.n	800111e <HAL_UART_RxCpltCallback+0x66>
            {
            	//strcmp(a,b) - usporedjuje dva stringa i ako su jednaki vraca nulu
                // START STREAM
                //start_streaming();
            	HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 800110e:	2201      	movs	r2, #1
 8001110:	4919      	ldr	r1, [pc, #100]	@ (8001178 <HAL_UART_RxCpltCallback+0xc0>)
 8001112:	481e      	ldr	r0, [pc, #120]	@ (800118c <HAL_UART_RxCpltCallback+0xd4>)
 8001114:	f002 fd32 	bl	8003b7c <HAL_UART_Receive_IT>
            	start_sine_stream();
 8001118:	f000 f854 	bl	80011c4 <start_sine_stream>
 800111c:	e020      	b.n	8001160 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#S#") == 0)
 800111e:	491d      	ldr	r1, [pc, #116]	@ (8001194 <HAL_UART_RxCpltCallback+0xdc>)
 8001120:	4817      	ldr	r0, [pc, #92]	@ (8001180 <HAL_UART_RxCpltCallback+0xc8>)
 8001122:	f7ff f879 	bl	8000218 <strcmp>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d102      	bne.n	8001132 <HAL_UART_RxCpltCallback+0x7a>
            {
                // STOP STREAM
                stop_streaming();
 800112c:	f000 f836 	bl	800119c <stop_streaming>
 8001130:	e016      	b.n	8001160 <HAL_UART_RxCpltCallback+0xa8>
            }
            else if(strcmp(rx_buffer, "#D#") == 0)
 8001132:	4919      	ldr	r1, [pc, #100]	@ (8001198 <HAL_UART_RxCpltCallback+0xe0>)
 8001134:	4812      	ldr	r0, [pc, #72]	@ (8001180 <HAL_UART_RxCpltCallback+0xc8>)
 8001136:	f7ff f86f 	bl	8000218 <strcmp>
 800113a:	e011      	b.n	8001160 <HAL_UART_RxCpltCallback+0xa8>

            }
        }
        else
        {
            rx_buffer[rx_index++] = rx_byte;
 800113c:	4b0f      	ldr	r3, [pc, #60]	@ (800117c <HAL_UART_RxCpltCallback+0xc4>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	1c5a      	adds	r2, r3, #1
 8001142:	b2d1      	uxtb	r1, r2
 8001144:	4a0d      	ldr	r2, [pc, #52]	@ (800117c <HAL_UART_RxCpltCallback+0xc4>)
 8001146:	7011      	strb	r1, [r2, #0]
 8001148:	461a      	mov	r2, r3
 800114a:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <HAL_UART_RxCpltCallback+0xc0>)
 800114c:	7819      	ldrb	r1, [r3, #0]
 800114e:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <HAL_UART_RxCpltCallback+0xc8>)
 8001150:	5499      	strb	r1, [r3, r2]
            if (rx_index >= sizeof(rx_buffer))
 8001152:	4b0a      	ldr	r3, [pc, #40]	@ (800117c <HAL_UART_RxCpltCallback+0xc4>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b1f      	cmp	r3, #31
 8001158:	d902      	bls.n	8001160 <HAL_UART_RxCpltCallback+0xa8>
                rx_index = 0;
 800115a:	4b08      	ldr	r3, [pc, #32]	@ (800117c <HAL_UART_RxCpltCallback+0xc4>)
 800115c:	2200      	movs	r2, #0
 800115e:	701a      	strb	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 8001160:	2201      	movs	r2, #1
 8001162:	4905      	ldr	r1, [pc, #20]	@ (8001178 <HAL_UART_RxCpltCallback+0xc0>)
 8001164:	4809      	ldr	r0, [pc, #36]	@ (800118c <HAL_UART_RxCpltCallback+0xd4>)
 8001166:	f002 fd09 	bl	8003b7c <HAL_UART_Receive_IT>

    }
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40004c00 	.word	0x40004c00
 8001178:	200002a4 	.word	0x200002a4
 800117c:	200002c8 	.word	0x200002c8
 8001180:	200002a8 	.word	0x200002a8
 8001184:	080070e8 	.word	0x080070e8
 8001188:	080070ec 	.word	0x080070ec
 800118c:	20000150 	.word	0x20000150
 8001190:	080070f0 	.word	0x080070f0
 8001194:	080070f4 	.word	0x080070f4
 8001198:	080070f8 	.word	0x080070f8

0800119c <stop_streaming>:
        HAL_UART_Transmit_DMA(&huart4,(uint8_t*)&myPacket , sizeof(myPacket));
    }
}

void stop_streaming(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	transfer_complete = 0;
 80011a0:	4b05      	ldr	r3, [pc, #20]	@ (80011b8 <stop_streaming+0x1c>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	701a      	strb	r2, [r3, #0]
    streaming = 0;
 80011a6:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <stop_streaming+0x20>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	701a      	strb	r2, [r3, #0]
    HAL_UART_AbortTransmit(&huart4);
 80011ac:	4804      	ldr	r0, [pc, #16]	@ (80011c0 <stop_streaming+0x24>)
 80011ae:	f002 fdb1 	bl	8003d14 <HAL_UART_AbortTransmit>
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000001 	.word	0x20000001
 80011bc:	200002c9 	.word	0x200002c9
 80011c0:	20000150 	.word	0x20000150

080011c4 <start_sine_stream>:


void start_sine_stream(void){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	if (!streaming)
 80011c8:	4b0a      	ldr	r3, [pc, #40]	@ (80011f4 <start_sine_stream+0x30>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d10d      	bne.n	80011ee <start_sine_stream+0x2a>
	  {
	    streaming = 1;
 80011d2:	4b08      	ldr	r3, [pc, #32]	@ (80011f4 <start_sine_stream+0x30>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	701a      	strb	r2, [r3, #0]
	    transfer_complete = 1;
 80011d8:	4b07      	ldr	r3, [pc, #28]	@ (80011f8 <start_sine_stream+0x34>)
 80011da:	2201      	movs	r2, #1
 80011dc:	701a      	strb	r2, [r3, #0]
	    sin_phase = 0.0;
 80011de:	4b07      	ldr	r3, [pc, #28]	@ (80011fc <start_sine_stream+0x38>)
 80011e0:	f04f 0200 	mov.w	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
	    // Pošalji prvi paket
	    generate_ecg_sample();
 80011e6:	f000 f80b 	bl	8001200 <generate_ecg_sample>
	    send_packet();
 80011ea:	f000 f8ad 	bl	8001348 <send_packet>
	  }
}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	200002c9 	.word	0x200002c9
 80011f8:	20000001 	.word	0x20000001
 80011fc:	200002d4 	.word	0x200002d4

08001200 <generate_ecg_sample>:




void generate_ecg_sample(void)
	{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
	  // Generiraj sinusni val
      phase_increment = (TWO_PI * SIN_FREQ_HZ) / SAMPLE_RATE_HZ;
 8001206:	4b46      	ldr	r3, [pc, #280]	@ (8001320 <generate_ecg_sample+0x120>)
 8001208:	4a46      	ldr	r2, [pc, #280]	@ (8001324 <generate_ecg_sample+0x124>)
 800120a:	601a      	str	r2, [r3, #0]
	  float sample = SIN_AMPLITUDE * sin(sin_phase) + DC_OFFSET;
 800120c:	4b46      	ldr	r3, [pc, #280]	@ (8001328 <generate_ecg_sample+0x128>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fa99 	bl	8000748 <__aeabi_f2d>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	ec43 2b10 	vmov	d0, r2, r3
 800121e:	f004 ff33 	bl	8006088 <sin>
 8001222:	ec51 0b10 	vmov	r0, r1, d0
 8001226:	f04f 0200 	mov.w	r2, #0
 800122a:	4b40      	ldr	r3, [pc, #256]	@ (800132c <generate_ecg_sample+0x12c>)
 800122c:	f7fe fffe 	bl	800022c <__aeabi_dmul>
 8001230:	4602      	mov	r2, r0
 8001232:	460b      	mov	r3, r1
 8001234:	4610      	mov	r0, r2
 8001236:	4619      	mov	r1, r3
 8001238:	f04f 0200 	mov.w	r2, #0
 800123c:	4b3c      	ldr	r3, [pc, #240]	@ (8001330 <generate_ecg_sample+0x130>)
 800123e:	f7ff f925 	bl	800048c <__adddf3>
 8001242:	4602      	mov	r2, r0
 8001244:	460b      	mov	r3, r1
 8001246:	4610      	mov	r0, r2
 8001248:	4619      	mov	r1, r3
 800124a:	f7ff fb85 	bl	8000958 <__aeabi_d2f>
 800124e:	4603      	mov	r3, r0
 8001250:	607b      	str	r3, [r7, #4]

	  // Ograniči vrijednosti (za 12-bitni raspon 0-4095)
	  if (sample > 4095.0)
 8001252:	edd7 7a01 	vldr	s15, [r7, #4]
 8001256:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8001334 <generate_ecg_sample+0x134>
 800125a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800125e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001262:	dd01      	ble.n	8001268 <generate_ecg_sample+0x68>
	    sample = 4095.0;
 8001264:	4b34      	ldr	r3, [pc, #208]	@ (8001338 <generate_ecg_sample+0x138>)
 8001266:	607b      	str	r3, [r7, #4]
	  if (sample < 0.0)
 8001268:	edd7 7a01 	vldr	s15, [r7, #4]
 800126c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001274:	d502      	bpl.n	800127c <generate_ecg_sample+0x7c>
	    sample = 0.0;
 8001276:	f04f 0300 	mov.w	r3, #0
 800127a:	607b      	str	r3, [r7, #4]

	  // Spremi u paket
	  myPacket.ecg_raw = ecg_mock_data[mock_index];
 800127c:	4b2f      	ldr	r3, [pc, #188]	@ (800133c <generate_ecg_sample+0x13c>)
 800127e:	881b      	ldrh	r3, [r3, #0]
 8001280:	b29b      	uxth	r3, r3
 8001282:	461a      	mov	r2, r3
 8001284:	4b2e      	ldr	r3, [pc, #184]	@ (8001340 <generate_ecg_sample+0x140>)
 8001286:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800128a:	461a      	mov	r2, r3
 800128c:	4b2d      	ldr	r3, [pc, #180]	@ (8001344 <generate_ecg_sample+0x144>)
 800128e:	f8c3 2001 	str.w	r2, [r3, #1]
	  mock_index += 1;
 8001292:	4b2a      	ldr	r3, [pc, #168]	@ (800133c <generate_ecg_sample+0x13c>)
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	b29b      	uxth	r3, r3
 8001298:	3301      	adds	r3, #1
 800129a:	b29a      	uxth	r2, r3
 800129c:	4b27      	ldr	r3, [pc, #156]	@ (800133c <generate_ecg_sample+0x13c>)
 800129e:	801a      	strh	r2, [r3, #0]
	  if(mock_index == 1399){
 80012a0:	4b26      	ldr	r3, [pc, #152]	@ (800133c <generate_ecg_sample+0x13c>)
 80012a2:	881b      	ldrh	r3, [r3, #0]
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	f240 5277 	movw	r2, #1399	@ 0x577
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d102      	bne.n	80012b4 <generate_ecg_sample+0xb4>
		  mock_index = 0;
 80012ae:	4b23      	ldr	r3, [pc, #140]	@ (800133c <generate_ecg_sample+0x13c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	801a      	strh	r2, [r3, #0]
	  }

	  // Ažuriraj fazu za sljedeći sample
	  sin_phase += phase_increment;
 80012b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001328 <generate_ecg_sample+0x128>)
 80012b6:	ed93 7a00 	vldr	s14, [r3]
 80012ba:	4b19      	ldr	r3, [pc, #100]	@ (8001320 <generate_ecg_sample+0x120>)
 80012bc:	edd3 7a00 	vldr	s15, [r3]
 80012c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012c4:	4b18      	ldr	r3, [pc, #96]	@ (8001328 <generate_ecg_sample+0x128>)
 80012c6:	edc3 7a00 	vstr	s15, [r3]

	  if (sin_phase > TWO_PI)
 80012ca:	4b17      	ldr	r3, [pc, #92]	@ (8001328 <generate_ecg_sample+0x128>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff fa3a 	bl	8000748 <__aeabi_f2d>
 80012d4:	a310      	add	r3, pc, #64	@ (adr r3, 8001318 <generate_ecg_sample+0x118>)
 80012d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012da:	f7ff fb0b 	bl	80008f4 <__aeabi_dcmpgt>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d100      	bne.n	80012e6 <generate_ecg_sample+0xe6>
	    sin_phase -= TWO_PI;
	}
 80012e4:	e012      	b.n	800130c <generate_ecg_sample+0x10c>
	    sin_phase -= TWO_PI;
 80012e6:	4b10      	ldr	r3, [pc, #64]	@ (8001328 <generate_ecg_sample+0x128>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff fa2c 	bl	8000748 <__aeabi_f2d>
 80012f0:	a309      	add	r3, pc, #36	@ (adr r3, 8001318 <generate_ecg_sample+0x118>)
 80012f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f6:	f7ff f8c7 	bl	8000488 <__aeabi_dsub>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	4610      	mov	r0, r2
 8001300:	4619      	mov	r1, r3
 8001302:	f7ff fb29 	bl	8000958 <__aeabi_d2f>
 8001306:	4603      	mov	r3, r0
 8001308:	4a07      	ldr	r2, [pc, #28]	@ (8001328 <generate_ecg_sample+0x128>)
 800130a:	6013      	str	r3, [r2, #0]
	}
 800130c:	bf00      	nop
 800130e:	3708      	adds	r7, #8
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	f3af 8000 	nop.w
 8001318:	f01b866e 	.word	0xf01b866e
 800131c:	401921f9 	.word	0x401921f9
 8001320:	200002d8 	.word	0x200002d8
 8001324:	3d00adf5 	.word	0x3d00adf5
 8001328:	200002d4 	.word	0x200002d4
 800132c:	408f4000 	.word	0x408f4000
 8001330:	40a00000 	.word	0x40a00000
 8001334:	457ff000 	.word	0x457ff000
 8001338:	457ff000 	.word	0x457ff000
 800133c:	200002d0 	.word	0x200002d0
 8001340:	080070fc 	.word	0x080070fc
 8001344:	200002dc 	.word	0x200002dc

08001348 <send_packet>:

void send_packet(void)
	{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	    HAL_UART_Transmit(&huart4, (uint32_t*)&myPacket, sizeof(myPacket), 5); //5 ms timeout
 800134c:	2305      	movs	r3, #5
 800134e:	2206      	movs	r2, #6
 8001350:	4902      	ldr	r1, [pc, #8]	@ (800135c <send_packet+0x14>)
 8001352:	4803      	ldr	r0, [pc, #12]	@ (8001360 <send_packet+0x18>)
 8001354:	f002 fb83 	bl	8003a5e <HAL_UART_Transmit>

	}
 8001358:	bf00      	nop
 800135a:	bd80      	pop	{r7, pc}
 800135c:	200002dc 	.word	0x200002dc
 8001360:	20000150 	.word	0x20000150

08001364 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
	if(huart->Instance == UART4)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a1f      	ldr	r2, [pc, #124]	@ (80013f0 <HAL_UART_TxCpltCallback+0x8c>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d137      	bne.n	80013e6 <HAL_UART_TxCpltCallback+0x82>
	    {
	        transfer_complete = 1;
 8001376:	4b1f      	ldr	r3, [pc, #124]	@ (80013f4 <HAL_UART_TxCpltCallback+0x90>)
 8001378:	2201      	movs	r2, #1
 800137a:	701a      	strb	r2, [r3, #0]

	        // Ako je streaming još uvijek aktivan, odmah pošalji sljedeći "osvježeni" paket
	        if (streaming)
 800137c:	4b1e      	ldr	r3, [pc, #120]	@ (80013f8 <HAL_UART_TxCpltCallback+0x94>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	b2db      	uxtb	r3, r3
 8001382:	2b00      	cmp	r3, #0
 8001384:	d02f      	beq.n	80013e6 <HAL_UART_TxCpltCallback+0x82>
	        {
	            // Ovdje možeš malo promijeniti podatke da vidiš promjenu u Pythonu
	            if(toggle){
 8001386:	4b1d      	ldr	r3, [pc, #116]	@ (80013fc <HAL_UART_TxCpltCallback+0x98>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	d012      	beq.n	80013b6 <HAL_UART_TxCpltCallback+0x52>
	            	data = data + 1;
 8001390:	4b1b      	ldr	r3, [pc, #108]	@ (8001400 <HAL_UART_TxCpltCallback+0x9c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	3301      	adds	r3, #1
 8001396:	4a1a      	ldr	r2, [pc, #104]	@ (8001400 <HAL_UART_TxCpltCallback+0x9c>)
 8001398:	6013      	str	r3, [r2, #0]
	            	myPacket.ecg_raw = data;
 800139a:	4b19      	ldr	r3, [pc, #100]	@ (8001400 <HAL_UART_TxCpltCallback+0x9c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	461a      	mov	r2, r3
 80013a0:	4b18      	ldr	r3, [pc, #96]	@ (8001404 <HAL_UART_TxCpltCallback+0xa0>)
 80013a2:	f8c3 2001 	str.w	r2, [r3, #1]
	            	if(data == 0) toggle = 0;
 80013a6:	4b16      	ldr	r3, [pc, #88]	@ (8001400 <HAL_UART_TxCpltCallback+0x9c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d116      	bne.n	80013dc <HAL_UART_TxCpltCallback+0x78>
 80013ae:	4b13      	ldr	r3, [pc, #76]	@ (80013fc <HAL_UART_TxCpltCallback+0x98>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]
 80013b4:	e012      	b.n	80013dc <HAL_UART_TxCpltCallback+0x78>
	            }else{
	            	data = data - 1;
 80013b6:	4b12      	ldr	r3, [pc, #72]	@ (8001400 <HAL_UART_TxCpltCallback+0x9c>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	3b01      	subs	r3, #1
 80013bc:	4a10      	ldr	r2, [pc, #64]	@ (8001400 <HAL_UART_TxCpltCallback+0x9c>)
 80013be:	6013      	str	r3, [r2, #0]
	            	myPacket.ecg_raw = data;
 80013c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001400 <HAL_UART_TxCpltCallback+0x9c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	461a      	mov	r2, r3
 80013c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001404 <HAL_UART_TxCpltCallback+0xa0>)
 80013c8:	f8c3 2001 	str.w	r2, [r3, #1]
	            	if(data == 4096) toggle = 1;
 80013cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001400 <HAL_UART_TxCpltCallback+0x9c>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80013d4:	d102      	bne.n	80013dc <HAL_UART_TxCpltCallback+0x78>
 80013d6:	4b09      	ldr	r3, [pc, #36]	@ (80013fc <HAL_UART_TxCpltCallback+0x98>)
 80013d8:	2201      	movs	r2, #1
 80013da:	701a      	strb	r2, [r3, #0]

	            }

	            HAL_UART_Transmit_DMA(&huart4, (uint8_t*)&myPacket, sizeof(myPacket));
 80013dc:	2206      	movs	r2, #6
 80013de:	4909      	ldr	r1, [pc, #36]	@ (8001404 <HAL_UART_TxCpltCallback+0xa0>)
 80013e0:	4809      	ldr	r0, [pc, #36]	@ (8001408 <HAL_UART_TxCpltCallback+0xa4>)
 80013e2:	f002 fc17 	bl	8003c14 <HAL_UART_Transmit_DMA>
    //Isto tako, kod prikupljanja podataka bitno je da ne šaljemo podatke sa DMA->UART čim ih dobijemo, tj. slat ćemo podatke tek kad skupimo cijeli blok informacija
    //Kada suspendamo program i dalje u python skirpti mozemo vidjet informacije (tu dolazi ona razlika "software" i "hardware"), DMA je nezavisni kontroler i UART je nazavisna periferija u odnosu
    //na procesor koji rad isključivo kad nije suspendan, ono što je pisalo u memoriji i dalje piše u memoriji, te se dalje šalje u python skriptu preko COM porta
	    }

}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40004c00 	.word	0x40004c00
 80013f4:	20000001 	.word	0x20000001
 80013f8:	200002c9 	.word	0x200002c9
 80013fc:	20000000 	.word	0x20000000
 8001400:	200002cc 	.word	0x200002cc
 8001404:	200002dc 	.word	0x200002dc
 8001408:	20000150 	.word	0x20000150

0800140c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001410:	b672      	cpsid	i
}
 8001412:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001414:	bf00      	nop
 8001416:	e7fd      	b.n	8001414 <Error_Handler+0x8>

08001418 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141e:	4b0f      	ldr	r3, [pc, #60]	@ (800145c <HAL_MspInit+0x44>)
 8001420:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001422:	4a0e      	ldr	r2, [pc, #56]	@ (800145c <HAL_MspInit+0x44>)
 8001424:	f043 0301 	orr.w	r3, r3, #1
 8001428:	6613      	str	r3, [r2, #96]	@ 0x60
 800142a:	4b0c      	ldr	r3, [pc, #48]	@ (800145c <HAL_MspInit+0x44>)
 800142c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	607b      	str	r3, [r7, #4]
 8001434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001436:	4b09      	ldr	r3, [pc, #36]	@ (800145c <HAL_MspInit+0x44>)
 8001438:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800143a:	4a08      	ldr	r2, [pc, #32]	@ (800145c <HAL_MspInit+0x44>)
 800143c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001440:	6593      	str	r3, [r2, #88]	@ 0x58
 8001442:	4b06      	ldr	r3, [pc, #24]	@ (800145c <HAL_MspInit+0x44>)
 8001444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001446:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800144e:	f001 f95f 	bl	8002710 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	40021000 	.word	0x40021000

08001460 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	@ 0x28
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a45      	ldr	r2, [pc, #276]	@ (8001594 <HAL_SPI_MspInit+0x134>)
 800147e:	4293      	cmp	r3, r2
 8001480:	f040 8083 	bne.w	800158a <HAL_SPI_MspInit+0x12a>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001484:	4b44      	ldr	r3, [pc, #272]	@ (8001598 <HAL_SPI_MspInit+0x138>)
 8001486:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001488:	4a43      	ldr	r2, [pc, #268]	@ (8001598 <HAL_SPI_MspInit+0x138>)
 800148a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800148e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001490:	4b41      	ldr	r3, [pc, #260]	@ (8001598 <HAL_SPI_MspInit+0x138>)
 8001492:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001494:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001498:	613b      	str	r3, [r7, #16]
 800149a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800149c:	4b3e      	ldr	r3, [pc, #248]	@ (8001598 <HAL_SPI_MspInit+0x138>)
 800149e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a0:	4a3d      	ldr	r2, [pc, #244]	@ (8001598 <HAL_SPI_MspInit+0x138>)
 80014a2:	f043 0302 	orr.w	r3, r3, #2
 80014a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001598 <HAL_SPI_MspInit+0x138>)
 80014aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ac:	f003 0302 	and.w	r3, r3, #2
 80014b0:	60fb      	str	r3, [r7, #12]
 80014b2:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80014b4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80014b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ba:	2302      	movs	r3, #2
 80014bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c2:	2300      	movs	r3, #0
 80014c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80014c6:	2305      	movs	r3, #5
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ca:	f107 0314 	add.w	r3, r7, #20
 80014ce:	4619      	mov	r1, r3
 80014d0:	4832      	ldr	r0, [pc, #200]	@ (800159c <HAL_SPI_MspInit+0x13c>)
 80014d2:	f000 febb 	bl	800224c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel3;
 80014d6:	4b32      	ldr	r3, [pc, #200]	@ (80015a0 <HAL_SPI_MspInit+0x140>)
 80014d8:	4a32      	ldr	r2, [pc, #200]	@ (80015a4 <HAL_SPI_MspInit+0x144>)
 80014da:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 80014dc:	4b30      	ldr	r3, [pc, #192]	@ (80015a0 <HAL_SPI_MspInit+0x140>)
 80014de:	220c      	movs	r2, #12
 80014e0:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014e2:	4b2f      	ldr	r3, [pc, #188]	@ (80015a0 <HAL_SPI_MspInit+0x140>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014e8:	4b2d      	ldr	r3, [pc, #180]	@ (80015a0 <HAL_SPI_MspInit+0x140>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80014ee:	4b2c      	ldr	r3, [pc, #176]	@ (80015a0 <HAL_SPI_MspInit+0x140>)
 80014f0:	2280      	movs	r2, #128	@ 0x80
 80014f2:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014f4:	4b2a      	ldr	r3, [pc, #168]	@ (80015a0 <HAL_SPI_MspInit+0x140>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014fa:	4b29      	ldr	r3, [pc, #164]	@ (80015a0 <HAL_SPI_MspInit+0x140>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001500:	4b27      	ldr	r3, [pc, #156]	@ (80015a0 <HAL_SPI_MspInit+0x140>)
 8001502:	2200      	movs	r2, #0
 8001504:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001506:	4b26      	ldr	r3, [pc, #152]	@ (80015a0 <HAL_SPI_MspInit+0x140>)
 8001508:	2200      	movs	r2, #0
 800150a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800150c:	4824      	ldr	r0, [pc, #144]	@ (80015a0 <HAL_SPI_MspInit+0x140>)
 800150e:	f000 fb5f 	bl	8001bd0 <HAL_DMA_Init>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8001518:	f7ff ff78 	bl	800140c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4a20      	ldr	r2, [pc, #128]	@ (80015a0 <HAL_SPI_MspInit+0x140>)
 8001520:	659a      	str	r2, [r3, #88]	@ 0x58
 8001522:	4a1f      	ldr	r2, [pc, #124]	@ (80015a0 <HAL_SPI_MspInit+0x140>)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel4;
 8001528:	4b1f      	ldr	r3, [pc, #124]	@ (80015a8 <HAL_SPI_MspInit+0x148>)
 800152a:	4a20      	ldr	r2, [pc, #128]	@ (80015ac <HAL_SPI_MspInit+0x14c>)
 800152c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 800152e:	4b1e      	ldr	r3, [pc, #120]	@ (80015a8 <HAL_SPI_MspInit+0x148>)
 8001530:	220d      	movs	r2, #13
 8001532:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001534:	4b1c      	ldr	r3, [pc, #112]	@ (80015a8 <HAL_SPI_MspInit+0x148>)
 8001536:	2210      	movs	r2, #16
 8001538:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800153a:	4b1b      	ldr	r3, [pc, #108]	@ (80015a8 <HAL_SPI_MspInit+0x148>)
 800153c:	2200      	movs	r2, #0
 800153e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001540:	4b19      	ldr	r3, [pc, #100]	@ (80015a8 <HAL_SPI_MspInit+0x148>)
 8001542:	2280      	movs	r2, #128	@ 0x80
 8001544:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001546:	4b18      	ldr	r3, [pc, #96]	@ (80015a8 <HAL_SPI_MspInit+0x148>)
 8001548:	2200      	movs	r2, #0
 800154a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800154c:	4b16      	ldr	r3, [pc, #88]	@ (80015a8 <HAL_SPI_MspInit+0x148>)
 800154e:	2200      	movs	r2, #0
 8001550:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001552:	4b15      	ldr	r3, [pc, #84]	@ (80015a8 <HAL_SPI_MspInit+0x148>)
 8001554:	2200      	movs	r2, #0
 8001556:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001558:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <HAL_SPI_MspInit+0x148>)
 800155a:	2200      	movs	r2, #0
 800155c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800155e:	4812      	ldr	r0, [pc, #72]	@ (80015a8 <HAL_SPI_MspInit+0x148>)
 8001560:	f000 fb36 	bl	8001bd0 <HAL_DMA_Init>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 800156a:	f7ff ff4f 	bl	800140c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	4a0d      	ldr	r2, [pc, #52]	@ (80015a8 <HAL_SPI_MspInit+0x148>)
 8001572:	655a      	str	r2, [r3, #84]	@ 0x54
 8001574:	4a0c      	ldr	r2, [pc, #48]	@ (80015a8 <HAL_SPI_MspInit+0x148>)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800157a:	2200      	movs	r2, #0
 800157c:	2100      	movs	r1, #0
 800157e:	2024      	movs	r0, #36	@ 0x24
 8001580:	f000 faf1 	bl	8001b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001584:	2024      	movs	r0, #36	@ 0x24
 8001586:	f000 fb08 	bl	8001b9a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800158a:	bf00      	nop
 800158c:	3728      	adds	r7, #40	@ 0x28
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	40003800 	.word	0x40003800
 8001598:	40021000 	.word	0x40021000
 800159c:	48000400 	.word	0x48000400
 80015a0:	20000090 	.word	0x20000090
 80015a4:	40020030 	.word	0x40020030
 80015a8:	200000f0 	.word	0x200000f0
 80015ac:	40020044 	.word	0x40020044

080015b0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b09e      	sub	sp, #120	@ 0x78
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80015bc:	2200      	movs	r2, #0
 80015be:	601a      	str	r2, [r3, #0]
 80015c0:	605a      	str	r2, [r3, #4]
 80015c2:	609a      	str	r2, [r3, #8]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015c8:	f107 0310 	add.w	r3, r7, #16
 80015cc:	2254      	movs	r2, #84	@ 0x54
 80015ce:	2100      	movs	r1, #0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f004 fd2b 	bl	800602c <memset>
  if(huart->Instance==UART4)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a4d      	ldr	r2, [pc, #308]	@ (8001710 <HAL_UART_MspInit+0x160>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	f040 8092 	bne.w	8001706 <HAL_UART_MspInit+0x156>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80015e2:	2308      	movs	r3, #8
 80015e4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80015e6:	2300      	movs	r3, #0
 80015e8:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015ea:	f107 0310 	add.w	r3, r7, #16
 80015ee:	4618      	mov	r0, r3
 80015f0:	f001 fdcc 	bl	800318c <HAL_RCCEx_PeriphCLKConfig>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80015fa:	f7ff ff07 	bl	800140c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80015fe:	4b45      	ldr	r3, [pc, #276]	@ (8001714 <HAL_UART_MspInit+0x164>)
 8001600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001602:	4a44      	ldr	r2, [pc, #272]	@ (8001714 <HAL_UART_MspInit+0x164>)
 8001604:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001608:	6593      	str	r3, [r2, #88]	@ 0x58
 800160a:	4b42      	ldr	r3, [pc, #264]	@ (8001714 <HAL_UART_MspInit+0x164>)
 800160c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800160e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001612:	60fb      	str	r3, [r7, #12]
 8001614:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001616:	4b3f      	ldr	r3, [pc, #252]	@ (8001714 <HAL_UART_MspInit+0x164>)
 8001618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161a:	4a3e      	ldr	r2, [pc, #248]	@ (8001714 <HAL_UART_MspInit+0x164>)
 800161c:	f043 0304 	orr.w	r3, r3, #4
 8001620:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001622:	4b3c      	ldr	r3, [pc, #240]	@ (8001714 <HAL_UART_MspInit+0x164>)
 8001624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001626:	f003 0304 	and.w	r3, r3, #4
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800162e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001632:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001634:	2302      	movs	r3, #2
 8001636:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163c:	2300      	movs	r3, #0
 800163e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8001640:	2305      	movs	r3, #5
 8001642:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001644:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001648:	4619      	mov	r1, r3
 800164a:	4833      	ldr	r0, [pc, #204]	@ (8001718 <HAL_UART_MspInit+0x168>)
 800164c:	f000 fdfe 	bl	800224c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Channel1;
 8001650:	4b32      	ldr	r3, [pc, #200]	@ (800171c <HAL_UART_MspInit+0x16c>)
 8001652:	4a33      	ldr	r2, [pc, #204]	@ (8001720 <HAL_UART_MspInit+0x170>)
 8001654:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8001656:	4b31      	ldr	r3, [pc, #196]	@ (800171c <HAL_UART_MspInit+0x16c>)
 8001658:	221e      	movs	r2, #30
 800165a:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800165c:	4b2f      	ldr	r3, [pc, #188]	@ (800171c <HAL_UART_MspInit+0x16c>)
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001662:	4b2e      	ldr	r3, [pc, #184]	@ (800171c <HAL_UART_MspInit+0x16c>)
 8001664:	2200      	movs	r2, #0
 8001666:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001668:	4b2c      	ldr	r3, [pc, #176]	@ (800171c <HAL_UART_MspInit+0x16c>)
 800166a:	2280      	movs	r2, #128	@ 0x80
 800166c:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800166e:	4b2b      	ldr	r3, [pc, #172]	@ (800171c <HAL_UART_MspInit+0x16c>)
 8001670:	2200      	movs	r2, #0
 8001672:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001674:	4b29      	ldr	r3, [pc, #164]	@ (800171c <HAL_UART_MspInit+0x16c>)
 8001676:	2200      	movs	r2, #0
 8001678:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800167a:	4b28      	ldr	r3, [pc, #160]	@ (800171c <HAL_UART_MspInit+0x16c>)
 800167c:	2200      	movs	r2, #0
 800167e:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001680:	4b26      	ldr	r3, [pc, #152]	@ (800171c <HAL_UART_MspInit+0x16c>)
 8001682:	2200      	movs	r2, #0
 8001684:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001686:	4825      	ldr	r0, [pc, #148]	@ (800171c <HAL_UART_MspInit+0x16c>)
 8001688:	f000 faa2 	bl	8001bd0 <HAL_DMA_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8001692:	f7ff febb 	bl	800140c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a20      	ldr	r2, [pc, #128]	@ (800171c <HAL_UART_MspInit+0x16c>)
 800169a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800169e:	4a1f      	ldr	r2, [pc, #124]	@ (800171c <HAL_UART_MspInit+0x16c>)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Channel2;
 80016a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001724 <HAL_UART_MspInit+0x174>)
 80016a6:	4a20      	ldr	r2, [pc, #128]	@ (8001728 <HAL_UART_MspInit+0x178>)
 80016a8:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 80016aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001724 <HAL_UART_MspInit+0x174>)
 80016ac:	221f      	movs	r2, #31
 80016ae:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001724 <HAL_UART_MspInit+0x174>)
 80016b2:	2210      	movs	r2, #16
 80016b4:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001724 <HAL_UART_MspInit+0x174>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 80016bc:	4b19      	ldr	r3, [pc, #100]	@ (8001724 <HAL_UART_MspInit+0x174>)
 80016be:	2280      	movs	r2, #128	@ 0x80
 80016c0:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016c2:	4b18      	ldr	r3, [pc, #96]	@ (8001724 <HAL_UART_MspInit+0x174>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016c8:	4b16      	ldr	r3, [pc, #88]	@ (8001724 <HAL_UART_MspInit+0x174>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80016ce:	4b15      	ldr	r3, [pc, #84]	@ (8001724 <HAL_UART_MspInit+0x174>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016d4:	4b13      	ldr	r3, [pc, #76]	@ (8001724 <HAL_UART_MspInit+0x174>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80016da:	4812      	ldr	r0, [pc, #72]	@ (8001724 <HAL_UART_MspInit+0x174>)
 80016dc:	f000 fa78 	bl	8001bd0 <HAL_DMA_Init>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 80016e6:	f7ff fe91 	bl	800140c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a0d      	ldr	r2, [pc, #52]	@ (8001724 <HAL_UART_MspInit+0x174>)
 80016ee:	67da      	str	r2, [r3, #124]	@ 0x7c
 80016f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001724 <HAL_UART_MspInit+0x174>)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80016f6:	2200      	movs	r2, #0
 80016f8:	2100      	movs	r1, #0
 80016fa:	2034      	movs	r0, #52	@ 0x34
 80016fc:	f000 fa33 	bl	8001b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001700:	2034      	movs	r0, #52	@ 0x34
 8001702:	f000 fa4a 	bl	8001b9a <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8001706:	bf00      	nop
 8001708:	3778      	adds	r7, #120	@ 0x78
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40004c00 	.word	0x40004c00
 8001714:	40021000 	.word	0x40021000
 8001718:	48000800 	.word	0x48000800
 800171c:	200001e4 	.word	0x200001e4
 8001720:	40020008 	.word	0x40020008
 8001724:	20000244 	.word	0x20000244
 8001728:	4002001c 	.word	0x4002001c

0800172c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800172c:	b480      	push	{r7}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001730:	bf00      	nop
 8001732:	e7fd      	b.n	8001730 <NMI_Handler+0x4>

08001734 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <HardFault_Handler+0x4>

0800173c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001740:	bf00      	nop
 8001742:	e7fd      	b.n	8001740 <MemManage_Handler+0x4>

08001744 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001748:	bf00      	nop
 800174a:	e7fd      	b.n	8001748 <BusFault_Handler+0x4>

0800174c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001750:	bf00      	nop
 8001752:	e7fd      	b.n	8001750 <UsageFault_Handler+0x4>

08001754 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr

08001762 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001762:	b480      	push	{r7}
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr

08001770 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr

0800177e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800177e:	b580      	push	{r7, lr}
 8001780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001782:	f000 f8d5 	bl	8001930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
	...

0800178c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001790:	4802      	ldr	r0, [pc, #8]	@ (800179c <DMA1_Channel1_IRQHandler+0x10>)
 8001792:	f000 fc00 	bl	8001f96 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001796:	bf00      	nop
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	200001e4 	.word	0x200001e4

080017a0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80017a4:	4802      	ldr	r0, [pc, #8]	@ (80017b0 <DMA1_Channel2_IRQHandler+0x10>)
 80017a6:	f000 fbf6 	bl	8001f96 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20000244 	.word	0x20000244

080017b4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80017b8:	4802      	ldr	r0, [pc, #8]	@ (80017c4 <DMA1_Channel3_IRQHandler+0x10>)
 80017ba:	f000 fbec 	bl	8001f96 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000090 	.word	0x20000090

080017c8 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80017cc:	4802      	ldr	r0, [pc, #8]	@ (80017d8 <DMA1_Channel4_IRQHandler+0x10>)
 80017ce:	f000 fbe2 	bl	8001f96 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	200000f0 	.word	0x200000f0

080017dc <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80017e0:	4802      	ldr	r0, [pc, #8]	@ (80017ec <SPI2_IRQHandler+0x10>)
 80017e2:	f001 ffcd 	bl	8003780 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	2000002c 	.word	0x2000002c

080017f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80017f4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80017f8:	f000 fec2 	bl	8002580 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80017fc:	bf00      	nop
 80017fe:	bd80      	pop	{r7, pc}

08001800 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001804:	4802      	ldr	r0, [pc, #8]	@ (8001810 <UART4_IRQHandler+0x10>)
 8001806:	f002 fb15 	bl	8003e34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000150 	.word	0x20000150

08001814 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001818:	4b06      	ldr	r3, [pc, #24]	@ (8001834 <SystemInit+0x20>)
 800181a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800181e:	4a05      	ldr	r2, [pc, #20]	@ (8001834 <SystemInit+0x20>)
 8001820:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001824:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001838:	480d      	ldr	r0, [pc, #52]	@ (8001870 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800183a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800183c:	f7ff ffea 	bl	8001814 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001840:	480c      	ldr	r0, [pc, #48]	@ (8001874 <LoopForever+0x6>)
  ldr r1, =_edata
 8001842:	490d      	ldr	r1, [pc, #52]	@ (8001878 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001844:	4a0d      	ldr	r2, [pc, #52]	@ (800187c <LoopForever+0xe>)
  movs r3, #0
 8001846:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001848:	e002      	b.n	8001850 <LoopCopyDataInit>

0800184a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800184a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800184c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800184e:	3304      	adds	r3, #4

08001850 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001850:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001852:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001854:	d3f9      	bcc.n	800184a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001856:	4a0a      	ldr	r2, [pc, #40]	@ (8001880 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001858:	4c0a      	ldr	r4, [pc, #40]	@ (8001884 <LoopForever+0x16>)
  movs r3, #0
 800185a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800185c:	e001      	b.n	8001862 <LoopFillZerobss>

0800185e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800185e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001860:	3204      	adds	r2, #4

08001862 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001862:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001864:	d3fb      	bcc.n	800185e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001866:	f004 fbe9 	bl	800603c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800186a:	f7ff fa5b 	bl	8000d24 <main>

0800186e <LoopForever>:

LoopForever:
    b LoopForever
 800186e:	e7fe      	b.n	800186e <LoopForever>
  ldr   r0, =_estack
 8001870:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001874:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001878:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 800187c:	08007e18 	.word	0x08007e18
  ldr r2, =_sbss
 8001880:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001884:	200002e8 	.word	0x200002e8

08001888 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001888:	e7fe      	b.n	8001888 <ADC1_2_IRQHandler>

0800188a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b082      	sub	sp, #8
 800188e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001890:	2300      	movs	r3, #0
 8001892:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001894:	2003      	movs	r0, #3
 8001896:	f000 f95b 	bl	8001b50 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800189a:	2000      	movs	r0, #0
 800189c:	f000 f80e 	bl	80018bc <HAL_InitTick>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d002      	beq.n	80018ac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	71fb      	strb	r3, [r7, #7]
 80018aa:	e001      	b.n	80018b0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018ac:	f7ff fdb4 	bl	8001418 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018b0:	79fb      	ldrb	r3, [r7, #7]

}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
	...

080018bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018c4:	2300      	movs	r3, #0
 80018c6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80018c8:	4b16      	ldr	r3, [pc, #88]	@ (8001924 <HAL_InitTick+0x68>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d022      	beq.n	8001916 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80018d0:	4b15      	ldr	r3, [pc, #84]	@ (8001928 <HAL_InitTick+0x6c>)
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	4b13      	ldr	r3, [pc, #76]	@ (8001924 <HAL_InitTick+0x68>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80018dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80018e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e4:	4618      	mov	r0, r3
 80018e6:	f000 f966 	bl	8001bb6 <HAL_SYSTICK_Config>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d10f      	bne.n	8001910 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b0f      	cmp	r3, #15
 80018f4:	d809      	bhi.n	800190a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018f6:	2200      	movs	r2, #0
 80018f8:	6879      	ldr	r1, [r7, #4]
 80018fa:	f04f 30ff 	mov.w	r0, #4294967295
 80018fe:	f000 f932 	bl	8001b66 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001902:	4a0a      	ldr	r2, [pc, #40]	@ (800192c <HAL_InitTick+0x70>)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6013      	str	r3, [r2, #0]
 8001908:	e007      	b.n	800191a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	73fb      	strb	r3, [r7, #15]
 800190e:	e004      	b.n	800191a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	73fb      	strb	r3, [r7, #15]
 8001914:	e001      	b.n	800191a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800191a:	7bfb      	ldrb	r3, [r7, #15]
}
 800191c:	4618      	mov	r0, r3
 800191e:	3710      	adds	r7, #16
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	2000000c 	.word	0x2000000c
 8001928:	20000004 	.word	0x20000004
 800192c:	20000008 	.word	0x20000008

08001930 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001934:	4b05      	ldr	r3, [pc, #20]	@ (800194c <HAL_IncTick+0x1c>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	4b05      	ldr	r3, [pc, #20]	@ (8001950 <HAL_IncTick+0x20>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4413      	add	r3, r2
 800193e:	4a03      	ldr	r2, [pc, #12]	@ (800194c <HAL_IncTick+0x1c>)
 8001940:	6013      	str	r3, [r2, #0]
}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	200002e4 	.word	0x200002e4
 8001950:	2000000c 	.word	0x2000000c

08001954 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  return uwTick;
 8001958:	4b03      	ldr	r3, [pc, #12]	@ (8001968 <HAL_GetTick+0x14>)
 800195a:	681b      	ldr	r3, [r3, #0]
}
 800195c:	4618      	mov	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	200002e4 	.word	0x200002e4

0800196c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001974:	f7ff ffee 	bl	8001954 <HAL_GetTick>
 8001978:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001984:	d004      	beq.n	8001990 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001986:	4b09      	ldr	r3, [pc, #36]	@ (80019ac <HAL_Delay+0x40>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	68fa      	ldr	r2, [r7, #12]
 800198c:	4413      	add	r3, r2
 800198e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001990:	bf00      	nop
 8001992:	f7ff ffdf 	bl	8001954 <HAL_GetTick>
 8001996:	4602      	mov	r2, r0
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	68fa      	ldr	r2, [r7, #12]
 800199e:	429a      	cmp	r2, r3
 80019a0:	d8f7      	bhi.n	8001992 <HAL_Delay+0x26>
  {
  }
}
 80019a2:	bf00      	nop
 80019a4:	bf00      	nop
 80019a6:	3710      	adds	r7, #16
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	2000000c 	.word	0x2000000c

080019b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019c0:	4b0c      	ldr	r3, [pc, #48]	@ (80019f4 <__NVIC_SetPriorityGrouping+0x44>)
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019c6:	68ba      	ldr	r2, [r7, #8]
 80019c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019cc:	4013      	ands	r3, r2
 80019ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019e2:	4a04      	ldr	r2, [pc, #16]	@ (80019f4 <__NVIC_SetPriorityGrouping+0x44>)
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	60d3      	str	r3, [r2, #12]
}
 80019e8:	bf00      	nop
 80019ea:	3714      	adds	r7, #20
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019fc:	4b04      	ldr	r3, [pc, #16]	@ (8001a10 <__NVIC_GetPriorityGrouping+0x18>)
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	0a1b      	lsrs	r3, r3, #8
 8001a02:	f003 0307 	and.w	r3, r3, #7
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	db0b      	blt.n	8001a3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a26:	79fb      	ldrb	r3, [r7, #7]
 8001a28:	f003 021f 	and.w	r2, r3, #31
 8001a2c:	4907      	ldr	r1, [pc, #28]	@ (8001a4c <__NVIC_EnableIRQ+0x38>)
 8001a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a32:	095b      	lsrs	r3, r3, #5
 8001a34:	2001      	movs	r0, #1
 8001a36:	fa00 f202 	lsl.w	r2, r0, r2
 8001a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a3e:	bf00      	nop
 8001a40:	370c      	adds	r7, #12
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	e000e100 	.word	0xe000e100

08001a50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	6039      	str	r1, [r7, #0]
 8001a5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	db0a      	blt.n	8001a7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	b2da      	uxtb	r2, r3
 8001a68:	490c      	ldr	r1, [pc, #48]	@ (8001a9c <__NVIC_SetPriority+0x4c>)
 8001a6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6e:	0112      	lsls	r2, r2, #4
 8001a70:	b2d2      	uxtb	r2, r2
 8001a72:	440b      	add	r3, r1
 8001a74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a78:	e00a      	b.n	8001a90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	b2da      	uxtb	r2, r3
 8001a7e:	4908      	ldr	r1, [pc, #32]	@ (8001aa0 <__NVIC_SetPriority+0x50>)
 8001a80:	79fb      	ldrb	r3, [r7, #7]
 8001a82:	f003 030f 	and.w	r3, r3, #15
 8001a86:	3b04      	subs	r3, #4
 8001a88:	0112      	lsls	r2, r2, #4
 8001a8a:	b2d2      	uxtb	r2, r2
 8001a8c:	440b      	add	r3, r1
 8001a8e:	761a      	strb	r2, [r3, #24]
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	e000e100 	.word	0xe000e100
 8001aa0:	e000ed00 	.word	0xe000ed00

08001aa4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b089      	sub	sp, #36	@ 0x24
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	60f8      	str	r0, [r7, #12]
 8001aac:	60b9      	str	r1, [r7, #8]
 8001aae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ab8:	69fb      	ldr	r3, [r7, #28]
 8001aba:	f1c3 0307 	rsb	r3, r3, #7
 8001abe:	2b04      	cmp	r3, #4
 8001ac0:	bf28      	it	cs
 8001ac2:	2304      	movcs	r3, #4
 8001ac4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	3304      	adds	r3, #4
 8001aca:	2b06      	cmp	r3, #6
 8001acc:	d902      	bls.n	8001ad4 <NVIC_EncodePriority+0x30>
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	3b03      	subs	r3, #3
 8001ad2:	e000      	b.n	8001ad6 <NVIC_EncodePriority+0x32>
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8001adc:	69bb      	ldr	r3, [r7, #24]
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	43da      	mvns	r2, r3
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	401a      	ands	r2, r3
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aec:	f04f 31ff 	mov.w	r1, #4294967295
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	fa01 f303 	lsl.w	r3, r1, r3
 8001af6:	43d9      	mvns	r1, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001afc:	4313      	orrs	r3, r2
         );
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	3724      	adds	r7, #36	@ 0x24
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
	...

08001b0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	3b01      	subs	r3, #1
 8001b18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b1c:	d301      	bcc.n	8001b22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e00f      	b.n	8001b42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b22:	4a0a      	ldr	r2, [pc, #40]	@ (8001b4c <SysTick_Config+0x40>)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	3b01      	subs	r3, #1
 8001b28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b2a:	210f      	movs	r1, #15
 8001b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b30:	f7ff ff8e 	bl	8001a50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b34:	4b05      	ldr	r3, [pc, #20]	@ (8001b4c <SysTick_Config+0x40>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b3a:	4b04      	ldr	r3, [pc, #16]	@ (8001b4c <SysTick_Config+0x40>)
 8001b3c:	2207      	movs	r2, #7
 8001b3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b40:	2300      	movs	r3, #0
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	e000e010 	.word	0xe000e010

08001b50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f7ff ff29 	bl	80019b0 <__NVIC_SetPriorityGrouping>
}
 8001b5e:	bf00      	nop
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b086      	sub	sp, #24
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	60b9      	str	r1, [r7, #8]
 8001b70:	607a      	str	r2, [r7, #4]
 8001b72:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b74:	f7ff ff40 	bl	80019f8 <__NVIC_GetPriorityGrouping>
 8001b78:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b7a:	687a      	ldr	r2, [r7, #4]
 8001b7c:	68b9      	ldr	r1, [r7, #8]
 8001b7e:	6978      	ldr	r0, [r7, #20]
 8001b80:	f7ff ff90 	bl	8001aa4 <NVIC_EncodePriority>
 8001b84:	4602      	mov	r2, r0
 8001b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b8a:	4611      	mov	r1, r2
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff5f 	bl	8001a50 <__NVIC_SetPriority>
}
 8001b92:	bf00      	nop
 8001b94:	3718      	adds	r7, #24
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b082      	sub	sp, #8
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f7ff ff33 	bl	8001a14 <__NVIC_EnableIRQ>
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}

08001bb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7ff ffa4 	bl	8001b0c <SysTick_Config>
 8001bc4:	4603      	mov	r3, r0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
	...

08001bd0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e08d      	b.n	8001cfe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	461a      	mov	r2, r3
 8001be8:	4b47      	ldr	r3, [pc, #284]	@ (8001d08 <HAL_DMA_Init+0x138>)
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d80f      	bhi.n	8001c0e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	4b45      	ldr	r3, [pc, #276]	@ (8001d0c <HAL_DMA_Init+0x13c>)
 8001bf6:	4413      	add	r3, r2
 8001bf8:	4a45      	ldr	r2, [pc, #276]	@ (8001d10 <HAL_DMA_Init+0x140>)
 8001bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8001bfe:	091b      	lsrs	r3, r3, #4
 8001c00:	009a      	lsls	r2, r3, #2
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4a42      	ldr	r2, [pc, #264]	@ (8001d14 <HAL_DMA_Init+0x144>)
 8001c0a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c0c:	e00e      	b.n	8001c2c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	461a      	mov	r2, r3
 8001c14:	4b40      	ldr	r3, [pc, #256]	@ (8001d18 <HAL_DMA_Init+0x148>)
 8001c16:	4413      	add	r3, r2
 8001c18:	4a3d      	ldr	r2, [pc, #244]	@ (8001d10 <HAL_DMA_Init+0x140>)
 8001c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c1e:	091b      	lsrs	r3, r3, #4
 8001c20:	009a      	lsls	r2, r3, #2
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4a3c      	ldr	r2, [pc, #240]	@ (8001d1c <HAL_DMA_Init+0x14c>)
 8001c2a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2202      	movs	r2, #2
 8001c30:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001c42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001c46:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001c50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	691b      	ldr	r3, [r3, #16]
 8001c56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	699b      	ldr	r3, [r3, #24]
 8001c62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6a1b      	ldr	r3, [r3, #32]
 8001c6e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c70:	68fa      	ldr	r2, [r7, #12]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 fa82 	bl	8002188 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001c8c:	d102      	bne.n	8001c94 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2200      	movs	r2, #0
 8001c92:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	685a      	ldr	r2, [r3, #4]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c9c:	b2d2      	uxtb	r2, r2
 8001c9e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001ca8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d010      	beq.n	8001cd4 <HAL_DMA_Init+0x104>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	d80c      	bhi.n	8001cd4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 faa2 	bl	8002204 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	e008      	b.n	8001ce6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2201      	movs	r2, #1
 8001cf0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001cfc:	2300      	movs	r3, #0
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40020407 	.word	0x40020407
 8001d0c:	bffdfff8 	.word	0xbffdfff8
 8001d10:	cccccccd 	.word	0xcccccccd
 8001d14:	40020000 	.word	0x40020000
 8001d18:	bffdfbf8 	.word	0xbffdfbf8
 8001d1c:	40020400 	.word	0x40020400

08001d20 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
 8001d2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	d101      	bne.n	8001d40 <HAL_DMA_Start_IT+0x20>
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	e066      	b.n	8001e0e <HAL_DMA_Start_IT+0xee>
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	2201      	movs	r2, #1
 8001d44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001d4e:	b2db      	uxtb	r3, r3
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d155      	bne.n	8001e00 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2202      	movs	r2, #2
 8001d58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f022 0201 	bic.w	r2, r2, #1
 8001d70:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	687a      	ldr	r2, [r7, #4]
 8001d76:	68b9      	ldr	r1, [r7, #8]
 8001d78:	68f8      	ldr	r0, [r7, #12]
 8001d7a:	f000 f9c7 	bl	800210c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d008      	beq.n	8001d98 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f042 020e 	orr.w	r2, r2, #14
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	e00f      	b.n	8001db8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f022 0204 	bic.w	r2, r2, #4
 8001da6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f042 020a 	orr.w	r2, r2, #10
 8001db6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d007      	beq.n	8001dd6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dd0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001dd4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d007      	beq.n	8001dee <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001dec:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f042 0201 	orr.w	r2, r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	e005      	b.n	8001e0c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001e0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3718      	adds	r7, #24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b085      	sub	sp, #20
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b02      	cmp	r3, #2
 8001e2c:	d005      	beq.n	8001e3a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2204      	movs	r2, #4
 8001e32:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	73fb      	strb	r3, [r7, #15]
 8001e38:	e037      	b.n	8001eaa <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f022 020e 	bic.w	r2, r2, #14
 8001e48:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e58:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f022 0201 	bic.w	r2, r2, #1
 8001e68:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6e:	f003 021f 	and.w	r2, r3, #31
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e76:	2101      	movs	r1, #1
 8001e78:	fa01 f202 	lsl.w	r2, r1, r2
 8001e7c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001e86:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d00c      	beq.n	8001eaa <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e9a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e9e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ea8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2201      	movs	r2, #1
 8001eae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3714      	adds	r7, #20
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d00d      	beq.n	8001efc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2204      	movs	r2, #4
 8001ee4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	73fb      	strb	r3, [r7, #15]
 8001efa:	e047      	b.n	8001f8c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f022 020e 	bic.w	r2, r2, #14
 8001f0a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f022 0201 	bic.w	r2, r2, #1
 8001f1a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f26:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f30:	f003 021f 	and.w	r2, r3, #31
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f38:	2101      	movs	r1, #1
 8001f3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f3e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f48:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d00c      	beq.n	8001f6c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f60:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001f6a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2201      	movs	r2, #1
 8001f70:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	2200      	movs	r2, #0
 8001f78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	4798      	blx	r3
    }
  }
  return status;
 8001f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3710      	adds	r7, #16
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}

08001f96 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b084      	sub	sp, #16
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb2:	f003 031f 	and.w	r3, r3, #31
 8001fb6:	2204      	movs	r2, #4
 8001fb8:	409a      	lsls	r2, r3
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d026      	beq.n	8002010 <HAL_DMA_IRQHandler+0x7a>
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	f003 0304 	and.w	r3, r3, #4
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d021      	beq.n	8002010 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0320 	and.w	r3, r3, #32
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d107      	bne.n	8001fea <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f022 0204 	bic.w	r2, r2, #4
 8001fe8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fee:	f003 021f 	and.w	r2, r3, #31
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff6:	2104      	movs	r1, #4
 8001ff8:	fa01 f202 	lsl.w	r2, r1, r2
 8001ffc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	2b00      	cmp	r3, #0
 8002004:	d071      	beq.n	80020ea <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800200e:	e06c      	b.n	80020ea <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002014:	f003 031f 	and.w	r3, r3, #31
 8002018:	2202      	movs	r2, #2
 800201a:	409a      	lsls	r2, r3
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	4013      	ands	r3, r2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d02e      	beq.n	8002082 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	f003 0302 	and.w	r3, r3, #2
 800202a:	2b00      	cmp	r3, #0
 800202c:	d029      	beq.n	8002082 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0320 	and.w	r3, r3, #32
 8002038:	2b00      	cmp	r3, #0
 800203a:	d10b      	bne.n	8002054 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f022 020a 	bic.w	r2, r2, #10
 800204a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002058:	f003 021f 	and.w	r2, r3, #31
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002060:	2102      	movs	r1, #2
 8002062:	fa01 f202 	lsl.w	r2, r1, r2
 8002066:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002074:	2b00      	cmp	r3, #0
 8002076:	d038      	beq.n	80020ea <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002080:	e033      	b.n	80020ea <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002086:	f003 031f 	and.w	r3, r3, #31
 800208a:	2208      	movs	r2, #8
 800208c:	409a      	lsls	r2, r3
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	4013      	ands	r3, r2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d02a      	beq.n	80020ec <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	f003 0308 	and.w	r3, r3, #8
 800209c:	2b00      	cmp	r3, #0
 800209e:	d025      	beq.n	80020ec <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f022 020e 	bic.w	r2, r2, #14
 80020ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b4:	f003 021f 	and.w	r2, r3, #31
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020bc:	2101      	movs	r1, #1
 80020be:	fa01 f202 	lsl.w	r2, r1, r2
 80020c2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d004      	beq.n	80020ec <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80020ea:	bf00      	nop
 80020ec:	bf00      	nop
}
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}

080020f4 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8002100:	4618      	mov	r0, r3
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	60f8      	str	r0, [r7, #12]
 8002114:	60b9      	str	r1, [r7, #8]
 8002116:	607a      	str	r2, [r7, #4]
 8002118:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800211e:	68fa      	ldr	r2, [r7, #12]
 8002120:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002122:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002128:	2b00      	cmp	r3, #0
 800212a:	d004      	beq.n	8002136 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002130:	68fa      	ldr	r2, [r7, #12]
 8002132:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002134:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800213a:	f003 021f 	and.w	r2, r3, #31
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002142:	2101      	movs	r1, #1
 8002144:	fa01 f202 	lsl.w	r2, r1, r2
 8002148:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	683a      	ldr	r2, [r7, #0]
 8002150:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	2b10      	cmp	r3, #16
 8002158:	d108      	bne.n	800216c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	68ba      	ldr	r2, [r7, #8]
 8002168:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800216a:	e007      	b.n	800217c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68ba      	ldr	r2, [r7, #8]
 8002172:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	687a      	ldr	r2, [r7, #4]
 800217a:	60da      	str	r2, [r3, #12]
}
 800217c:	bf00      	nop
 800217e:	3714      	adds	r7, #20
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002188:	b480      	push	{r7}
 800218a:	b087      	sub	sp, #28
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	461a      	mov	r2, r3
 8002196:	4b16      	ldr	r3, [pc, #88]	@ (80021f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002198:	429a      	cmp	r2, r3
 800219a:	d802      	bhi.n	80021a2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800219c:	4b15      	ldr	r3, [pc, #84]	@ (80021f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800219e:	617b      	str	r3, [r7, #20]
 80021a0:	e001      	b.n	80021a6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80021a2:	4b15      	ldr	r3, [pc, #84]	@ (80021f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80021a4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	3b08      	subs	r3, #8
 80021b2:	4a12      	ldr	r2, [pc, #72]	@ (80021fc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80021b4:	fba2 2303 	umull	r2, r3, r2, r3
 80021b8:	091b      	lsrs	r3, r3, #4
 80021ba:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c0:	089b      	lsrs	r3, r3, #2
 80021c2:	009a      	lsls	r2, r3, #2
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	4413      	add	r3, r2
 80021c8:	461a      	mov	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002200 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80021d2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f003 031f 	and.w	r3, r3, #31
 80021da:	2201      	movs	r2, #1
 80021dc:	409a      	lsls	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80021e2:	bf00      	nop
 80021e4:	371c      	adds	r7, #28
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	40020407 	.word	0x40020407
 80021f4:	40020800 	.word	0x40020800
 80021f8:	40020820 	.word	0x40020820
 80021fc:	cccccccd 	.word	0xcccccccd
 8002200:	40020880 	.word	0x40020880

08002204 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	b2db      	uxtb	r3, r3
 8002212:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002214:	68fa      	ldr	r2, [r7, #12]
 8002216:	4b0b      	ldr	r3, [pc, #44]	@ (8002244 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002218:	4413      	add	r3, r2
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	461a      	mov	r2, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4a08      	ldr	r2, [pc, #32]	@ (8002248 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002226:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	3b01      	subs	r3, #1
 800222c:	f003 031f 	and.w	r3, r3, #31
 8002230:	2201      	movs	r2, #1
 8002232:	409a      	lsls	r2, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002238:	bf00      	nop
 800223a:	3714      	adds	r7, #20
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	1000823f 	.word	0x1000823f
 8002248:	40020940 	.word	0x40020940

0800224c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800224c:	b480      	push	{r7}
 800224e:	b087      	sub	sp, #28
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002256:	2300      	movs	r3, #0
 8002258:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800225a:	e15a      	b.n	8002512 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	2101      	movs	r1, #1
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	fa01 f303 	lsl.w	r3, r1, r3
 8002268:	4013      	ands	r3, r2
 800226a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2b00      	cmp	r3, #0
 8002270:	f000 814c 	beq.w	800250c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f003 0303 	and.w	r3, r3, #3
 800227c:	2b01      	cmp	r3, #1
 800227e:	d005      	beq.n	800228c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002288:	2b02      	cmp	r3, #2
 800228a:	d130      	bne.n	80022ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	2203      	movs	r2, #3
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	43db      	mvns	r3, r3
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	4013      	ands	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	68da      	ldr	r2, [r3, #12]
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	4313      	orrs	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	693a      	ldr	r2, [r7, #16]
 80022ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80022c2:	2201      	movs	r2, #1
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ca:	43db      	mvns	r3, r3
 80022cc:	693a      	ldr	r2, [r7, #16]
 80022ce:	4013      	ands	r3, r2
 80022d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	091b      	lsrs	r3, r3, #4
 80022d8:	f003 0201 	and.w	r2, r3, #1
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f003 0303 	and.w	r3, r3, #3
 80022f6:	2b03      	cmp	r3, #3
 80022f8:	d017      	beq.n	800232a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	2203      	movs	r2, #3
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	43db      	mvns	r3, r3
 800230c:	693a      	ldr	r2, [r7, #16]
 800230e:	4013      	ands	r3, r2
 8002310:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	689a      	ldr	r2, [r3, #8]
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	005b      	lsls	r3, r3, #1
 800231a:	fa02 f303 	lsl.w	r3, r2, r3
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	4313      	orrs	r3, r2
 8002322:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f003 0303 	and.w	r3, r3, #3
 8002332:	2b02      	cmp	r3, #2
 8002334:	d123      	bne.n	800237e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	08da      	lsrs	r2, r3, #3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	3208      	adds	r2, #8
 800233e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002342:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	220f      	movs	r2, #15
 800234e:	fa02 f303 	lsl.w	r3, r2, r3
 8002352:	43db      	mvns	r3, r3
 8002354:	693a      	ldr	r2, [r7, #16]
 8002356:	4013      	ands	r3, r2
 8002358:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	691a      	ldr	r2, [r3, #16]
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	fa02 f303 	lsl.w	r3, r2, r3
 800236a:	693a      	ldr	r2, [r7, #16]
 800236c:	4313      	orrs	r3, r2
 800236e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	08da      	lsrs	r2, r3, #3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3208      	adds	r2, #8
 8002378:	6939      	ldr	r1, [r7, #16]
 800237a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	2203      	movs	r2, #3
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43db      	mvns	r3, r3
 8002390:	693a      	ldr	r2, [r7, #16]
 8002392:	4013      	ands	r3, r2
 8002394:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	f003 0203 	and.w	r2, r3, #3
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	693a      	ldr	r2, [r7, #16]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f000 80a6 	beq.w	800250c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023c0:	4b5b      	ldr	r3, [pc, #364]	@ (8002530 <HAL_GPIO_Init+0x2e4>)
 80023c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023c4:	4a5a      	ldr	r2, [pc, #360]	@ (8002530 <HAL_GPIO_Init+0x2e4>)
 80023c6:	f043 0301 	orr.w	r3, r3, #1
 80023ca:	6613      	str	r3, [r2, #96]	@ 0x60
 80023cc:	4b58      	ldr	r3, [pc, #352]	@ (8002530 <HAL_GPIO_Init+0x2e4>)
 80023ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023d0:	f003 0301 	and.w	r3, r3, #1
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023d8:	4a56      	ldr	r2, [pc, #344]	@ (8002534 <HAL_GPIO_Init+0x2e8>)
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	089b      	lsrs	r3, r3, #2
 80023de:	3302      	adds	r3, #2
 80023e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	f003 0303 	and.w	r3, r3, #3
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	220f      	movs	r2, #15
 80023f0:	fa02 f303 	lsl.w	r3, r2, r3
 80023f4:	43db      	mvns	r3, r3
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	4013      	ands	r3, r2
 80023fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002402:	d01f      	beq.n	8002444 <HAL_GPIO_Init+0x1f8>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a4c      	ldr	r2, [pc, #304]	@ (8002538 <HAL_GPIO_Init+0x2ec>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d019      	beq.n	8002440 <HAL_GPIO_Init+0x1f4>
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	4a4b      	ldr	r2, [pc, #300]	@ (800253c <HAL_GPIO_Init+0x2f0>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d013      	beq.n	800243c <HAL_GPIO_Init+0x1f0>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	4a4a      	ldr	r2, [pc, #296]	@ (8002540 <HAL_GPIO_Init+0x2f4>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d00d      	beq.n	8002438 <HAL_GPIO_Init+0x1ec>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a49      	ldr	r2, [pc, #292]	@ (8002544 <HAL_GPIO_Init+0x2f8>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d007      	beq.n	8002434 <HAL_GPIO_Init+0x1e8>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4a48      	ldr	r2, [pc, #288]	@ (8002548 <HAL_GPIO_Init+0x2fc>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d101      	bne.n	8002430 <HAL_GPIO_Init+0x1e4>
 800242c:	2305      	movs	r3, #5
 800242e:	e00a      	b.n	8002446 <HAL_GPIO_Init+0x1fa>
 8002430:	2306      	movs	r3, #6
 8002432:	e008      	b.n	8002446 <HAL_GPIO_Init+0x1fa>
 8002434:	2304      	movs	r3, #4
 8002436:	e006      	b.n	8002446 <HAL_GPIO_Init+0x1fa>
 8002438:	2303      	movs	r3, #3
 800243a:	e004      	b.n	8002446 <HAL_GPIO_Init+0x1fa>
 800243c:	2302      	movs	r3, #2
 800243e:	e002      	b.n	8002446 <HAL_GPIO_Init+0x1fa>
 8002440:	2301      	movs	r3, #1
 8002442:	e000      	b.n	8002446 <HAL_GPIO_Init+0x1fa>
 8002444:	2300      	movs	r3, #0
 8002446:	697a      	ldr	r2, [r7, #20]
 8002448:	f002 0203 	and.w	r2, r2, #3
 800244c:	0092      	lsls	r2, r2, #2
 800244e:	4093      	lsls	r3, r2
 8002450:	693a      	ldr	r2, [r7, #16]
 8002452:	4313      	orrs	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002456:	4937      	ldr	r1, [pc, #220]	@ (8002534 <HAL_GPIO_Init+0x2e8>)
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	089b      	lsrs	r3, r3, #2
 800245c:	3302      	adds	r3, #2
 800245e:	693a      	ldr	r2, [r7, #16]
 8002460:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002464:	4b39      	ldr	r3, [pc, #228]	@ (800254c <HAL_GPIO_Init+0x300>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	43db      	mvns	r3, r3
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4013      	ands	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d003      	beq.n	8002488 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002480:	693a      	ldr	r2, [r7, #16]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	4313      	orrs	r3, r2
 8002486:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002488:	4a30      	ldr	r2, [pc, #192]	@ (800254c <HAL_GPIO_Init+0x300>)
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800248e:	4b2f      	ldr	r3, [pc, #188]	@ (800254c <HAL_GPIO_Init+0x300>)
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	43db      	mvns	r3, r3
 8002498:	693a      	ldr	r2, [r7, #16]
 800249a:	4013      	ands	r3, r2
 800249c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d003      	beq.n	80024b2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	4313      	orrs	r3, r2
 80024b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024b2:	4a26      	ldr	r2, [pc, #152]	@ (800254c <HAL_GPIO_Init+0x300>)
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80024b8:	4b24      	ldr	r3, [pc, #144]	@ (800254c <HAL_GPIO_Init+0x300>)
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	43db      	mvns	r3, r3
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	4013      	ands	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d003      	beq.n	80024dc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	4313      	orrs	r3, r2
 80024da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024dc:	4a1b      	ldr	r2, [pc, #108]	@ (800254c <HAL_GPIO_Init+0x300>)
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80024e2:	4b1a      	ldr	r3, [pc, #104]	@ (800254c <HAL_GPIO_Init+0x300>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	43db      	mvns	r3, r3
 80024ec:	693a      	ldr	r2, [r7, #16]
 80024ee:	4013      	ands	r3, r2
 80024f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d003      	beq.n	8002506 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	4313      	orrs	r3, r2
 8002504:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002506:	4a11      	ldr	r2, [pc, #68]	@ (800254c <HAL_GPIO_Init+0x300>)
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	3301      	adds	r3, #1
 8002510:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	fa22 f303 	lsr.w	r3, r2, r3
 800251c:	2b00      	cmp	r3, #0
 800251e:	f47f ae9d 	bne.w	800225c <HAL_GPIO_Init+0x10>
  }
}
 8002522:	bf00      	nop
 8002524:	bf00      	nop
 8002526:	371c      	adds	r7, #28
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr
 8002530:	40021000 	.word	0x40021000
 8002534:	40010000 	.word	0x40010000
 8002538:	48000400 	.word	0x48000400
 800253c:	48000800 	.word	0x48000800
 8002540:	48000c00 	.word	0x48000c00
 8002544:	48001000 	.word	0x48001000
 8002548:	48001400 	.word	0x48001400
 800254c:	40010400 	.word	0x40010400

08002550 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	460b      	mov	r3, r1
 800255a:	807b      	strh	r3, [r7, #2]
 800255c:	4613      	mov	r3, r2
 800255e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002560:	787b      	ldrb	r3, [r7, #1]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d003      	beq.n	800256e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002566:	887a      	ldrh	r2, [r7, #2]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800256c:	e002      	b.n	8002574 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800256e:	887a      	ldrh	r2, [r7, #2]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800258a:	4b08      	ldr	r3, [pc, #32]	@ (80025ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800258c:	695a      	ldr	r2, [r3, #20]
 800258e:	88fb      	ldrh	r3, [r7, #6]
 8002590:	4013      	ands	r3, r2
 8002592:	2b00      	cmp	r3, #0
 8002594:	d006      	beq.n	80025a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002596:	4a05      	ldr	r2, [pc, #20]	@ (80025ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002598:	88fb      	ldrh	r3, [r7, #6]
 800259a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800259c:	88fb      	ldrh	r3, [r7, #6]
 800259e:	4618      	mov	r0, r3
 80025a0:	f000 f806 	bl	80025b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80025a4:	bf00      	nop
 80025a6:	3708      	adds	r7, #8
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	40010400 	.word	0x40010400

080025b0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	4603      	mov	r3, r0
 80025b8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
	...

080025c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d141      	bne.n	800265a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80025d6:	4b4b      	ldr	r3, [pc, #300]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025e2:	d131      	bne.n	8002648 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025e4:	4b47      	ldr	r3, [pc, #284]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025ea:	4a46      	ldr	r2, [pc, #280]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025f4:	4b43      	ldr	r3, [pc, #268]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025fc:	4a41      	ldr	r2, [pc, #260]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002602:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002604:	4b40      	ldr	r3, [pc, #256]	@ (8002708 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2232      	movs	r2, #50	@ 0x32
 800260a:	fb02 f303 	mul.w	r3, r2, r3
 800260e:	4a3f      	ldr	r2, [pc, #252]	@ (800270c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002610:	fba2 2303 	umull	r2, r3, r2, r3
 8002614:	0c9b      	lsrs	r3, r3, #18
 8002616:	3301      	adds	r3, #1
 8002618:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800261a:	e002      	b.n	8002622 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	3b01      	subs	r3, #1
 8002620:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002622:	4b38      	ldr	r3, [pc, #224]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800262a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800262e:	d102      	bne.n	8002636 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d1f2      	bne.n	800261c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002636:	4b33      	ldr	r3, [pc, #204]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002638:	695b      	ldr	r3, [r3, #20]
 800263a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800263e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002642:	d158      	bne.n	80026f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e057      	b.n	80026f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002648:	4b2e      	ldr	r3, [pc, #184]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800264a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800264e:	4a2d      	ldr	r2, [pc, #180]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002650:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002654:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002658:	e04d      	b.n	80026f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002660:	d141      	bne.n	80026e6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002662:	4b28      	ldr	r3, [pc, #160]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800266a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800266e:	d131      	bne.n	80026d4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002670:	4b24      	ldr	r3, [pc, #144]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002672:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002676:	4a23      	ldr	r2, [pc, #140]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800267c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002680:	4b20      	ldr	r3, [pc, #128]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002688:	4a1e      	ldr	r2, [pc, #120]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800268a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800268e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002690:	4b1d      	ldr	r3, [pc, #116]	@ (8002708 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2232      	movs	r2, #50	@ 0x32
 8002696:	fb02 f303 	mul.w	r3, r2, r3
 800269a:	4a1c      	ldr	r2, [pc, #112]	@ (800270c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800269c:	fba2 2303 	umull	r2, r3, r2, r3
 80026a0:	0c9b      	lsrs	r3, r3, #18
 80026a2:	3301      	adds	r3, #1
 80026a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026a6:	e002      	b.n	80026ae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80026ae:	4b15      	ldr	r3, [pc, #84]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026b0:	695b      	ldr	r3, [r3, #20]
 80026b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026ba:	d102      	bne.n	80026c2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f2      	bne.n	80026a8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80026c2:	4b10      	ldr	r3, [pc, #64]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026c4:	695b      	ldr	r3, [r3, #20]
 80026c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026ce:	d112      	bne.n	80026f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e011      	b.n	80026f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80026d4:	4b0b      	ldr	r3, [pc, #44]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80026da:	4a0a      	ldr	r2, [pc, #40]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80026e4:	e007      	b.n	80026f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80026e6:	4b07      	ldr	r3, [pc, #28]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80026ee:	4a05      	ldr	r2, [pc, #20]	@ (8002704 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026f4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	3714      	adds	r7, #20
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr
 8002704:	40007000 	.word	0x40007000
 8002708:	20000004 	.word	0x20000004
 800270c:	431bde83 	.word	0x431bde83

08002710 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002714:	4b05      	ldr	r3, [pc, #20]	@ (800272c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	4a04      	ldr	r2, [pc, #16]	@ (800272c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800271a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800271e:	6093      	str	r3, [r2, #8]
}
 8002720:	bf00      	nop
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	40007000 	.word	0x40007000

08002730 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b088      	sub	sp, #32
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d101      	bne.n	8002742 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800273e:	2301      	movs	r3, #1
 8002740:	e2fe      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	2b00      	cmp	r3, #0
 800274c:	d075      	beq.n	800283a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800274e:	4b97      	ldr	r3, [pc, #604]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f003 030c 	and.w	r3, r3, #12
 8002756:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002758:	4b94      	ldr	r3, [pc, #592]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	f003 0303 	and.w	r3, r3, #3
 8002760:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	2b0c      	cmp	r3, #12
 8002766:	d102      	bne.n	800276e <HAL_RCC_OscConfig+0x3e>
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	2b03      	cmp	r3, #3
 800276c:	d002      	beq.n	8002774 <HAL_RCC_OscConfig+0x44>
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	2b08      	cmp	r3, #8
 8002772:	d10b      	bne.n	800278c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002774:	4b8d      	ldr	r3, [pc, #564]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d05b      	beq.n	8002838 <HAL_RCC_OscConfig+0x108>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d157      	bne.n	8002838 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e2d9      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002794:	d106      	bne.n	80027a4 <HAL_RCC_OscConfig+0x74>
 8002796:	4b85      	ldr	r3, [pc, #532]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a84      	ldr	r2, [pc, #528]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 800279c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027a0:	6013      	str	r3, [r2, #0]
 80027a2:	e01d      	b.n	80027e0 <HAL_RCC_OscConfig+0xb0>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027ac:	d10c      	bne.n	80027c8 <HAL_RCC_OscConfig+0x98>
 80027ae:	4b7f      	ldr	r3, [pc, #508]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a7e      	ldr	r2, [pc, #504]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80027b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027b8:	6013      	str	r3, [r2, #0]
 80027ba:	4b7c      	ldr	r3, [pc, #496]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a7b      	ldr	r2, [pc, #492]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80027c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027c4:	6013      	str	r3, [r2, #0]
 80027c6:	e00b      	b.n	80027e0 <HAL_RCC_OscConfig+0xb0>
 80027c8:	4b78      	ldr	r3, [pc, #480]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a77      	ldr	r2, [pc, #476]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80027ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027d2:	6013      	str	r3, [r2, #0]
 80027d4:	4b75      	ldr	r3, [pc, #468]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a74      	ldr	r2, [pc, #464]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80027da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d013      	beq.n	8002810 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e8:	f7ff f8b4 	bl	8001954 <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ee:	e008      	b.n	8002802 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027f0:	f7ff f8b0 	bl	8001954 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	2b64      	cmp	r3, #100	@ 0x64
 80027fc:	d901      	bls.n	8002802 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027fe:	2303      	movs	r3, #3
 8002800:	e29e      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002802:	4b6a      	ldr	r3, [pc, #424]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0f0      	beq.n	80027f0 <HAL_RCC_OscConfig+0xc0>
 800280e:	e014      	b.n	800283a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002810:	f7ff f8a0 	bl	8001954 <HAL_GetTick>
 8002814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002816:	e008      	b.n	800282a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002818:	f7ff f89c 	bl	8001954 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	2b64      	cmp	r3, #100	@ 0x64
 8002824:	d901      	bls.n	800282a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e28a      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800282a:	4b60      	ldr	r3, [pc, #384]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1f0      	bne.n	8002818 <HAL_RCC_OscConfig+0xe8>
 8002836:	e000      	b.n	800283a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002838:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0302 	and.w	r3, r3, #2
 8002842:	2b00      	cmp	r3, #0
 8002844:	d075      	beq.n	8002932 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002846:	4b59      	ldr	r3, [pc, #356]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	f003 030c 	and.w	r3, r3, #12
 800284e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002850:	4b56      	ldr	r3, [pc, #344]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	f003 0303 	and.w	r3, r3, #3
 8002858:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800285a:	69bb      	ldr	r3, [r7, #24]
 800285c:	2b0c      	cmp	r3, #12
 800285e:	d102      	bne.n	8002866 <HAL_RCC_OscConfig+0x136>
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	2b02      	cmp	r3, #2
 8002864:	d002      	beq.n	800286c <HAL_RCC_OscConfig+0x13c>
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	2b04      	cmp	r3, #4
 800286a:	d11f      	bne.n	80028ac <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800286c:	4b4f      	ldr	r3, [pc, #316]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002874:	2b00      	cmp	r3, #0
 8002876:	d005      	beq.n	8002884 <HAL_RCC_OscConfig+0x154>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d101      	bne.n	8002884 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	e25d      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002884:	4b49      	ldr	r3, [pc, #292]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	691b      	ldr	r3, [r3, #16]
 8002890:	061b      	lsls	r3, r3, #24
 8002892:	4946      	ldr	r1, [pc, #280]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002894:	4313      	orrs	r3, r2
 8002896:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002898:	4b45      	ldr	r3, [pc, #276]	@ (80029b0 <HAL_RCC_OscConfig+0x280>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff f80d 	bl	80018bc <HAL_InitTick>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d043      	beq.n	8002930 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	e249      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d023      	beq.n	80028fc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80028b4:	4b3d      	ldr	r3, [pc, #244]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a3c      	ldr	r2, [pc, #240]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80028ba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c0:	f7ff f848 	bl	8001954 <HAL_GetTick>
 80028c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028c6:	e008      	b.n	80028da <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028c8:	f7ff f844 	bl	8001954 <HAL_GetTick>
 80028cc:	4602      	mov	r2, r0
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	1ad3      	subs	r3, r2, r3
 80028d2:	2b02      	cmp	r3, #2
 80028d4:	d901      	bls.n	80028da <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80028d6:	2303      	movs	r3, #3
 80028d8:	e232      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028da:	4b34      	ldr	r3, [pc, #208]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d0f0      	beq.n	80028c8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028e6:	4b31      	ldr	r3, [pc, #196]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	061b      	lsls	r3, r3, #24
 80028f4:	492d      	ldr	r1, [pc, #180]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	604b      	str	r3, [r1, #4]
 80028fa:	e01a      	b.n	8002932 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028fc:	4b2b      	ldr	r3, [pc, #172]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a2a      	ldr	r2, [pc, #168]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002902:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002906:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002908:	f7ff f824 	bl	8001954 <HAL_GetTick>
 800290c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800290e:	e008      	b.n	8002922 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002910:	f7ff f820 	bl	8001954 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b02      	cmp	r3, #2
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e20e      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002922:	4b22      	ldr	r3, [pc, #136]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800292a:	2b00      	cmp	r3, #0
 800292c:	d1f0      	bne.n	8002910 <HAL_RCC_OscConfig+0x1e0>
 800292e:	e000      	b.n	8002932 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002930:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0308 	and.w	r3, r3, #8
 800293a:	2b00      	cmp	r3, #0
 800293c:	d041      	beq.n	80029c2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d01c      	beq.n	8002980 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002946:	4b19      	ldr	r3, [pc, #100]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002948:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800294c:	4a17      	ldr	r2, [pc, #92]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 800294e:	f043 0301 	orr.w	r3, r3, #1
 8002952:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002956:	f7fe fffd 	bl	8001954 <HAL_GetTick>
 800295a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800295c:	e008      	b.n	8002970 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800295e:	f7fe fff9 	bl	8001954 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	1ad3      	subs	r3, r2, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e1e7      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002970:	4b0e      	ldr	r3, [pc, #56]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002972:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d0ef      	beq.n	800295e <HAL_RCC_OscConfig+0x22e>
 800297e:	e020      	b.n	80029c2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002980:	4b0a      	ldr	r3, [pc, #40]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002982:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002986:	4a09      	ldr	r2, [pc, #36]	@ (80029ac <HAL_RCC_OscConfig+0x27c>)
 8002988:	f023 0301 	bic.w	r3, r3, #1
 800298c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002990:	f7fe ffe0 	bl	8001954 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002996:	e00d      	b.n	80029b4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002998:	f7fe ffdc 	bl	8001954 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d906      	bls.n	80029b4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e1ca      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
 80029aa:	bf00      	nop
 80029ac:	40021000 	.word	0x40021000
 80029b0:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029b4:	4b8c      	ldr	r3, [pc, #560]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 80029b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029ba:	f003 0302 	and.w	r3, r3, #2
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1ea      	bne.n	8002998 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0304 	and.w	r3, r3, #4
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f000 80a6 	beq.w	8002b1c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029d0:	2300      	movs	r3, #0
 80029d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80029d4:	4b84      	ldr	r3, [pc, #528]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 80029d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d101      	bne.n	80029e4 <HAL_RCC_OscConfig+0x2b4>
 80029e0:	2301      	movs	r3, #1
 80029e2:	e000      	b.n	80029e6 <HAL_RCC_OscConfig+0x2b6>
 80029e4:	2300      	movs	r3, #0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d00d      	beq.n	8002a06 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ea:	4b7f      	ldr	r3, [pc, #508]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 80029ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ee:	4a7e      	ldr	r2, [pc, #504]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 80029f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80029f6:	4b7c      	ldr	r3, [pc, #496]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 80029f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002a02:	2301      	movs	r3, #1
 8002a04:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a06:	4b79      	ldr	r3, [pc, #484]	@ (8002bec <HAL_RCC_OscConfig+0x4bc>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d118      	bne.n	8002a44 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a12:	4b76      	ldr	r3, [pc, #472]	@ (8002bec <HAL_RCC_OscConfig+0x4bc>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a75      	ldr	r2, [pc, #468]	@ (8002bec <HAL_RCC_OscConfig+0x4bc>)
 8002a18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a1e:	f7fe ff99 	bl	8001954 <HAL_GetTick>
 8002a22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a26:	f7fe ff95 	bl	8001954 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e183      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a38:	4b6c      	ldr	r3, [pc, #432]	@ (8002bec <HAL_RCC_OscConfig+0x4bc>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d0f0      	beq.n	8002a26 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d108      	bne.n	8002a5e <HAL_RCC_OscConfig+0x32e>
 8002a4c:	4b66      	ldr	r3, [pc, #408]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a52:	4a65      	ldr	r2, [pc, #404]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002a54:	f043 0301 	orr.w	r3, r3, #1
 8002a58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a5c:	e024      	b.n	8002aa8 <HAL_RCC_OscConfig+0x378>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	2b05      	cmp	r3, #5
 8002a64:	d110      	bne.n	8002a88 <HAL_RCC_OscConfig+0x358>
 8002a66:	4b60      	ldr	r3, [pc, #384]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a6c:	4a5e      	ldr	r2, [pc, #376]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002a6e:	f043 0304 	orr.w	r3, r3, #4
 8002a72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a76:	4b5c      	ldr	r3, [pc, #368]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a7c:	4a5a      	ldr	r2, [pc, #360]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002a7e:	f043 0301 	orr.w	r3, r3, #1
 8002a82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a86:	e00f      	b.n	8002aa8 <HAL_RCC_OscConfig+0x378>
 8002a88:	4b57      	ldr	r3, [pc, #348]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a8e:	4a56      	ldr	r2, [pc, #344]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002a90:	f023 0301 	bic.w	r3, r3, #1
 8002a94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a98:	4b53      	ldr	r3, [pc, #332]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a9e:	4a52      	ldr	r2, [pc, #328]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002aa0:	f023 0304 	bic.w	r3, r3, #4
 8002aa4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d016      	beq.n	8002ade <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ab0:	f7fe ff50 	bl	8001954 <HAL_GetTick>
 8002ab4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ab6:	e00a      	b.n	8002ace <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ab8:	f7fe ff4c 	bl	8001954 <HAL_GetTick>
 8002abc:	4602      	mov	r2, r0
 8002abe:	693b      	ldr	r3, [r7, #16]
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e138      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ace:	4b46      	ldr	r3, [pc, #280]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002ad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ad4:	f003 0302 	and.w	r3, r3, #2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d0ed      	beq.n	8002ab8 <HAL_RCC_OscConfig+0x388>
 8002adc:	e015      	b.n	8002b0a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ade:	f7fe ff39 	bl	8001954 <HAL_GetTick>
 8002ae2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ae4:	e00a      	b.n	8002afc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae6:	f7fe ff35 	bl	8001954 <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e121      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002afc:	4b3a      	ldr	r3, [pc, #232]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1ed      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b0a:	7ffb      	ldrb	r3, [r7, #31]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d105      	bne.n	8002b1c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b10:	4b35      	ldr	r3, [pc, #212]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b14:	4a34      	ldr	r2, [pc, #208]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002b16:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b1a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0320 	and.w	r3, r3, #32
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d03c      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d01c      	beq.n	8002b6a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002b30:	4b2d      	ldr	r3, [pc, #180]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002b32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b36:	4a2c      	ldr	r2, [pc, #176]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002b38:	f043 0301 	orr.w	r3, r3, #1
 8002b3c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b40:	f7fe ff08 	bl	8001954 <HAL_GetTick>
 8002b44:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b46:	e008      	b.n	8002b5a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b48:	f7fe ff04 	bl	8001954 <HAL_GetTick>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	1ad3      	subs	r3, r2, r3
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d901      	bls.n	8002b5a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e0f2      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b5a:	4b23      	ldr	r3, [pc, #140]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002b5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b60:	f003 0302 	and.w	r3, r3, #2
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d0ef      	beq.n	8002b48 <HAL_RCC_OscConfig+0x418>
 8002b68:	e01b      	b.n	8002ba2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002b6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b70:	4a1d      	ldr	r2, [pc, #116]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002b72:	f023 0301 	bic.w	r3, r3, #1
 8002b76:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b7a:	f7fe feeb 	bl	8001954 <HAL_GetTick>
 8002b7e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b80:	e008      	b.n	8002b94 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b82:	f7fe fee7 	bl	8001954 <HAL_GetTick>
 8002b86:	4602      	mov	r2, r0
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d901      	bls.n	8002b94 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e0d5      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b94:	4b14      	ldr	r3, [pc, #80]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002b96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1ef      	bne.n	8002b82 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	69db      	ldr	r3, [r3, #28]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f000 80c9 	beq.w	8002d3e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bac:	4b0e      	ldr	r3, [pc, #56]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f003 030c 	and.w	r3, r3, #12
 8002bb4:	2b0c      	cmp	r3, #12
 8002bb6:	f000 8083 	beq.w	8002cc0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d15e      	bne.n	8002c80 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bc2:	4b09      	ldr	r3, [pc, #36]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a08      	ldr	r2, [pc, #32]	@ (8002be8 <HAL_RCC_OscConfig+0x4b8>)
 8002bc8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bce:	f7fe fec1 	bl	8001954 <HAL_GetTick>
 8002bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bd4:	e00c      	b.n	8002bf0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bd6:	f7fe febd 	bl	8001954 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d905      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e0ab      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
 8002be8:	40021000 	.word	0x40021000
 8002bec:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bf0:	4b55      	ldr	r3, [pc, #340]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d1ec      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bfc:	4b52      	ldr	r3, [pc, #328]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002bfe:	68da      	ldr	r2, [r3, #12]
 8002c00:	4b52      	ldr	r3, [pc, #328]	@ (8002d4c <HAL_RCC_OscConfig+0x61c>)
 8002c02:	4013      	ands	r3, r2
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	6a11      	ldr	r1, [r2, #32]
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c0c:	3a01      	subs	r2, #1
 8002c0e:	0112      	lsls	r2, r2, #4
 8002c10:	4311      	orrs	r1, r2
 8002c12:	687a      	ldr	r2, [r7, #4]
 8002c14:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002c16:	0212      	lsls	r2, r2, #8
 8002c18:	4311      	orrs	r1, r2
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002c1e:	0852      	lsrs	r2, r2, #1
 8002c20:	3a01      	subs	r2, #1
 8002c22:	0552      	lsls	r2, r2, #21
 8002c24:	4311      	orrs	r1, r2
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002c2a:	0852      	lsrs	r2, r2, #1
 8002c2c:	3a01      	subs	r2, #1
 8002c2e:	0652      	lsls	r2, r2, #25
 8002c30:	4311      	orrs	r1, r2
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002c36:	06d2      	lsls	r2, r2, #27
 8002c38:	430a      	orrs	r2, r1
 8002c3a:	4943      	ldr	r1, [pc, #268]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c40:	4b41      	ldr	r3, [pc, #260]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a40      	ldr	r2, [pc, #256]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002c46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c4a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c4c:	4b3e      	ldr	r3, [pc, #248]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	4a3d      	ldr	r2, [pc, #244]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002c52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c56:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c58:	f7fe fe7c 	bl	8001954 <HAL_GetTick>
 8002c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c5e:	e008      	b.n	8002c72 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c60:	f7fe fe78 	bl	8001954 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e066      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c72:	4b35      	ldr	r3, [pc, #212]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d0f0      	beq.n	8002c60 <HAL_RCC_OscConfig+0x530>
 8002c7e:	e05e      	b.n	8002d3e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c80:	4b31      	ldr	r3, [pc, #196]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a30      	ldr	r2, [pc, #192]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002c86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c8c:	f7fe fe62 	bl	8001954 <HAL_GetTick>
 8002c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c92:	e008      	b.n	8002ca6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c94:	f7fe fe5e 	bl	8001954 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e04c      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ca6:	4b28      	ldr	r3, [pc, #160]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1f0      	bne.n	8002c94 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002cb2:	4b25      	ldr	r3, [pc, #148]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002cb4:	68da      	ldr	r2, [r3, #12]
 8002cb6:	4924      	ldr	r1, [pc, #144]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002cb8:	4b25      	ldr	r3, [pc, #148]	@ (8002d50 <HAL_RCC_OscConfig+0x620>)
 8002cba:	4013      	ands	r3, r2
 8002cbc:	60cb      	str	r3, [r1, #12]
 8002cbe:	e03e      	b.n	8002d3e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	69db      	ldr	r3, [r3, #28]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d101      	bne.n	8002ccc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e039      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002ccc:	4b1e      	ldr	r3, [pc, #120]	@ (8002d48 <HAL_RCC_OscConfig+0x618>)
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	f003 0203 	and.w	r2, r3, #3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d12c      	bne.n	8002d3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cea:	3b01      	subs	r3, #1
 8002cec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d123      	bne.n	8002d3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cfc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d11b      	bne.n	8002d3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d113      	bne.n	8002d3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d12:	697b      	ldr	r3, [r7, #20]
 8002d14:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d1c:	085b      	lsrs	r3, r3, #1
 8002d1e:	3b01      	subs	r3, #1
 8002d20:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d109      	bne.n	8002d3a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d30:	085b      	lsrs	r3, r3, #1
 8002d32:	3b01      	subs	r3, #1
 8002d34:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d001      	beq.n	8002d3e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e000      	b.n	8002d40 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002d3e:	2300      	movs	r3, #0
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3720      	adds	r7, #32
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	019f800c 	.word	0x019f800c
 8002d50:	feeefffc 	.word	0xfeeefffc

08002d54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e11e      	b.n	8002faa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d6c:	4b91      	ldr	r3, [pc, #580]	@ (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 030f 	and.w	r3, r3, #15
 8002d74:	683a      	ldr	r2, [r7, #0]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d910      	bls.n	8002d9c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d7a:	4b8e      	ldr	r3, [pc, #568]	@ (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f023 020f 	bic.w	r2, r3, #15
 8002d82:	498c      	ldr	r1, [pc, #560]	@ (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d8a:	4b8a      	ldr	r3, [pc, #552]	@ (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 030f 	and.w	r3, r3, #15
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d001      	beq.n	8002d9c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e106      	b.n	8002faa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 0301 	and.w	r3, r3, #1
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d073      	beq.n	8002e90 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	2b03      	cmp	r3, #3
 8002dae:	d129      	bne.n	8002e04 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002db0:	4b81      	ldr	r3, [pc, #516]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d101      	bne.n	8002dc0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e0f4      	b.n	8002faa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002dc0:	f000 f99e 	bl	8003100 <RCC_GetSysClockFreqFromPLLSource>
 8002dc4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	4a7c      	ldr	r2, [pc, #496]	@ (8002fbc <HAL_RCC_ClockConfig+0x268>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d93f      	bls.n	8002e4e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002dce:	4b7a      	ldr	r3, [pc, #488]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d009      	beq.n	8002dee <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d033      	beq.n	8002e4e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d12f      	bne.n	8002e4e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002dee:	4b72      	ldr	r3, [pc, #456]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002df6:	4a70      	ldr	r2, [pc, #448]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002df8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dfc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002dfe:	2380      	movs	r3, #128	@ 0x80
 8002e00:	617b      	str	r3, [r7, #20]
 8002e02:	e024      	b.n	8002e4e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d107      	bne.n	8002e1c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e0c:	4b6a      	ldr	r3, [pc, #424]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d109      	bne.n	8002e2c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	e0c6      	b.n	8002faa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e1c:	4b66      	ldr	r3, [pc, #408]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d101      	bne.n	8002e2c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e0be      	b.n	8002faa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002e2c:	f000 f8ce 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 8002e30:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	4a61      	ldr	r2, [pc, #388]	@ (8002fbc <HAL_RCC_ClockConfig+0x268>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d909      	bls.n	8002e4e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002e3a:	4b5f      	ldr	r3, [pc, #380]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e42:	4a5d      	ldr	r2, [pc, #372]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002e44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e48:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002e4a:	2380      	movs	r3, #128	@ 0x80
 8002e4c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e4e:	4b5a      	ldr	r3, [pc, #360]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002e50:	689b      	ldr	r3, [r3, #8]
 8002e52:	f023 0203 	bic.w	r2, r3, #3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	4957      	ldr	r1, [pc, #348]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e60:	f7fe fd78 	bl	8001954 <HAL_GetTick>
 8002e64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e66:	e00a      	b.n	8002e7e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e68:	f7fe fd74 	bl	8001954 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e095      	b.n	8002faa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e7e:	4b4e      	ldr	r3, [pc, #312]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 020c 	and.w	r2, r3, #12
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d1eb      	bne.n	8002e68 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d023      	beq.n	8002ee4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d005      	beq.n	8002eb4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ea8:	4b43      	ldr	r3, [pc, #268]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	4a42      	ldr	r2, [pc, #264]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002eae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002eb2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0308 	and.w	r3, r3, #8
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d007      	beq.n	8002ed0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002ec0:	4b3d      	ldr	r3, [pc, #244]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002ec8:	4a3b      	ldr	r2, [pc, #236]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002eca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002ece:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ed0:	4b39      	ldr	r3, [pc, #228]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	4936      	ldr	r1, [pc, #216]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	608b      	str	r3, [r1, #8]
 8002ee2:	e008      	b.n	8002ef6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	2b80      	cmp	r3, #128	@ 0x80
 8002ee8:	d105      	bne.n	8002ef6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002eea:	4b33      	ldr	r3, [pc, #204]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	4a32      	ldr	r2, [pc, #200]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002ef0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002ef4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ef6:	4b2f      	ldr	r3, [pc, #188]	@ (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 030f 	and.w	r3, r3, #15
 8002efe:	683a      	ldr	r2, [r7, #0]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d21d      	bcs.n	8002f40 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f04:	4b2b      	ldr	r3, [pc, #172]	@ (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f023 020f 	bic.w	r2, r3, #15
 8002f0c:	4929      	ldr	r1, [pc, #164]	@ (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002f14:	f7fe fd1e 	bl	8001954 <HAL_GetTick>
 8002f18:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f1a:	e00a      	b.n	8002f32 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f1c:	f7fe fd1a 	bl	8001954 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e03b      	b.n	8002faa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f32:	4b20      	ldr	r3, [pc, #128]	@ (8002fb4 <HAL_RCC_ClockConfig+0x260>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 030f 	and.w	r3, r3, #15
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d1ed      	bne.n	8002f1c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0304 	and.w	r3, r3, #4
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d008      	beq.n	8002f5e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68db      	ldr	r3, [r3, #12]
 8002f58:	4917      	ldr	r1, [pc, #92]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 0308 	and.w	r3, r3, #8
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d009      	beq.n	8002f7e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f6a:	4b13      	ldr	r3, [pc, #76]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	691b      	ldr	r3, [r3, #16]
 8002f76:	00db      	lsls	r3, r3, #3
 8002f78:	490f      	ldr	r1, [pc, #60]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f7e:	f000 f825 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 8002f82:	4602      	mov	r2, r0
 8002f84:	4b0c      	ldr	r3, [pc, #48]	@ (8002fb8 <HAL_RCC_ClockConfig+0x264>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	091b      	lsrs	r3, r3, #4
 8002f8a:	f003 030f 	and.w	r3, r3, #15
 8002f8e:	490c      	ldr	r1, [pc, #48]	@ (8002fc0 <HAL_RCC_ClockConfig+0x26c>)
 8002f90:	5ccb      	ldrb	r3, [r1, r3]
 8002f92:	f003 031f 	and.w	r3, r3, #31
 8002f96:	fa22 f303 	lsr.w	r3, r2, r3
 8002f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc4 <HAL_RCC_ClockConfig+0x270>)
 8002f9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002f9e:	4b0a      	ldr	r3, [pc, #40]	@ (8002fc8 <HAL_RCC_ClockConfig+0x274>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7fe fc8a 	bl	80018bc <HAL_InitTick>
 8002fa8:	4603      	mov	r3, r0
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3718      	adds	r7, #24
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	40022000 	.word	0x40022000
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	04c4b400 	.word	0x04c4b400
 8002fc0:	08007bec 	.word	0x08007bec
 8002fc4:	20000004 	.word	0x20000004
 8002fc8:	20000008 	.word	0x20000008

08002fcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b087      	sub	sp, #28
 8002fd0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002fd2:	4b2c      	ldr	r3, [pc, #176]	@ (8003084 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f003 030c 	and.w	r3, r3, #12
 8002fda:	2b04      	cmp	r3, #4
 8002fdc:	d102      	bne.n	8002fe4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002fde:	4b2a      	ldr	r3, [pc, #168]	@ (8003088 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002fe0:	613b      	str	r3, [r7, #16]
 8002fe2:	e047      	b.n	8003074 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002fe4:	4b27      	ldr	r3, [pc, #156]	@ (8003084 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f003 030c 	and.w	r3, r3, #12
 8002fec:	2b08      	cmp	r3, #8
 8002fee:	d102      	bne.n	8002ff6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002ff0:	4b26      	ldr	r3, [pc, #152]	@ (800308c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ff2:	613b      	str	r3, [r7, #16]
 8002ff4:	e03e      	b.n	8003074 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002ff6:	4b23      	ldr	r3, [pc, #140]	@ (8003084 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f003 030c 	and.w	r3, r3, #12
 8002ffe:	2b0c      	cmp	r3, #12
 8003000:	d136      	bne.n	8003070 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003002:	4b20      	ldr	r3, [pc, #128]	@ (8003084 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	f003 0303 	and.w	r3, r3, #3
 800300a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800300c:	4b1d      	ldr	r3, [pc, #116]	@ (8003084 <HAL_RCC_GetSysClockFreq+0xb8>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	f003 030f 	and.w	r3, r3, #15
 8003016:	3301      	adds	r3, #1
 8003018:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2b03      	cmp	r3, #3
 800301e:	d10c      	bne.n	800303a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003020:	4a1a      	ldr	r2, [pc, #104]	@ (800308c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	fbb2 f3f3 	udiv	r3, r2, r3
 8003028:	4a16      	ldr	r2, [pc, #88]	@ (8003084 <HAL_RCC_GetSysClockFreq+0xb8>)
 800302a:	68d2      	ldr	r2, [r2, #12]
 800302c:	0a12      	lsrs	r2, r2, #8
 800302e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003032:	fb02 f303 	mul.w	r3, r2, r3
 8003036:	617b      	str	r3, [r7, #20]
      break;
 8003038:	e00c      	b.n	8003054 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800303a:	4a13      	ldr	r2, [pc, #76]	@ (8003088 <HAL_RCC_GetSysClockFreq+0xbc>)
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003042:	4a10      	ldr	r2, [pc, #64]	@ (8003084 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003044:	68d2      	ldr	r2, [r2, #12]
 8003046:	0a12      	lsrs	r2, r2, #8
 8003048:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800304c:	fb02 f303 	mul.w	r3, r2, r3
 8003050:	617b      	str	r3, [r7, #20]
      break;
 8003052:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003054:	4b0b      	ldr	r3, [pc, #44]	@ (8003084 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	0e5b      	lsrs	r3, r3, #25
 800305a:	f003 0303 	and.w	r3, r3, #3
 800305e:	3301      	adds	r3, #1
 8003060:	005b      	lsls	r3, r3, #1
 8003062:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003064:	697a      	ldr	r2, [r7, #20]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	fbb2 f3f3 	udiv	r3, r2, r3
 800306c:	613b      	str	r3, [r7, #16]
 800306e:	e001      	b.n	8003074 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003070:	2300      	movs	r3, #0
 8003072:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003074:	693b      	ldr	r3, [r7, #16]
}
 8003076:	4618      	mov	r0, r3
 8003078:	371c      	adds	r7, #28
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	40021000 	.word	0x40021000
 8003088:	00f42400 	.word	0x00f42400
 800308c:	016e3600 	.word	0x016e3600

08003090 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003094:	4b03      	ldr	r3, [pc, #12]	@ (80030a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003096:	681b      	ldr	r3, [r3, #0]
}
 8003098:	4618      	mov	r0, r3
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	20000004 	.word	0x20000004

080030a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030ac:	f7ff fff0 	bl	8003090 <HAL_RCC_GetHCLKFreq>
 80030b0:	4602      	mov	r2, r0
 80030b2:	4b06      	ldr	r3, [pc, #24]	@ (80030cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	0a1b      	lsrs	r3, r3, #8
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	4904      	ldr	r1, [pc, #16]	@ (80030d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030be:	5ccb      	ldrb	r3, [r1, r3]
 80030c0:	f003 031f 	and.w	r3, r3, #31
 80030c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	40021000 	.word	0x40021000
 80030d0:	08007bfc 	.word	0x08007bfc

080030d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030d8:	f7ff ffda 	bl	8003090 <HAL_RCC_GetHCLKFreq>
 80030dc:	4602      	mov	r2, r0
 80030de:	4b06      	ldr	r3, [pc, #24]	@ (80030f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	0adb      	lsrs	r3, r3, #11
 80030e4:	f003 0307 	and.w	r3, r3, #7
 80030e8:	4904      	ldr	r1, [pc, #16]	@ (80030fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80030ea:	5ccb      	ldrb	r3, [r1, r3]
 80030ec:	f003 031f 	and.w	r3, r3, #31
 80030f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	40021000 	.word	0x40021000
 80030fc:	08007bfc 	.word	0x08007bfc

08003100 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003100:	b480      	push	{r7}
 8003102:	b087      	sub	sp, #28
 8003104:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003106:	4b1e      	ldr	r3, [pc, #120]	@ (8003180 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	f003 0303 	and.w	r3, r3, #3
 800310e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003110:	4b1b      	ldr	r3, [pc, #108]	@ (8003180 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	091b      	lsrs	r3, r3, #4
 8003116:	f003 030f 	and.w	r3, r3, #15
 800311a:	3301      	adds	r3, #1
 800311c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	2b03      	cmp	r3, #3
 8003122:	d10c      	bne.n	800313e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003124:	4a17      	ldr	r2, [pc, #92]	@ (8003184 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	fbb2 f3f3 	udiv	r3, r2, r3
 800312c:	4a14      	ldr	r2, [pc, #80]	@ (8003180 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800312e:	68d2      	ldr	r2, [r2, #12]
 8003130:	0a12      	lsrs	r2, r2, #8
 8003132:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003136:	fb02 f303 	mul.w	r3, r2, r3
 800313a:	617b      	str	r3, [r7, #20]
    break;
 800313c:	e00c      	b.n	8003158 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800313e:	4a12      	ldr	r2, [pc, #72]	@ (8003188 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	fbb2 f3f3 	udiv	r3, r2, r3
 8003146:	4a0e      	ldr	r2, [pc, #56]	@ (8003180 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003148:	68d2      	ldr	r2, [r2, #12]
 800314a:	0a12      	lsrs	r2, r2, #8
 800314c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003150:	fb02 f303 	mul.w	r3, r2, r3
 8003154:	617b      	str	r3, [r7, #20]
    break;
 8003156:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003158:	4b09      	ldr	r3, [pc, #36]	@ (8003180 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	0e5b      	lsrs	r3, r3, #25
 800315e:	f003 0303 	and.w	r3, r3, #3
 8003162:	3301      	adds	r3, #1
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003168:	697a      	ldr	r2, [r7, #20]
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003170:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003172:	687b      	ldr	r3, [r7, #4]
}
 8003174:	4618      	mov	r0, r3
 8003176:	371c      	adds	r7, #28
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr
 8003180:	40021000 	.word	0x40021000
 8003184:	016e3600 	.word	0x016e3600
 8003188:	00f42400 	.word	0x00f42400

0800318c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003194:	2300      	movs	r3, #0
 8003196:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003198:	2300      	movs	r3, #0
 800319a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	f000 8098 	beq.w	80032da <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031aa:	2300      	movs	r3, #0
 80031ac:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031ae:	4b43      	ldr	r3, [pc, #268]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d10d      	bne.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031ba:	4b40      	ldr	r3, [pc, #256]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031be:	4a3f      	ldr	r2, [pc, #252]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80031c6:	4b3d      	ldr	r3, [pc, #244]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ce:	60bb      	str	r3, [r7, #8]
 80031d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031d2:	2301      	movs	r3, #1
 80031d4:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031d6:	4b3a      	ldr	r3, [pc, #232]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a39      	ldr	r2, [pc, #228]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80031dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80031e2:	f7fe fbb7 	bl	8001954 <HAL_GetTick>
 80031e6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80031e8:	e009      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ea:	f7fe fbb3 	bl	8001954 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d902      	bls.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	74fb      	strb	r3, [r7, #19]
        break;
 80031fc:	e005      	b.n	800320a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80031fe:	4b30      	ldr	r3, [pc, #192]	@ (80032c0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003206:	2b00      	cmp	r3, #0
 8003208:	d0ef      	beq.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800320a:	7cfb      	ldrb	r3, [r7, #19]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d159      	bne.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003210:	4b2a      	ldr	r3, [pc, #168]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003216:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800321a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d01e      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003226:	697a      	ldr	r2, [r7, #20]
 8003228:	429a      	cmp	r2, r3
 800322a:	d019      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800322c:	4b23      	ldr	r3, [pc, #140]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800322e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003232:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003236:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003238:	4b20      	ldr	r3, [pc, #128]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800323a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800323e:	4a1f      	ldr	r2, [pc, #124]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003240:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003244:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003248:	4b1c      	ldr	r3, [pc, #112]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800324a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800324e:	4a1b      	ldr	r2, [pc, #108]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003250:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003254:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003258:	4a18      	ldr	r2, [pc, #96]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	f003 0301 	and.w	r3, r3, #1
 8003266:	2b00      	cmp	r3, #0
 8003268:	d016      	beq.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800326a:	f7fe fb73 	bl	8001954 <HAL_GetTick>
 800326e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003270:	e00b      	b.n	800328a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003272:	f7fe fb6f 	bl	8001954 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003280:	4293      	cmp	r3, r2
 8003282:	d902      	bls.n	800328a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	74fb      	strb	r3, [r7, #19]
            break;
 8003288:	e006      	b.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800328a:	4b0c      	ldr	r3, [pc, #48]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800328c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b00      	cmp	r3, #0
 8003296:	d0ec      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003298:	7cfb      	ldrb	r3, [r7, #19]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d10b      	bne.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800329e:	4b07      	ldr	r3, [pc, #28]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032ac:	4903      	ldr	r1, [pc, #12]	@ (80032bc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80032b4:	e008      	b.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80032b6:	7cfb      	ldrb	r3, [r7, #19]
 80032b8:	74bb      	strb	r3, [r7, #18]
 80032ba:	e005      	b.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80032bc:	40021000 	.word	0x40021000
 80032c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032c4:	7cfb      	ldrb	r3, [r7, #19]
 80032c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032c8:	7c7b      	ldrb	r3, [r7, #17]
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d105      	bne.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ce:	4ba7      	ldr	r3, [pc, #668]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d2:	4aa6      	ldr	r2, [pc, #664]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032d8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0301 	and.w	r3, r3, #1
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d00a      	beq.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032e6:	4ba1      	ldr	r3, [pc, #644]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ec:	f023 0203 	bic.w	r2, r3, #3
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	499d      	ldr	r1, [pc, #628]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d00a      	beq.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003308:	4b98      	ldr	r3, [pc, #608]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800330a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800330e:	f023 020c 	bic.w	r2, r3, #12
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	4995      	ldr	r1, [pc, #596]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003318:	4313      	orrs	r3, r2
 800331a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f003 0304 	and.w	r3, r3, #4
 8003326:	2b00      	cmp	r3, #0
 8003328:	d00a      	beq.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800332a:	4b90      	ldr	r3, [pc, #576]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800332c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003330:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	498c      	ldr	r1, [pc, #560]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800333a:	4313      	orrs	r3, r2
 800333c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0308 	and.w	r3, r3, #8
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00a      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800334c:	4b87      	ldr	r3, [pc, #540]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800334e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003352:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	691b      	ldr	r3, [r3, #16]
 800335a:	4984      	ldr	r1, [pc, #528]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800335c:	4313      	orrs	r3, r2
 800335e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0310 	and.w	r3, r3, #16
 800336a:	2b00      	cmp	r3, #0
 800336c:	d00a      	beq.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800336e:	4b7f      	ldr	r3, [pc, #508]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003370:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003374:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	695b      	ldr	r3, [r3, #20]
 800337c:	497b      	ldr	r1, [pc, #492]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800337e:	4313      	orrs	r3, r2
 8003380:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0320 	and.w	r3, r3, #32
 800338c:	2b00      	cmp	r3, #0
 800338e:	d00a      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003390:	4b76      	ldr	r3, [pc, #472]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003392:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003396:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	4973      	ldr	r1, [pc, #460]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d00a      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033b2:	4b6e      	ldr	r3, [pc, #440]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033b8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	496a      	ldr	r1, [pc, #424]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033c2:	4313      	orrs	r3, r2
 80033c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00a      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80033d4:	4b65      	ldr	r3, [pc, #404]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033da:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	4962      	ldr	r1, [pc, #392]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00a      	beq.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80033f6:	4b5d      	ldr	r3, [pc, #372]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033fc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003404:	4959      	ldr	r1, [pc, #356]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003406:	4313      	orrs	r3, r2
 8003408:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00a      	beq.n	800342e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003418:	4b54      	ldr	r3, [pc, #336]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800341a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800341e:	f023 0203 	bic.w	r2, r3, #3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003426:	4951      	ldr	r1, [pc, #324]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003428:	4313      	orrs	r3, r2
 800342a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00a      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800343a:	4b4c      	ldr	r3, [pc, #304]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800343c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003440:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003448:	4948      	ldr	r1, [pc, #288]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800344a:	4313      	orrs	r3, r2
 800344c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003458:	2b00      	cmp	r3, #0
 800345a:	d015      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800345c:	4b43      	ldr	r3, [pc, #268]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800345e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003462:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346a:	4940      	ldr	r1, [pc, #256]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800346c:	4313      	orrs	r3, r2
 800346e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003476:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800347a:	d105      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800347c:	4b3b      	ldr	r3, [pc, #236]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	4a3a      	ldr	r2, [pc, #232]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003482:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003486:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003490:	2b00      	cmp	r3, #0
 8003492:	d015      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003494:	4b35      	ldr	r3, [pc, #212]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800349a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034a2:	4932      	ldr	r1, [pc, #200]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034b2:	d105      	bne.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034b4:	4b2d      	ldr	r3, [pc, #180]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	4a2c      	ldr	r2, [pc, #176]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034be:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d015      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80034cc:	4b27      	ldr	r3, [pc, #156]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034d2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034da:	4924      	ldr	r1, [pc, #144]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034ea:	d105      	bne.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034ec:	4b1f      	ldr	r3, [pc, #124]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	4a1e      	ldr	r2, [pc, #120]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034f6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d015      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003504:	4b19      	ldr	r3, [pc, #100]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800350a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003512:	4916      	ldr	r1, [pc, #88]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003514:	4313      	orrs	r3, r2
 8003516:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800351e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003522:	d105      	bne.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003524:	4b11      	ldr	r3, [pc, #68]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	4a10      	ldr	r2, [pc, #64]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800352a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800352e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d019      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800353c:	4b0b      	ldr	r3, [pc, #44]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800353e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003542:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800354a:	4908      	ldr	r1, [pc, #32]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800354c:	4313      	orrs	r3, r2
 800354e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003556:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800355a:	d109      	bne.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800355c:	4b03      	ldr	r3, [pc, #12]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	4a02      	ldr	r2, [pc, #8]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003562:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003566:	60d3      	str	r3, [r2, #12]
 8003568:	e002      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800356a:	bf00      	nop
 800356c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d015      	beq.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800357c:	4b29      	ldr	r3, [pc, #164]	@ (8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800357e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003582:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800358a:	4926      	ldr	r1, [pc, #152]	@ (8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800358c:	4313      	orrs	r3, r2
 800358e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003596:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800359a:	d105      	bne.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800359c:	4b21      	ldr	r3, [pc, #132]	@ (8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	4a20      	ldr	r2, [pc, #128]	@ (8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80035a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035a6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d015      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80035b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80035b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ba:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035c2:	4918      	ldr	r1, [pc, #96]	@ (8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80035c4:	4313      	orrs	r3, r2
 80035c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035d2:	d105      	bne.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80035d4:	4b13      	ldr	r3, [pc, #76]	@ (8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80035d6:	68db      	ldr	r3, [r3, #12]
 80035d8:	4a12      	ldr	r2, [pc, #72]	@ (8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80035da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035de:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d015      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80035ec:	4b0d      	ldr	r3, [pc, #52]	@ (8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80035ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80035f2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035fa:	490a      	ldr	r1, [pc, #40]	@ (8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003606:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800360a:	d105      	bne.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800360c:	4b05      	ldr	r3, [pc, #20]	@ (8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	4a04      	ldr	r2, [pc, #16]	@ (8003624 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003612:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003616:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003618:	7cbb      	ldrb	r3, [r7, #18]
}
 800361a:	4618      	mov	r0, r3
 800361c:	3718      	adds	r7, #24
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	40021000 	.word	0x40021000

08003628 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e09d      	b.n	8003776 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363e:	2b00      	cmp	r3, #0
 8003640:	d108      	bne.n	8003654 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800364a:	d009      	beq.n	8003660 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	61da      	str	r2, [r3, #28]
 8003652:	e005      	b.n	8003660 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800366c:	b2db      	uxtb	r3, r3
 800366e:	2b00      	cmp	r3, #0
 8003670:	d106      	bne.n	8003680 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	f7fd fef0 	bl	8001460 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2202      	movs	r2, #2
 8003684:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003696:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80036a0:	d902      	bls.n	80036a8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80036a2:	2300      	movs	r3, #0
 80036a4:	60fb      	str	r3, [r7, #12]
 80036a6:	e002      	b.n	80036ae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80036a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036ac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80036b6:	d007      	beq.n	80036c8 <HAL_SPI_Init+0xa0>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80036c0:	d002      	beq.n	80036c8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2200      	movs	r2, #0
 80036c6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80036d8:	431a      	orrs	r2, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	f003 0302 	and.w	r3, r3, #2
 80036e2:	431a      	orrs	r2, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	695b      	ldr	r3, [r3, #20]
 80036e8:	f003 0301 	and.w	r3, r3, #1
 80036ec:	431a      	orrs	r2, r3
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036f6:	431a      	orrs	r2, r3
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	69db      	ldr	r3, [r3, #28]
 80036fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003700:	431a      	orrs	r2, r3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6a1b      	ldr	r3, [r3, #32]
 8003706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800370a:	ea42 0103 	orr.w	r1, r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003712:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	430a      	orrs	r2, r1
 800371c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	0c1b      	lsrs	r3, r3, #16
 8003724:	f003 0204 	and.w	r2, r3, #4
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800372c:	f003 0310 	and.w	r3, r3, #16
 8003730:	431a      	orrs	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003736:	f003 0308 	and.w	r3, r3, #8
 800373a:	431a      	orrs	r2, r3
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003744:	ea42 0103 	orr.w	r1, r2, r3
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	430a      	orrs	r2, r1
 8003754:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	69da      	ldr	r2, [r3, #28]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003764:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003774:	2300      	movs	r3, #0
}
 8003776:	4618      	mov	r0, r3
 8003778:	3710      	adds	r7, #16
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
	...

08003780 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b088      	sub	sp, #32
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003798:	69bb      	ldr	r3, [r7, #24]
 800379a:	099b      	lsrs	r3, r3, #6
 800379c:	f003 0301 	and.w	r3, r3, #1
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10f      	bne.n	80037c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00a      	beq.n	80037c4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	099b      	lsrs	r3, r3, #6
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d004      	beq.n	80037c4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	4798      	blx	r3
    return;
 80037c2:	e0d7      	b.n	8003974 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	085b      	lsrs	r3, r3, #1
 80037c8:	f003 0301 	and.w	r3, r3, #1
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d00a      	beq.n	80037e6 <HAL_SPI_IRQHandler+0x66>
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	09db      	lsrs	r3, r3, #7
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d004      	beq.n	80037e6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	4798      	blx	r3
    return;
 80037e4:	e0c6      	b.n	8003974 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	095b      	lsrs	r3, r3, #5
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10c      	bne.n	800380c <HAL_SPI_IRQHandler+0x8c>
 80037f2:	69bb      	ldr	r3, [r7, #24]
 80037f4:	099b      	lsrs	r3, r3, #6
 80037f6:	f003 0301 	and.w	r3, r3, #1
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d106      	bne.n	800380c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	0a1b      	lsrs	r3, r3, #8
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 80b4 	beq.w	8003974 <HAL_SPI_IRQHandler+0x1f4>
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	095b      	lsrs	r3, r3, #5
 8003810:	f003 0301 	and.w	r3, r3, #1
 8003814:	2b00      	cmp	r3, #0
 8003816:	f000 80ad 	beq.w	8003974 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	099b      	lsrs	r3, r3, #6
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d023      	beq.n	800386e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b03      	cmp	r3, #3
 8003830:	d011      	beq.n	8003856 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003836:	f043 0204 	orr.w	r2, r3, #4
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	617b      	str	r3, [r7, #20]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	617b      	str	r3, [r7, #20]
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	e00b      	b.n	800386e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003856:	2300      	movs	r3, #0
 8003858:	613b      	str	r3, [r7, #16]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	613b      	str	r3, [r7, #16]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	613b      	str	r3, [r7, #16]
 800386a:	693b      	ldr	r3, [r7, #16]
        return;
 800386c:	e082      	b.n	8003974 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800386e:	69bb      	ldr	r3, [r7, #24]
 8003870:	095b      	lsrs	r3, r3, #5
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b00      	cmp	r3, #0
 8003878:	d014      	beq.n	80038a4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800387e:	f043 0201 	orr.w	r2, r3, #1
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003886:	2300      	movs	r3, #0
 8003888:	60fb      	str	r3, [r7, #12]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	60fb      	str	r3, [r7, #12]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	0a1b      	lsrs	r3, r3, #8
 80038a8:	f003 0301 	and.w	r3, r3, #1
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d00c      	beq.n	80038ca <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038b4:	f043 0208 	orr.w	r2, r3, #8
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80038bc:	2300      	movs	r3, #0
 80038be:	60bb      	str	r3, [r7, #8]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	60bb      	str	r3, [r7, #8]
 80038c8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d04f      	beq.n	8003972 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80038e0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	f003 0302 	and.w	r3, r3, #2
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d104      	bne.n	80038fe <HAL_SPI_IRQHandler+0x17e>
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d034      	beq.n	8003968 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 0203 	bic.w	r2, r2, #3
 800390c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003912:	2b00      	cmp	r3, #0
 8003914:	d011      	beq.n	800393a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800391a:	4a18      	ldr	r2, [pc, #96]	@ (800397c <HAL_SPI_IRQHandler+0x1fc>)
 800391c:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003922:	4618      	mov	r0, r3
 8003924:	f7fe fad0 	bl	8001ec8 <HAL_DMA_Abort_IT>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d005      	beq.n	800393a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003932:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800393e:	2b00      	cmp	r3, #0
 8003940:	d016      	beq.n	8003970 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003946:	4a0d      	ldr	r2, [pc, #52]	@ (800397c <HAL_SPI_IRQHandler+0x1fc>)
 8003948:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800394e:	4618      	mov	r0, r3
 8003950:	f7fe faba 	bl	8001ec8 <HAL_DMA_Abort_IT>
 8003954:	4603      	mov	r3, r0
 8003956:	2b00      	cmp	r3, #0
 8003958:	d00a      	beq.n	8003970 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8003966:	e003      	b.n	8003970 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f000 f809 	bl	8003980 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800396e:	e000      	b.n	8003972 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003970:	bf00      	nop
    return;
 8003972:	bf00      	nop
  }
}
 8003974:	3720      	adds	r7, #32
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	08003995 	.word	0x08003995

08003980 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003988:	bf00      	nop
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039a0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	f7ff ffe5 	bl	8003980 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80039b6:	bf00      	nop
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	b082      	sub	sp, #8
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d101      	bne.n	80039d0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e042      	b.n	8003a56 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d106      	bne.n	80039e8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039e2:	6878      	ldr	r0, [r7, #4]
 80039e4:	f7fd fde4 	bl	80015b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2224      	movs	r2, #36	@ 0x24
 80039ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 0201 	bic.w	r2, r2, #1
 80039fe:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d002      	beq.n	8003a0e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f001 f871 	bl	8004af0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a0e:	6878      	ldr	r0, [r7, #4]
 8003a10:	f000 fd72 	bl	80044f8 <UART_SetConfig>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d101      	bne.n	8003a1e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e01b      	b.n	8003a56 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	685a      	ldr	r2, [r3, #4]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003a2c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	689a      	ldr	r2, [r3, #8]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003a3c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f042 0201 	orr.w	r2, r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f001 f8f0 	bl	8004c34 <UART_CheckIdleState>
 8003a54:	4603      	mov	r3, r0
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3708      	adds	r7, #8
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b08a      	sub	sp, #40	@ 0x28
 8003a62:	af02      	add	r7, sp, #8
 8003a64:	60f8      	str	r0, [r7, #12]
 8003a66:	60b9      	str	r1, [r7, #8]
 8003a68:	603b      	str	r3, [r7, #0]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a74:	2b20      	cmp	r3, #32
 8003a76:	d17b      	bne.n	8003b70 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d002      	beq.n	8003a84 <HAL_UART_Transmit+0x26>
 8003a7e:	88fb      	ldrh	r3, [r7, #6]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e074      	b.n	8003b72 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2221      	movs	r2, #33	@ 0x21
 8003a94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a98:	f7fd ff5c 	bl	8001954 <HAL_GetTick>
 8003a9c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	88fa      	ldrh	r2, [r7, #6]
 8003aa2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	88fa      	ldrh	r2, [r7, #6]
 8003aaa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ab6:	d108      	bne.n	8003aca <HAL_UART_Transmit+0x6c>
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	691b      	ldr	r3, [r3, #16]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d104      	bne.n	8003aca <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	61bb      	str	r3, [r7, #24]
 8003ac8:	e003      	b.n	8003ad2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ad2:	e030      	b.n	8003b36 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	9300      	str	r3, [sp, #0]
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	2200      	movs	r2, #0
 8003adc:	2180      	movs	r1, #128	@ 0x80
 8003ade:	68f8      	ldr	r0, [r7, #12]
 8003ae0:	f001 f952 	bl	8004d88 <UART_WaitOnFlagUntilTimeout>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d005      	beq.n	8003af6 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	2220      	movs	r2, #32
 8003aee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e03d      	b.n	8003b72 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003af6:	69fb      	ldr	r3, [r7, #28]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d10b      	bne.n	8003b14 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	881b      	ldrh	r3, [r3, #0]
 8003b00:	461a      	mov	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b0a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003b0c:	69bb      	ldr	r3, [r7, #24]
 8003b0e:	3302      	adds	r3, #2
 8003b10:	61bb      	str	r3, [r7, #24]
 8003b12:	e007      	b.n	8003b24 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	781a      	ldrb	r2, [r3, #0]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	3301      	adds	r3, #1
 8003b22:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003b2a:	b29b      	uxth	r3, r3
 8003b2c:	3b01      	subs	r3, #1
 8003b2e:	b29a      	uxth	r2, r3
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d1c8      	bne.n	8003ad4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	9300      	str	r3, [sp, #0]
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	2140      	movs	r1, #64	@ 0x40
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f001 f91b 	bl	8004d88 <UART_WaitOnFlagUntilTimeout>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d005      	beq.n	8003b64 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2220      	movs	r2, #32
 8003b5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e006      	b.n	8003b72 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2220      	movs	r2, #32
 8003b68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	e000      	b.n	8003b72 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003b70:	2302      	movs	r3, #2
  }
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3720      	adds	r7, #32
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
	...

08003b7c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b08a      	sub	sp, #40	@ 0x28
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	4613      	mov	r3, r2
 8003b88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b90:	2b20      	cmp	r3, #32
 8003b92:	d137      	bne.n	8003c04 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d002      	beq.n	8003ba0 <HAL_UART_Receive_IT+0x24>
 8003b9a:	88fb      	ldrh	r3, [r7, #6]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d101      	bne.n	8003ba4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e030      	b.n	8003c06 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a18      	ldr	r2, [pc, #96]	@ (8003c10 <HAL_UART_Receive_IT+0x94>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d01f      	beq.n	8003bf4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d018      	beq.n	8003bf4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	e853 3f00 	ldrex	r3, [r3]
 8003bce:	613b      	str	r3, [r7, #16]
   return(result);
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003bd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	461a      	mov	r2, r3
 8003bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be0:	623b      	str	r3, [r7, #32]
 8003be2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003be4:	69f9      	ldr	r1, [r7, #28]
 8003be6:	6a3a      	ldr	r2, [r7, #32]
 8003be8:	e841 2300 	strex	r3, r2, [r1]
 8003bec:	61bb      	str	r3, [r7, #24]
   return(result);
 8003bee:	69bb      	ldr	r3, [r7, #24]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1e6      	bne.n	8003bc2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003bf4:	88fb      	ldrh	r3, [r7, #6]
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	68b9      	ldr	r1, [r7, #8]
 8003bfa:	68f8      	ldr	r0, [r7, #12]
 8003bfc:	f001 f932 	bl	8004e64 <UART_Start_Receive_IT>
 8003c00:	4603      	mov	r3, r0
 8003c02:	e000      	b.n	8003c06 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c04:	2302      	movs	r3, #2
  }
}
 8003c06:	4618      	mov	r0, r3
 8003c08:	3728      	adds	r7, #40	@ 0x28
 8003c0a:	46bd      	mov	sp, r7
 8003c0c:	bd80      	pop	{r7, pc}
 8003c0e:	bf00      	nop
 8003c10:	40008000 	.word	0x40008000

08003c14 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b08a      	sub	sp, #40	@ 0x28
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c28:	2b20      	cmp	r3, #32
 8003c2a:	d167      	bne.n	8003cfc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d002      	beq.n	8003c38 <HAL_UART_Transmit_DMA+0x24>
 8003c32:	88fb      	ldrh	r3, [r7, #6]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d101      	bne.n	8003c3c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e060      	b.n	8003cfe <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	68ba      	ldr	r2, [r7, #8]
 8003c40:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	88fa      	ldrh	r2, [r7, #6]
 8003c46:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	88fa      	ldrh	r2, [r7, #6]
 8003c4e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2221      	movs	r2, #33	@ 0x21
 8003c5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d028      	beq.n	8003cbc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c6e:	4a26      	ldr	r2, [pc, #152]	@ (8003d08 <HAL_UART_Transmit_DMA+0xf4>)
 8003c70:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c76:	4a25      	ldr	r2, [pc, #148]	@ (8003d0c <HAL_UART_Transmit_DMA+0xf8>)
 8003c78:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c7e:	4a24      	ldr	r2, [pc, #144]	@ (8003d10 <HAL_UART_Transmit_DMA+0xfc>)
 8003c80:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c86:	2200      	movs	r2, #0
 8003c88:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c92:	4619      	mov	r1, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	3328      	adds	r3, #40	@ 0x28
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	88fb      	ldrh	r3, [r7, #6]
 8003c9e:	f7fe f83f 	bl	8001d20 <HAL_DMA_Start_IT>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d009      	beq.n	8003cbc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2210      	movs	r2, #16
 8003cac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2220      	movs	r2, #32
 8003cb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e020      	b.n	8003cfe <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2240      	movs	r2, #64	@ 0x40
 8003cc2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	3308      	adds	r3, #8
 8003cca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	e853 3f00 	ldrex	r3, [r3]
 8003cd2:	613b      	str	r3, [r7, #16]
   return(result);
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cda:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	3308      	adds	r3, #8
 8003ce2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ce4:	623a      	str	r2, [r7, #32]
 8003ce6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce8:	69f9      	ldr	r1, [r7, #28]
 8003cea:	6a3a      	ldr	r2, [r7, #32]
 8003cec:	e841 2300 	strex	r3, r2, [r1]
 8003cf0:	61bb      	str	r3, [r7, #24]
   return(result);
 8003cf2:	69bb      	ldr	r3, [r7, #24]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d1e5      	bne.n	8003cc4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	e000      	b.n	8003cfe <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8003cfc:	2302      	movs	r3, #2
  }
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3728      	adds	r7, #40	@ 0x28
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	080051f7 	.word	0x080051f7
 8003d0c:	08005291 	.word	0x08005291
 8003d10:	080052ad 	.word	0x080052ad

08003d14 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b094      	sub	sp, #80	@ 0x50
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d24:	e853 3f00 	ldrex	r3, [r3]
 8003d28:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d2c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003d30:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	461a      	mov	r2, r3
 8003d38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d3e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d42:	e841 2300 	strex	r3, r2, [r1]
 8003d46:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1e6      	bne.n	8003d1c <HAL_UART_AbortTransmit+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	3308      	adds	r3, #8
 8003d54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d56:	6a3b      	ldr	r3, [r7, #32]
 8003d58:	e853 3f00 	ldrex	r3, [r3]
 8003d5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003d64:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	3308      	adds	r3, #8
 8003d6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d70:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d76:	e841 2300 	strex	r3, r2, [r1]
 8003d7a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1e5      	bne.n	8003d4e <HAL_UART_AbortTransmit+0x3a>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d8c:	2b80      	cmp	r3, #128	@ 0x80
 8003d8e:	d137      	bne.n	8003e00 <HAL_UART_AbortTransmit+0xec>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	3308      	adds	r3, #8
 8003d96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	e853 3f00 	ldrex	r3, [r3]
 8003d9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003da6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3308      	adds	r3, #8
 8003dae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003db0:	61ba      	str	r2, [r7, #24]
 8003db2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db4:	6979      	ldr	r1, [r7, #20]
 8003db6:	69ba      	ldr	r2, [r7, #24]
 8003db8:	e841 2300 	strex	r3, r2, [r1]
 8003dbc:	613b      	str	r3, [r7, #16]
   return(result);
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1e5      	bne.n	8003d90 <HAL_UART_AbortTransmit+0x7c>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d019      	beq.n	8003e00 <HAL_UART_AbortTransmit+0xec>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7fe f81c 	bl	8001e16 <HAL_DMA_Abort>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00d      	beq.n	8003e00 <HAL_UART_AbortTransmit+0xec>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7fe f983 	bl	80020f4 <HAL_DMA_GetError>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b20      	cmp	r3, #32
 8003df2:	d105      	bne.n	8003e00 <HAL_UART_AbortTransmit+0xec>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2210      	movs	r2, #16
 8003df8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e015      	b.n	8003e2c <HAL_UART_AbortTransmit+0x118>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003e0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e10:	d107      	bne.n	8003e22 <HAL_UART_AbortTransmit+0x10e>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	699a      	ldr	r2, [r3, #24]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 0210 	orr.w	r2, r2, #16
 8003e20:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2220      	movs	r2, #32
 8003e26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
 8003e2a:	2300      	movs	r3, #0
}
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	3750      	adds	r7, #80	@ 0x50
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b0ba      	sub	sp, #232	@ 0xe8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	69db      	ldr	r3, [r3, #28]
 8003e42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003e5a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003e5e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003e62:	4013      	ands	r3, r2
 8003e64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003e68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d11b      	bne.n	8003ea8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003e70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e74:	f003 0320 	and.w	r3, r3, #32
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d015      	beq.n	8003ea8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003e7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e80:	f003 0320 	and.w	r3, r3, #32
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d105      	bne.n	8003e94 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003e88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d009      	beq.n	8003ea8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	f000 8300 	beq.w	800449e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	4798      	blx	r3
      }
      return;
 8003ea6:	e2fa      	b.n	800449e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003ea8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	f000 8123 	beq.w	80040f8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003eb2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003eb6:	4b8d      	ldr	r3, [pc, #564]	@ (80040ec <HAL_UART_IRQHandler+0x2b8>)
 8003eb8:	4013      	ands	r3, r2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d106      	bne.n	8003ecc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003ebe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003ec2:	4b8b      	ldr	r3, [pc, #556]	@ (80040f0 <HAL_UART_IRQHandler+0x2bc>)
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 8116 	beq.w	80040f8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003ecc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d011      	beq.n	8003efc <HAL_UART_IRQHandler+0xc8>
 8003ed8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00b      	beq.n	8003efc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ef2:	f043 0201 	orr.w	r2, r3, #1
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003efc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d011      	beq.n	8003f2c <HAL_UART_IRQHandler+0xf8>
 8003f08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d00b      	beq.n	8003f2c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2202      	movs	r2, #2
 8003f1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f22:	f043 0204 	orr.w	r2, r3, #4
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f30:	f003 0304 	and.w	r3, r3, #4
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d011      	beq.n	8003f5c <HAL_UART_IRQHandler+0x128>
 8003f38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d00b      	beq.n	8003f5c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2204      	movs	r2, #4
 8003f4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f52:	f043 0202 	orr.w	r2, r3, #2
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003f5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f60:	f003 0308 	and.w	r3, r3, #8
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d017      	beq.n	8003f98 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f6c:	f003 0320 	and.w	r3, r3, #32
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d105      	bne.n	8003f80 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003f74:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8003f78:	4b5c      	ldr	r3, [pc, #368]	@ (80040ec <HAL_UART_IRQHandler+0x2b8>)
 8003f7a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d00b      	beq.n	8003f98 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	2208      	movs	r2, #8
 8003f86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f8e:	f043 0208 	orr.w	r2, r3, #8
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003f98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d012      	beq.n	8003fca <HAL_UART_IRQHandler+0x196>
 8003fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fa8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00c      	beq.n	8003fca <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003fb8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fc0:	f043 0220 	orr.w	r2, r3, #32
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f000 8266 	beq.w	80044a2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fda:	f003 0320 	and.w	r3, r3, #32
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d013      	beq.n	800400a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fe6:	f003 0320 	and.w	r3, r3, #32
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d105      	bne.n	8003ffa <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003fee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d007      	beq.n	800400a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d003      	beq.n	800400a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004010:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800401e:	2b40      	cmp	r3, #64	@ 0x40
 8004020:	d005      	beq.n	800402e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004022:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004026:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800402a:	2b00      	cmp	r3, #0
 800402c:	d054      	beq.n	80040d8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f001 f87b 	bl	800512a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800403e:	2b40      	cmp	r3, #64	@ 0x40
 8004040:	d146      	bne.n	80040d0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	3308      	adds	r3, #8
 8004048:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800404c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004050:	e853 3f00 	ldrex	r3, [r3]
 8004054:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004058:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800405c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004060:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	3308      	adds	r3, #8
 800406a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800406e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004072:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004076:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800407a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800407e:	e841 2300 	strex	r3, r2, [r1]
 8004082:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004086:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d1d9      	bne.n	8004042 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004094:	2b00      	cmp	r3, #0
 8004096:	d017      	beq.n	80040c8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800409e:	4a15      	ldr	r2, [pc, #84]	@ (80040f4 <HAL_UART_IRQHandler+0x2c0>)
 80040a0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7fd ff0d 	bl	8001ec8 <HAL_DMA_Abort_IT>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d019      	beq.n	80040e8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80040c2:	4610      	mov	r0, r2
 80040c4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040c6:	e00f      	b.n	80040e8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 f9ff 	bl	80044cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040ce:	e00b      	b.n	80040e8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 f9fb 	bl	80044cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040d6:	e007      	b.n	80040e8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f000 f9f7 	bl	80044cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80040e6:	e1dc      	b.n	80044a2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040e8:	bf00      	nop
    return;
 80040ea:	e1da      	b.n	80044a2 <HAL_UART_IRQHandler+0x66e>
 80040ec:	10000001 	.word	0x10000001
 80040f0:	04000120 	.word	0x04000120
 80040f4:	0800532d 	.word	0x0800532d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	f040 8170 	bne.w	80043e2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004106:	f003 0310 	and.w	r3, r3, #16
 800410a:	2b00      	cmp	r3, #0
 800410c:	f000 8169 	beq.w	80043e2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004110:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004114:	f003 0310 	and.w	r3, r3, #16
 8004118:	2b00      	cmp	r3, #0
 800411a:	f000 8162 	beq.w	80043e2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2210      	movs	r2, #16
 8004124:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004130:	2b40      	cmp	r3, #64	@ 0x40
 8004132:	f040 80d8 	bne.w	80042e6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004144:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 80af 	beq.w	80042ac <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004154:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004158:	429a      	cmp	r2, r3
 800415a:	f080 80a7 	bcs.w	80042ac <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004164:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0320 	and.w	r3, r3, #32
 8004176:	2b00      	cmp	r3, #0
 8004178:	f040 8087 	bne.w	800428a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004184:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004188:	e853 3f00 	ldrex	r3, [r3]
 800418c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004190:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004194:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004198:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	461a      	mov	r2, r3
 80041a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80041a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80041aa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80041b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80041b6:	e841 2300 	strex	r3, r2, [r1]
 80041ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80041be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1da      	bne.n	800417c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	3308      	adds	r3, #8
 80041cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041d0:	e853 3f00 	ldrex	r3, [r3]
 80041d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80041d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041d8:	f023 0301 	bic.w	r3, r3, #1
 80041dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	3308      	adds	r3, #8
 80041e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80041ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80041ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80041f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80041f6:	e841 2300 	strex	r3, r2, [r1]
 80041fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80041fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1e1      	bne.n	80041c6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	3308      	adds	r3, #8
 8004208:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800420a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800420c:	e853 3f00 	ldrex	r3, [r3]
 8004210:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004212:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004214:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004218:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	3308      	adds	r3, #8
 8004222:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004226:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004228:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800422a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800422c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800422e:	e841 2300 	strex	r3, r2, [r1]
 8004232:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004234:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1e3      	bne.n	8004202 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2220      	movs	r2, #32
 800423e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004250:	e853 3f00 	ldrex	r3, [r3]
 8004254:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004258:	f023 0310 	bic.w	r3, r3, #16
 800425c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	461a      	mov	r2, r3
 8004266:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800426a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800426c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800426e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004270:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004272:	e841 2300 	strex	r3, r2, [r1]
 8004276:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004278:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1e4      	bne.n	8004248 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004284:	4618      	mov	r0, r3
 8004286:	f7fd fdc6 	bl	8001e16 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2202      	movs	r2, #2
 800428e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800429c:	b29b      	uxth	r3, r3
 800429e:	1ad3      	subs	r3, r2, r3
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	4619      	mov	r1, r3
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 f91b 	bl	80044e0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80042aa:	e0fc      	b.n	80044a6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80042b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80042b6:	429a      	cmp	r2, r3
 80042b8:	f040 80f5 	bne.w	80044a6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0320 	and.w	r3, r3, #32
 80042ca:	2b20      	cmp	r3, #32
 80042cc:	f040 80eb 	bne.w	80044a6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2202      	movs	r2, #2
 80042d4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80042dc:	4619      	mov	r1, r3
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f8fe 	bl	80044e0 <HAL_UARTEx_RxEventCallback>
      return;
 80042e4:	e0df      	b.n	80044a6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	1ad3      	subs	r3, r2, r3
 80042f6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004300:	b29b      	uxth	r3, r3
 8004302:	2b00      	cmp	r3, #0
 8004304:	f000 80d1 	beq.w	80044aa <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8004308:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800430c:	2b00      	cmp	r3, #0
 800430e:	f000 80cc 	beq.w	80044aa <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800431a:	e853 3f00 	ldrex	r3, [r3]
 800431e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004322:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004326:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	461a      	mov	r2, r3
 8004330:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004334:	647b      	str	r3, [r7, #68]	@ 0x44
 8004336:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004338:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800433a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800433c:	e841 2300 	strex	r3, r2, [r1]
 8004340:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004342:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004344:	2b00      	cmp	r3, #0
 8004346:	d1e4      	bne.n	8004312 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	3308      	adds	r3, #8
 800434e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004352:	e853 3f00 	ldrex	r3, [r3]
 8004356:	623b      	str	r3, [r7, #32]
   return(result);
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800435e:	f023 0301 	bic.w	r3, r3, #1
 8004362:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	3308      	adds	r3, #8
 800436c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004370:	633a      	str	r2, [r7, #48]	@ 0x30
 8004372:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004374:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004376:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004378:	e841 2300 	strex	r3, r2, [r1]
 800437c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800437e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1e1      	bne.n	8004348 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2220      	movs	r2, #32
 8004388:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	e853 3f00 	ldrex	r3, [r3]
 80043a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f023 0310 	bic.w	r3, r3, #16
 80043ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	461a      	mov	r2, r3
 80043b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80043ba:	61fb      	str	r3, [r7, #28]
 80043bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043be:	69b9      	ldr	r1, [r7, #24]
 80043c0:	69fa      	ldr	r2, [r7, #28]
 80043c2:	e841 2300 	strex	r3, r2, [r1]
 80043c6:	617b      	str	r3, [r7, #20]
   return(result);
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1e4      	bne.n	8004398 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2202      	movs	r2, #2
 80043d2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80043d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80043d8:	4619      	mov	r1, r3
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 f880 	bl	80044e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80043e0:	e063      	b.n	80044aa <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80043e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00e      	beq.n	800440c <HAL_UART_IRQHandler+0x5d8>
 80043ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d008      	beq.n	800440c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004402:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004404:	6878      	ldr	r0, [r7, #4]
 8004406:	f001 fcef 	bl	8005de8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800440a:	e051      	b.n	80044b0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800440c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004410:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004414:	2b00      	cmp	r3, #0
 8004416:	d014      	beq.n	8004442 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004418:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800441c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004420:	2b00      	cmp	r3, #0
 8004422:	d105      	bne.n	8004430 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004424:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004428:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800442c:	2b00      	cmp	r3, #0
 800442e:	d008      	beq.n	8004442 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004434:	2b00      	cmp	r3, #0
 8004436:	d03a      	beq.n	80044ae <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	4798      	blx	r3
    }
    return;
 8004440:	e035      	b.n	80044ae <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004446:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800444a:	2b00      	cmp	r3, #0
 800444c:	d009      	beq.n	8004462 <HAL_UART_IRQHandler+0x62e>
 800444e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004452:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 ff78 	bl	8005350 <UART_EndTransmit_IT>
    return;
 8004460:	e026      	b.n	80044b0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004466:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d009      	beq.n	8004482 <HAL_UART_IRQHandler+0x64e>
 800446e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004472:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d003      	beq.n	8004482 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	f001 fcc8 	bl	8005e10 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004480:	e016      	b.n	80044b0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004482:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004486:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d010      	beq.n	80044b0 <HAL_UART_IRQHandler+0x67c>
 800448e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004492:	2b00      	cmp	r3, #0
 8004494:	da0c      	bge.n	80044b0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f001 fcb0 	bl	8005dfc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800449c:	e008      	b.n	80044b0 <HAL_UART_IRQHandler+0x67c>
      return;
 800449e:	bf00      	nop
 80044a0:	e006      	b.n	80044b0 <HAL_UART_IRQHandler+0x67c>
    return;
 80044a2:	bf00      	nop
 80044a4:	e004      	b.n	80044b0 <HAL_UART_IRQHandler+0x67c>
      return;
 80044a6:	bf00      	nop
 80044a8:	e002      	b.n	80044b0 <HAL_UART_IRQHandler+0x67c>
      return;
 80044aa:	bf00      	nop
 80044ac:	e000      	b.n	80044b0 <HAL_UART_IRQHandler+0x67c>
    return;
 80044ae:	bf00      	nop
  }
}
 80044b0:	37e8      	adds	r7, #232	@ 0xe8
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop

080044b8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80044d4:	bf00      	nop
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	460b      	mov	r3, r1
 80044ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80044ec:	bf00      	nop
 80044ee:	370c      	adds	r7, #12
 80044f0:	46bd      	mov	sp, r7
 80044f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f6:	4770      	bx	lr

080044f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044fc:	b08c      	sub	sp, #48	@ 0x30
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004502:	2300      	movs	r3, #0
 8004504:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	689a      	ldr	r2, [r3, #8]
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	431a      	orrs	r2, r3
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	431a      	orrs	r2, r3
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	4313      	orrs	r3, r2
 800451e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	4baa      	ldr	r3, [pc, #680]	@ (80047d0 <UART_SetConfig+0x2d8>)
 8004528:	4013      	ands	r3, r2
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	6812      	ldr	r2, [r2, #0]
 800452e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004530:	430b      	orrs	r3, r1
 8004532:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	68da      	ldr	r2, [r3, #12]
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	430a      	orrs	r2, r1
 8004548:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a9f      	ldr	r2, [pc, #636]	@ (80047d4 <UART_SetConfig+0x2dc>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d004      	beq.n	8004564 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004560:	4313      	orrs	r3, r2
 8004562:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800456e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004572:	697a      	ldr	r2, [r7, #20]
 8004574:	6812      	ldr	r2, [r2, #0]
 8004576:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004578:	430b      	orrs	r3, r1
 800457a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800457c:	697b      	ldr	r3, [r7, #20]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004582:	f023 010f 	bic.w	r1, r3, #15
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	430a      	orrs	r2, r1
 8004590:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a90      	ldr	r2, [pc, #576]	@ (80047d8 <UART_SetConfig+0x2e0>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d125      	bne.n	80045e8 <UART_SetConfig+0xf0>
 800459c:	4b8f      	ldr	r3, [pc, #572]	@ (80047dc <UART_SetConfig+0x2e4>)
 800459e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a2:	f003 0303 	and.w	r3, r3, #3
 80045a6:	2b03      	cmp	r3, #3
 80045a8:	d81a      	bhi.n	80045e0 <UART_SetConfig+0xe8>
 80045aa:	a201      	add	r2, pc, #4	@ (adr r2, 80045b0 <UART_SetConfig+0xb8>)
 80045ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045b0:	080045c1 	.word	0x080045c1
 80045b4:	080045d1 	.word	0x080045d1
 80045b8:	080045c9 	.word	0x080045c9
 80045bc:	080045d9 	.word	0x080045d9
 80045c0:	2301      	movs	r3, #1
 80045c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045c6:	e116      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80045c8:	2302      	movs	r3, #2
 80045ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045ce:	e112      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80045d0:	2304      	movs	r3, #4
 80045d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045d6:	e10e      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80045d8:	2308      	movs	r3, #8
 80045da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045de:	e10a      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80045e0:	2310      	movs	r3, #16
 80045e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045e6:	e106      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a7c      	ldr	r2, [pc, #496]	@ (80047e0 <UART_SetConfig+0x2e8>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d138      	bne.n	8004664 <UART_SetConfig+0x16c>
 80045f2:	4b7a      	ldr	r3, [pc, #488]	@ (80047dc <UART_SetConfig+0x2e4>)
 80045f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045f8:	f003 030c 	and.w	r3, r3, #12
 80045fc:	2b0c      	cmp	r3, #12
 80045fe:	d82d      	bhi.n	800465c <UART_SetConfig+0x164>
 8004600:	a201      	add	r2, pc, #4	@ (adr r2, 8004608 <UART_SetConfig+0x110>)
 8004602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004606:	bf00      	nop
 8004608:	0800463d 	.word	0x0800463d
 800460c:	0800465d 	.word	0x0800465d
 8004610:	0800465d 	.word	0x0800465d
 8004614:	0800465d 	.word	0x0800465d
 8004618:	0800464d 	.word	0x0800464d
 800461c:	0800465d 	.word	0x0800465d
 8004620:	0800465d 	.word	0x0800465d
 8004624:	0800465d 	.word	0x0800465d
 8004628:	08004645 	.word	0x08004645
 800462c:	0800465d 	.word	0x0800465d
 8004630:	0800465d 	.word	0x0800465d
 8004634:	0800465d 	.word	0x0800465d
 8004638:	08004655 	.word	0x08004655
 800463c:	2300      	movs	r3, #0
 800463e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004642:	e0d8      	b.n	80047f6 <UART_SetConfig+0x2fe>
 8004644:	2302      	movs	r3, #2
 8004646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800464a:	e0d4      	b.n	80047f6 <UART_SetConfig+0x2fe>
 800464c:	2304      	movs	r3, #4
 800464e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004652:	e0d0      	b.n	80047f6 <UART_SetConfig+0x2fe>
 8004654:	2308      	movs	r3, #8
 8004656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800465a:	e0cc      	b.n	80047f6 <UART_SetConfig+0x2fe>
 800465c:	2310      	movs	r3, #16
 800465e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004662:	e0c8      	b.n	80047f6 <UART_SetConfig+0x2fe>
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a5e      	ldr	r2, [pc, #376]	@ (80047e4 <UART_SetConfig+0x2ec>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d125      	bne.n	80046ba <UART_SetConfig+0x1c2>
 800466e:	4b5b      	ldr	r3, [pc, #364]	@ (80047dc <UART_SetConfig+0x2e4>)
 8004670:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004674:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004678:	2b30      	cmp	r3, #48	@ 0x30
 800467a:	d016      	beq.n	80046aa <UART_SetConfig+0x1b2>
 800467c:	2b30      	cmp	r3, #48	@ 0x30
 800467e:	d818      	bhi.n	80046b2 <UART_SetConfig+0x1ba>
 8004680:	2b20      	cmp	r3, #32
 8004682:	d00a      	beq.n	800469a <UART_SetConfig+0x1a2>
 8004684:	2b20      	cmp	r3, #32
 8004686:	d814      	bhi.n	80046b2 <UART_SetConfig+0x1ba>
 8004688:	2b00      	cmp	r3, #0
 800468a:	d002      	beq.n	8004692 <UART_SetConfig+0x19a>
 800468c:	2b10      	cmp	r3, #16
 800468e:	d008      	beq.n	80046a2 <UART_SetConfig+0x1aa>
 8004690:	e00f      	b.n	80046b2 <UART_SetConfig+0x1ba>
 8004692:	2300      	movs	r3, #0
 8004694:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004698:	e0ad      	b.n	80047f6 <UART_SetConfig+0x2fe>
 800469a:	2302      	movs	r3, #2
 800469c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046a0:	e0a9      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80046a2:	2304      	movs	r3, #4
 80046a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046a8:	e0a5      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80046aa:	2308      	movs	r3, #8
 80046ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046b0:	e0a1      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80046b2:	2310      	movs	r3, #16
 80046b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046b8:	e09d      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a4a      	ldr	r2, [pc, #296]	@ (80047e8 <UART_SetConfig+0x2f0>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d125      	bne.n	8004710 <UART_SetConfig+0x218>
 80046c4:	4b45      	ldr	r3, [pc, #276]	@ (80047dc <UART_SetConfig+0x2e4>)
 80046c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046ca:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80046ce:	2bc0      	cmp	r3, #192	@ 0xc0
 80046d0:	d016      	beq.n	8004700 <UART_SetConfig+0x208>
 80046d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80046d4:	d818      	bhi.n	8004708 <UART_SetConfig+0x210>
 80046d6:	2b80      	cmp	r3, #128	@ 0x80
 80046d8:	d00a      	beq.n	80046f0 <UART_SetConfig+0x1f8>
 80046da:	2b80      	cmp	r3, #128	@ 0x80
 80046dc:	d814      	bhi.n	8004708 <UART_SetConfig+0x210>
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d002      	beq.n	80046e8 <UART_SetConfig+0x1f0>
 80046e2:	2b40      	cmp	r3, #64	@ 0x40
 80046e4:	d008      	beq.n	80046f8 <UART_SetConfig+0x200>
 80046e6:	e00f      	b.n	8004708 <UART_SetConfig+0x210>
 80046e8:	2300      	movs	r3, #0
 80046ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046ee:	e082      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80046f0:	2302      	movs	r3, #2
 80046f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046f6:	e07e      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80046f8:	2304      	movs	r3, #4
 80046fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046fe:	e07a      	b.n	80047f6 <UART_SetConfig+0x2fe>
 8004700:	2308      	movs	r3, #8
 8004702:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004706:	e076      	b.n	80047f6 <UART_SetConfig+0x2fe>
 8004708:	2310      	movs	r3, #16
 800470a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800470e:	e072      	b.n	80047f6 <UART_SetConfig+0x2fe>
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a35      	ldr	r2, [pc, #212]	@ (80047ec <UART_SetConfig+0x2f4>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d12a      	bne.n	8004770 <UART_SetConfig+0x278>
 800471a:	4b30      	ldr	r3, [pc, #192]	@ (80047dc <UART_SetConfig+0x2e4>)
 800471c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004720:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004724:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004728:	d01a      	beq.n	8004760 <UART_SetConfig+0x268>
 800472a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800472e:	d81b      	bhi.n	8004768 <UART_SetConfig+0x270>
 8004730:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004734:	d00c      	beq.n	8004750 <UART_SetConfig+0x258>
 8004736:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800473a:	d815      	bhi.n	8004768 <UART_SetConfig+0x270>
 800473c:	2b00      	cmp	r3, #0
 800473e:	d003      	beq.n	8004748 <UART_SetConfig+0x250>
 8004740:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004744:	d008      	beq.n	8004758 <UART_SetConfig+0x260>
 8004746:	e00f      	b.n	8004768 <UART_SetConfig+0x270>
 8004748:	2300      	movs	r3, #0
 800474a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800474e:	e052      	b.n	80047f6 <UART_SetConfig+0x2fe>
 8004750:	2302      	movs	r3, #2
 8004752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004756:	e04e      	b.n	80047f6 <UART_SetConfig+0x2fe>
 8004758:	2304      	movs	r3, #4
 800475a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800475e:	e04a      	b.n	80047f6 <UART_SetConfig+0x2fe>
 8004760:	2308      	movs	r3, #8
 8004762:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004766:	e046      	b.n	80047f6 <UART_SetConfig+0x2fe>
 8004768:	2310      	movs	r3, #16
 800476a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800476e:	e042      	b.n	80047f6 <UART_SetConfig+0x2fe>
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a17      	ldr	r2, [pc, #92]	@ (80047d4 <UART_SetConfig+0x2dc>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d13a      	bne.n	80047f0 <UART_SetConfig+0x2f8>
 800477a:	4b18      	ldr	r3, [pc, #96]	@ (80047dc <UART_SetConfig+0x2e4>)
 800477c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004780:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004784:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004788:	d01a      	beq.n	80047c0 <UART_SetConfig+0x2c8>
 800478a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800478e:	d81b      	bhi.n	80047c8 <UART_SetConfig+0x2d0>
 8004790:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004794:	d00c      	beq.n	80047b0 <UART_SetConfig+0x2b8>
 8004796:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800479a:	d815      	bhi.n	80047c8 <UART_SetConfig+0x2d0>
 800479c:	2b00      	cmp	r3, #0
 800479e:	d003      	beq.n	80047a8 <UART_SetConfig+0x2b0>
 80047a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047a4:	d008      	beq.n	80047b8 <UART_SetConfig+0x2c0>
 80047a6:	e00f      	b.n	80047c8 <UART_SetConfig+0x2d0>
 80047a8:	2300      	movs	r3, #0
 80047aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047ae:	e022      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80047b0:	2302      	movs	r3, #2
 80047b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047b6:	e01e      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80047b8:	2304      	movs	r3, #4
 80047ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047be:	e01a      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80047c0:	2308      	movs	r3, #8
 80047c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047c6:	e016      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80047c8:	2310      	movs	r3, #16
 80047ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047ce:	e012      	b.n	80047f6 <UART_SetConfig+0x2fe>
 80047d0:	cfff69f3 	.word	0xcfff69f3
 80047d4:	40008000 	.word	0x40008000
 80047d8:	40013800 	.word	0x40013800
 80047dc:	40021000 	.word	0x40021000
 80047e0:	40004400 	.word	0x40004400
 80047e4:	40004800 	.word	0x40004800
 80047e8:	40004c00 	.word	0x40004c00
 80047ec:	40005000 	.word	0x40005000
 80047f0:	2310      	movs	r3, #16
 80047f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4aae      	ldr	r2, [pc, #696]	@ (8004ab4 <UART_SetConfig+0x5bc>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	f040 8097 	bne.w	8004930 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004802:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004806:	2b08      	cmp	r3, #8
 8004808:	d823      	bhi.n	8004852 <UART_SetConfig+0x35a>
 800480a:	a201      	add	r2, pc, #4	@ (adr r2, 8004810 <UART_SetConfig+0x318>)
 800480c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004810:	08004835 	.word	0x08004835
 8004814:	08004853 	.word	0x08004853
 8004818:	0800483d 	.word	0x0800483d
 800481c:	08004853 	.word	0x08004853
 8004820:	08004843 	.word	0x08004843
 8004824:	08004853 	.word	0x08004853
 8004828:	08004853 	.word	0x08004853
 800482c:	08004853 	.word	0x08004853
 8004830:	0800484b 	.word	0x0800484b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004834:	f7fe fc38 	bl	80030a8 <HAL_RCC_GetPCLK1Freq>
 8004838:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800483a:	e010      	b.n	800485e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800483c:	4b9e      	ldr	r3, [pc, #632]	@ (8004ab8 <UART_SetConfig+0x5c0>)
 800483e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004840:	e00d      	b.n	800485e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004842:	f7fe fbc3 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 8004846:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004848:	e009      	b.n	800485e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800484a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800484e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004850:	e005      	b.n	800485e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004852:	2300      	movs	r3, #0
 8004854:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800485c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800485e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004860:	2b00      	cmp	r3, #0
 8004862:	f000 8130 	beq.w	8004ac6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800486a:	4a94      	ldr	r2, [pc, #592]	@ (8004abc <UART_SetConfig+0x5c4>)
 800486c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004870:	461a      	mov	r2, r3
 8004872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004874:	fbb3 f3f2 	udiv	r3, r3, r2
 8004878:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	685a      	ldr	r2, [r3, #4]
 800487e:	4613      	mov	r3, r2
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	4413      	add	r3, r2
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	429a      	cmp	r2, r3
 8004888:	d305      	bcc.n	8004896 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004890:	69ba      	ldr	r2, [r7, #24]
 8004892:	429a      	cmp	r2, r3
 8004894:	d903      	bls.n	800489e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800489c:	e113      	b.n	8004ac6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800489e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a0:	2200      	movs	r2, #0
 80048a2:	60bb      	str	r3, [r7, #8]
 80048a4:	60fa      	str	r2, [r7, #12]
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048aa:	4a84      	ldr	r2, [pc, #528]	@ (8004abc <UART_SetConfig+0x5c4>)
 80048ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	2200      	movs	r2, #0
 80048b4:	603b      	str	r3, [r7, #0]
 80048b6:	607a      	str	r2, [r7, #4]
 80048b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80048c0:	f7fc f89a 	bl	80009f8 <__aeabi_uldivmod>
 80048c4:	4602      	mov	r2, r0
 80048c6:	460b      	mov	r3, r1
 80048c8:	4610      	mov	r0, r2
 80048ca:	4619      	mov	r1, r3
 80048cc:	f04f 0200 	mov.w	r2, #0
 80048d0:	f04f 0300 	mov.w	r3, #0
 80048d4:	020b      	lsls	r3, r1, #8
 80048d6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80048da:	0202      	lsls	r2, r0, #8
 80048dc:	6979      	ldr	r1, [r7, #20]
 80048de:	6849      	ldr	r1, [r1, #4]
 80048e0:	0849      	lsrs	r1, r1, #1
 80048e2:	2000      	movs	r0, #0
 80048e4:	460c      	mov	r4, r1
 80048e6:	4605      	mov	r5, r0
 80048e8:	eb12 0804 	adds.w	r8, r2, r4
 80048ec:	eb43 0905 	adc.w	r9, r3, r5
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	469a      	mov	sl, r3
 80048f8:	4693      	mov	fp, r2
 80048fa:	4652      	mov	r2, sl
 80048fc:	465b      	mov	r3, fp
 80048fe:	4640      	mov	r0, r8
 8004900:	4649      	mov	r1, r9
 8004902:	f7fc f879 	bl	80009f8 <__aeabi_uldivmod>
 8004906:	4602      	mov	r2, r0
 8004908:	460b      	mov	r3, r1
 800490a:	4613      	mov	r3, r2
 800490c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800490e:	6a3b      	ldr	r3, [r7, #32]
 8004910:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004914:	d308      	bcc.n	8004928 <UART_SetConfig+0x430>
 8004916:	6a3b      	ldr	r3, [r7, #32]
 8004918:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800491c:	d204      	bcs.n	8004928 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	6a3a      	ldr	r2, [r7, #32]
 8004924:	60da      	str	r2, [r3, #12]
 8004926:	e0ce      	b.n	8004ac6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800492e:	e0ca      	b.n	8004ac6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004930:	697b      	ldr	r3, [r7, #20]
 8004932:	69db      	ldr	r3, [r3, #28]
 8004934:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004938:	d166      	bne.n	8004a08 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800493a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800493e:	2b08      	cmp	r3, #8
 8004940:	d827      	bhi.n	8004992 <UART_SetConfig+0x49a>
 8004942:	a201      	add	r2, pc, #4	@ (adr r2, 8004948 <UART_SetConfig+0x450>)
 8004944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004948:	0800496d 	.word	0x0800496d
 800494c:	08004975 	.word	0x08004975
 8004950:	0800497d 	.word	0x0800497d
 8004954:	08004993 	.word	0x08004993
 8004958:	08004983 	.word	0x08004983
 800495c:	08004993 	.word	0x08004993
 8004960:	08004993 	.word	0x08004993
 8004964:	08004993 	.word	0x08004993
 8004968:	0800498b 	.word	0x0800498b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800496c:	f7fe fb9c 	bl	80030a8 <HAL_RCC_GetPCLK1Freq>
 8004970:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004972:	e014      	b.n	800499e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004974:	f7fe fbae 	bl	80030d4 <HAL_RCC_GetPCLK2Freq>
 8004978:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800497a:	e010      	b.n	800499e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800497c:	4b4e      	ldr	r3, [pc, #312]	@ (8004ab8 <UART_SetConfig+0x5c0>)
 800497e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004980:	e00d      	b.n	800499e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004982:	f7fe fb23 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 8004986:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004988:	e009      	b.n	800499e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800498a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800498e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004990:	e005      	b.n	800499e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004992:	2300      	movs	r3, #0
 8004994:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800499c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800499e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 8090 	beq.w	8004ac6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049aa:	4a44      	ldr	r2, [pc, #272]	@ (8004abc <UART_SetConfig+0x5c4>)
 80049ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049b0:	461a      	mov	r2, r3
 80049b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80049b8:	005a      	lsls	r2, r3, #1
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	085b      	lsrs	r3, r3, #1
 80049c0:	441a      	add	r2, r3
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049cc:	6a3b      	ldr	r3, [r7, #32]
 80049ce:	2b0f      	cmp	r3, #15
 80049d0:	d916      	bls.n	8004a00 <UART_SetConfig+0x508>
 80049d2:	6a3b      	ldr	r3, [r7, #32]
 80049d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049d8:	d212      	bcs.n	8004a00 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049da:	6a3b      	ldr	r3, [r7, #32]
 80049dc:	b29b      	uxth	r3, r3
 80049de:	f023 030f 	bic.w	r3, r3, #15
 80049e2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049e4:	6a3b      	ldr	r3, [r7, #32]
 80049e6:	085b      	lsrs	r3, r3, #1
 80049e8:	b29b      	uxth	r3, r3
 80049ea:	f003 0307 	and.w	r3, r3, #7
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	8bfb      	ldrh	r3, [r7, #30]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	8bfa      	ldrh	r2, [r7, #30]
 80049fc:	60da      	str	r2, [r3, #12]
 80049fe:	e062      	b.n	8004ac6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004a06:	e05e      	b.n	8004ac6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a08:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004a0c:	2b08      	cmp	r3, #8
 8004a0e:	d828      	bhi.n	8004a62 <UART_SetConfig+0x56a>
 8004a10:	a201      	add	r2, pc, #4	@ (adr r2, 8004a18 <UART_SetConfig+0x520>)
 8004a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a16:	bf00      	nop
 8004a18:	08004a3d 	.word	0x08004a3d
 8004a1c:	08004a45 	.word	0x08004a45
 8004a20:	08004a4d 	.word	0x08004a4d
 8004a24:	08004a63 	.word	0x08004a63
 8004a28:	08004a53 	.word	0x08004a53
 8004a2c:	08004a63 	.word	0x08004a63
 8004a30:	08004a63 	.word	0x08004a63
 8004a34:	08004a63 	.word	0x08004a63
 8004a38:	08004a5b 	.word	0x08004a5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a3c:	f7fe fb34 	bl	80030a8 <HAL_RCC_GetPCLK1Freq>
 8004a40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004a42:	e014      	b.n	8004a6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a44:	f7fe fb46 	bl	80030d4 <HAL_RCC_GetPCLK2Freq>
 8004a48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004a4a:	e010      	b.n	8004a6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8004ab8 <UART_SetConfig+0x5c0>)
 8004a4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004a50:	e00d      	b.n	8004a6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a52:	f7fe fabb 	bl	8002fcc <HAL_RCC_GetSysClockFreq>
 8004a56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004a58:	e009      	b.n	8004a6e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004a60:	e005      	b.n	8004a6e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004a62:	2300      	movs	r3, #0
 8004a64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004a6c:	bf00      	nop
    }

    if (pclk != 0U)
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d028      	beq.n	8004ac6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a78:	4a10      	ldr	r2, [pc, #64]	@ (8004abc <UART_SetConfig+0x5c4>)
 8004a7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a7e:	461a      	mov	r2, r3
 8004a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a82:	fbb3 f2f2 	udiv	r2, r3, r2
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	085b      	lsrs	r3, r3, #1
 8004a8c:	441a      	add	r2, r3
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a96:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a98:	6a3b      	ldr	r3, [r7, #32]
 8004a9a:	2b0f      	cmp	r3, #15
 8004a9c:	d910      	bls.n	8004ac0 <UART_SetConfig+0x5c8>
 8004a9e:	6a3b      	ldr	r3, [r7, #32]
 8004aa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aa4:	d20c      	bcs.n	8004ac0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004aa6:	6a3b      	ldr	r3, [r7, #32]
 8004aa8:	b29a      	uxth	r2, r3
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	60da      	str	r2, [r3, #12]
 8004ab0:	e009      	b.n	8004ac6 <UART_SetConfig+0x5ce>
 8004ab2:	bf00      	nop
 8004ab4:	40008000 	.word	0x40008000
 8004ab8:	00f42400 	.word	0x00f42400
 8004abc:	08007c04 	.word	0x08007c04
      }
      else
      {
        ret = HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004ac6:	697b      	ldr	r3, [r7, #20]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004ae2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3730      	adds	r7, #48	@ 0x30
 8004aea:	46bd      	mov	sp, r7
 8004aec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004af0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b083      	sub	sp, #12
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004afc:	f003 0308 	and.w	r3, r3, #8
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d00a      	beq.n	8004b1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	430a      	orrs	r2, r1
 8004b18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00a      	beq.n	8004b3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b40:	f003 0302 	and.w	r3, r3, #2
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d00a      	beq.n	8004b5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	430a      	orrs	r2, r1
 8004b5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b62:	f003 0304 	and.w	r3, r3, #4
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00a      	beq.n	8004b80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d00a      	beq.n	8004ba2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ba6:	f003 0320 	and.w	r3, r3, #32
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00a      	beq.n	8004bc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	430a      	orrs	r2, r1
 8004bc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d01a      	beq.n	8004c06 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	430a      	orrs	r2, r1
 8004be4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004bee:	d10a      	bne.n	8004c06 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	430a      	orrs	r2, r1
 8004c04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d00a      	beq.n	8004c28 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	430a      	orrs	r2, r1
 8004c26:	605a      	str	r2, [r3, #4]
  }
}
 8004c28:	bf00      	nop
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b098      	sub	sp, #96	@ 0x60
 8004c38:	af02      	add	r7, sp, #8
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c44:	f7fc fe86 	bl	8001954 <HAL_GetTick>
 8004c48:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0308 	and.w	r3, r3, #8
 8004c54:	2b08      	cmp	r3, #8
 8004c56:	d12f      	bne.n	8004cb8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c58:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c5c:	9300      	str	r3, [sp, #0]
 8004c5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c60:	2200      	movs	r2, #0
 8004c62:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 f88e 	bl	8004d88 <UART_WaitOnFlagUntilTimeout>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d022      	beq.n	8004cb8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c7a:	e853 3f00 	ldrex	r3, [r3]
 8004c7e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c86:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c90:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c92:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c94:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c98:	e841 2300 	strex	r3, r2, [r1]
 8004c9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1e6      	bne.n	8004c72 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e063      	b.n	8004d80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f003 0304 	and.w	r3, r3, #4
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	d149      	bne.n	8004d5a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cc6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004cca:	9300      	str	r3, [sp, #0]
 8004ccc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f000 f857 	bl	8004d88 <UART_WaitOnFlagUntilTimeout>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d03c      	beq.n	8004d5a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce8:	e853 3f00 	ldrex	r3, [r3]
 8004cec:	623b      	str	r3, [r7, #32]
   return(result);
 8004cee:	6a3b      	ldr	r3, [r7, #32]
 8004cf0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cfe:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d00:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d06:	e841 2300 	strex	r3, r2, [r1]
 8004d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1e6      	bne.n	8004ce0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	3308      	adds	r3, #8
 8004d18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	e853 3f00 	ldrex	r3, [r3]
 8004d20:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	f023 0301 	bic.w	r3, r3, #1
 8004d28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	3308      	adds	r3, #8
 8004d30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d32:	61fa      	str	r2, [r7, #28]
 8004d34:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d36:	69b9      	ldr	r1, [r7, #24]
 8004d38:	69fa      	ldr	r2, [r7, #28]
 8004d3a:	e841 2300 	strex	r3, r2, [r1]
 8004d3e:	617b      	str	r3, [r7, #20]
   return(result);
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d1e5      	bne.n	8004d12 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2220      	movs	r2, #32
 8004d4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d56:	2303      	movs	r3, #3
 8004d58:	e012      	b.n	8004d80 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2220      	movs	r2, #32
 8004d5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2220      	movs	r2, #32
 8004d66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004d7e:	2300      	movs	r3, #0
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3758      	adds	r7, #88	@ 0x58
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}

08004d88 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b084      	sub	sp, #16
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	60f8      	str	r0, [r7, #12]
 8004d90:	60b9      	str	r1, [r7, #8]
 8004d92:	603b      	str	r3, [r7, #0]
 8004d94:	4613      	mov	r3, r2
 8004d96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d98:	e04f      	b.n	8004e3a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004da0:	d04b      	beq.n	8004e3a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004da2:	f7fc fdd7 	bl	8001954 <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	69ba      	ldr	r2, [r7, #24]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d302      	bcc.n	8004db8 <UART_WaitOnFlagUntilTimeout+0x30>
 8004db2:	69bb      	ldr	r3, [r7, #24]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d101      	bne.n	8004dbc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004db8:	2303      	movs	r3, #3
 8004dba:	e04e      	b.n	8004e5a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0304 	and.w	r3, r3, #4
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d037      	beq.n	8004e3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	2b80      	cmp	r3, #128	@ 0x80
 8004dce:	d034      	beq.n	8004e3a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	2b40      	cmp	r3, #64	@ 0x40
 8004dd4:	d031      	beq.n	8004e3a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	69db      	ldr	r3, [r3, #28]
 8004ddc:	f003 0308 	and.w	r3, r3, #8
 8004de0:	2b08      	cmp	r3, #8
 8004de2:	d110      	bne.n	8004e06 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	2208      	movs	r2, #8
 8004dea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004dec:	68f8      	ldr	r0, [r7, #12]
 8004dee:	f000 f99c 	bl	800512a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2208      	movs	r2, #8
 8004df6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e029      	b.n	8004e5a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	69db      	ldr	r3, [r3, #28]
 8004e0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e14:	d111      	bne.n	8004e3a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004e1e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e20:	68f8      	ldr	r0, [r7, #12]
 8004e22:	f000 f982 	bl	800512a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e00f      	b.n	8004e5a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	69da      	ldr	r2, [r3, #28]
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	4013      	ands	r3, r2
 8004e44:	68ba      	ldr	r2, [r7, #8]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	bf0c      	ite	eq
 8004e4a:	2301      	moveq	r3, #1
 8004e4c:	2300      	movne	r3, #0
 8004e4e:	b2db      	uxtb	r3, r3
 8004e50:	461a      	mov	r2, r3
 8004e52:	79fb      	ldrb	r3, [r7, #7]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d0a0      	beq.n	8004d9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e58:	2300      	movs	r3, #0
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
	...

08004e64 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b0a3      	sub	sp, #140	@ 0x8c
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	60f8      	str	r0, [r7, #12]
 8004e6c:	60b9      	str	r1, [r7, #8]
 8004e6e:	4613      	mov	r3, r2
 8004e70:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	88fa      	ldrh	r2, [r7, #6]
 8004e7c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	88fa      	ldrh	r2, [r7, #6]
 8004e84:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e96:	d10e      	bne.n	8004eb6 <UART_Start_Receive_IT+0x52>
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d105      	bne.n	8004eac <UART_Start_Receive_IT+0x48>
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004ea6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004eaa:	e02d      	b.n	8004f08 <UART_Start_Receive_IT+0xa4>
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	22ff      	movs	r2, #255	@ 0xff
 8004eb0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004eb4:	e028      	b.n	8004f08 <UART_Start_Receive_IT+0xa4>
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	689b      	ldr	r3, [r3, #8]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d10d      	bne.n	8004eda <UART_Start_Receive_IT+0x76>
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	691b      	ldr	r3, [r3, #16]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d104      	bne.n	8004ed0 <UART_Start_Receive_IT+0x6c>
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	22ff      	movs	r2, #255	@ 0xff
 8004eca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004ece:	e01b      	b.n	8004f08 <UART_Start_Receive_IT+0xa4>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	227f      	movs	r2, #127	@ 0x7f
 8004ed4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004ed8:	e016      	b.n	8004f08 <UART_Start_Receive_IT+0xa4>
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ee2:	d10d      	bne.n	8004f00 <UART_Start_Receive_IT+0x9c>
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d104      	bne.n	8004ef6 <UART_Start_Receive_IT+0x92>
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	227f      	movs	r2, #127	@ 0x7f
 8004ef0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004ef4:	e008      	b.n	8004f08 <UART_Start_Receive_IT+0xa4>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	223f      	movs	r2, #63	@ 0x3f
 8004efa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8004efe:	e003      	b.n	8004f08 <UART_Start_Receive_IT+0xa4>
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2222      	movs	r2, #34	@ 0x22
 8004f14:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	3308      	adds	r3, #8
 8004f1e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004f22:	e853 3f00 	ldrex	r3, [r3]
 8004f26:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8004f28:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004f2a:	f043 0301 	orr.w	r3, r3, #1
 8004f2e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	3308      	adds	r3, #8
 8004f38:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8004f3c:	673a      	str	r2, [r7, #112]	@ 0x70
 8004f3e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f40:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8004f42:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8004f44:	e841 2300 	strex	r3, r2, [r1]
 8004f48:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8004f4a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1e3      	bne.n	8004f18 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004f54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f58:	d14f      	bne.n	8004ffa <UART_Start_Receive_IT+0x196>
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8004f60:	88fa      	ldrh	r2, [r7, #6]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d349      	bcc.n	8004ffa <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f6e:	d107      	bne.n	8004f80 <UART_Start_Receive_IT+0x11c>
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	691b      	ldr	r3, [r3, #16]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d103      	bne.n	8004f80 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	4a47      	ldr	r2, [pc, #284]	@ (8005098 <UART_Start_Receive_IT+0x234>)
 8004f7c:	675a      	str	r2, [r3, #116]	@ 0x74
 8004f7e:	e002      	b.n	8004f86 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	4a46      	ldr	r2, [pc, #280]	@ (800509c <UART_Start_Receive_IT+0x238>)
 8004f84:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d01a      	beq.n	8004fc4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f96:	e853 3f00 	ldrex	r3, [r3]
 8004f9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004f9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fa2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	461a      	mov	r2, r3
 8004fac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004fb0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fb2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8004fb6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004fb8:	e841 2300 	strex	r3, r2, [r1]
 8004fbc:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8004fbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d1e4      	bne.n	8004f8e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	3308      	adds	r3, #8
 8004fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004fce:	e853 3f00 	ldrex	r3, [r3]
 8004fd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fda:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	3308      	adds	r3, #8
 8004fe2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004fe4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8004fe6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004fea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fec:	e841 2300 	strex	r3, r2, [r1]
 8004ff0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8004ff2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d1e5      	bne.n	8004fc4 <UART_Start_Receive_IT+0x160>
 8004ff8:	e046      	b.n	8005088 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005002:	d107      	bne.n	8005014 <UART_Start_Receive_IT+0x1b0>
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	691b      	ldr	r3, [r3, #16]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d103      	bne.n	8005014 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	4a24      	ldr	r2, [pc, #144]	@ (80050a0 <UART_Start_Receive_IT+0x23c>)
 8005010:	675a      	str	r2, [r3, #116]	@ 0x74
 8005012:	e002      	b.n	800501a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	4a23      	ldr	r2, [pc, #140]	@ (80050a4 <UART_Start_Receive_IT+0x240>)
 8005018:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	691b      	ldr	r3, [r3, #16]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d019      	beq.n	8005056 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800502a:	e853 3f00 	ldrex	r3, [r3]
 800502e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005032:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005036:	677b      	str	r3, [r7, #116]	@ 0x74
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	461a      	mov	r2, r3
 800503e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005040:	637b      	str	r3, [r7, #52]	@ 0x34
 8005042:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005044:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005046:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005048:	e841 2300 	strex	r3, r2, [r1]
 800504c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800504e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005050:	2b00      	cmp	r3, #0
 8005052:	d1e6      	bne.n	8005022 <UART_Start_Receive_IT+0x1be>
 8005054:	e018      	b.n	8005088 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	e853 3f00 	ldrex	r3, [r3]
 8005062:	613b      	str	r3, [r7, #16]
   return(result);
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	f043 0320 	orr.w	r3, r3, #32
 800506a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	461a      	mov	r2, r3
 8005072:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005074:	623b      	str	r3, [r7, #32]
 8005076:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005078:	69f9      	ldr	r1, [r7, #28]
 800507a:	6a3a      	ldr	r2, [r7, #32]
 800507c:	e841 2300 	strex	r3, r2, [r1]
 8005080:	61bb      	str	r3, [r7, #24]
   return(result);
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1e6      	bne.n	8005056 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8005088:	2300      	movs	r3, #0
}
 800508a:	4618      	mov	r0, r3
 800508c:	378c      	adds	r7, #140	@ 0x8c
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	08005a7d 	.word	0x08005a7d
 800509c:	08005719 	.word	0x08005719
 80050a0:	08005561 	.word	0x08005561
 80050a4:	080053a9 	.word	0x080053a9

080050a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b08f      	sub	sp, #60	@ 0x3c
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050b6:	6a3b      	ldr	r3, [r7, #32]
 80050b8:	e853 3f00 	ldrex	r3, [r3]
 80050bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80050be:	69fb      	ldr	r3, [r7, #28]
 80050c0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80050c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	461a      	mov	r2, r3
 80050cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80050d0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050d6:	e841 2300 	strex	r3, r2, [r1]
 80050da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80050dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1e6      	bne.n	80050b0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	3308      	adds	r3, #8
 80050e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	e853 3f00 	ldrex	r3, [r3]
 80050f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80050f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	3308      	adds	r3, #8
 8005100:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005102:	61ba      	str	r2, [r7, #24]
 8005104:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005106:	6979      	ldr	r1, [r7, #20]
 8005108:	69ba      	ldr	r2, [r7, #24]
 800510a:	e841 2300 	strex	r3, r2, [r1]
 800510e:	613b      	str	r3, [r7, #16]
   return(result);
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d1e5      	bne.n	80050e2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2220      	movs	r2, #32
 800511a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800511e:	bf00      	nop
 8005120:	373c      	adds	r7, #60	@ 0x3c
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr

0800512a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800512a:	b480      	push	{r7}
 800512c:	b095      	sub	sp, #84	@ 0x54
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800513a:	e853 3f00 	ldrex	r3, [r3]
 800513e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005142:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005146:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	461a      	mov	r2, r3
 800514e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005150:	643b      	str	r3, [r7, #64]	@ 0x40
 8005152:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005154:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005156:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005158:	e841 2300 	strex	r3, r2, [r1]
 800515c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800515e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005160:	2b00      	cmp	r3, #0
 8005162:	d1e6      	bne.n	8005132 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	3308      	adds	r3, #8
 800516a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800516c:	6a3b      	ldr	r3, [r7, #32]
 800516e:	e853 3f00 	ldrex	r3, [r3]
 8005172:	61fb      	str	r3, [r7, #28]
   return(result);
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800517a:	f023 0301 	bic.w	r3, r3, #1
 800517e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	3308      	adds	r3, #8
 8005186:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005188:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800518a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800518c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800518e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005190:	e841 2300 	strex	r3, r2, [r1]
 8005194:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1e3      	bne.n	8005164 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d118      	bne.n	80051d6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	e853 3f00 	ldrex	r3, [r3]
 80051b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	f023 0310 	bic.w	r3, r3, #16
 80051b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	461a      	mov	r2, r3
 80051c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051c2:	61bb      	str	r3, [r7, #24]
 80051c4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c6:	6979      	ldr	r1, [r7, #20]
 80051c8:	69ba      	ldr	r2, [r7, #24]
 80051ca:	e841 2300 	strex	r3, r2, [r1]
 80051ce:	613b      	str	r3, [r7, #16]
   return(result);
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1e6      	bne.n	80051a4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2220      	movs	r2, #32
 80051da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80051ea:	bf00      	nop
 80051ec:	3754      	adds	r7, #84	@ 0x54
 80051ee:	46bd      	mov	sp, r7
 80051f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f4:	4770      	bx	lr

080051f6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80051f6:	b580      	push	{r7, lr}
 80051f8:	b090      	sub	sp, #64	@ 0x40
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005202:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0320 	and.w	r3, r3, #32
 800520e:	2b00      	cmp	r3, #0
 8005210:	d137      	bne.n	8005282 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8005212:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005214:	2200      	movs	r2, #0
 8005216:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800521a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	3308      	adds	r3, #8
 8005220:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005224:	e853 3f00 	ldrex	r3, [r3]
 8005228:	623b      	str	r3, [r7, #32]
   return(result);
 800522a:	6a3b      	ldr	r3, [r7, #32]
 800522c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005230:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	3308      	adds	r3, #8
 8005238:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800523a:	633a      	str	r2, [r7, #48]	@ 0x30
 800523c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800523e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005240:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005242:	e841 2300 	strex	r3, r2, [r1]
 8005246:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1e5      	bne.n	800521a <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800524e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	e853 3f00 	ldrex	r3, [r3]
 800525a:	60fb      	str	r3, [r7, #12]
   return(result);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005262:	637b      	str	r3, [r7, #52]	@ 0x34
 8005264:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	461a      	mov	r2, r3
 800526a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800526c:	61fb      	str	r3, [r7, #28]
 800526e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005270:	69b9      	ldr	r1, [r7, #24]
 8005272:	69fa      	ldr	r2, [r7, #28]
 8005274:	e841 2300 	strex	r3, r2, [r1]
 8005278:	617b      	str	r3, [r7, #20]
   return(result);
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d1e6      	bne.n	800524e <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005280:	e002      	b.n	8005288 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005282:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005284:	f7fc f86e 	bl	8001364 <HAL_UART_TxCpltCallback>
}
 8005288:	bf00      	nop
 800528a:	3740      	adds	r7, #64	@ 0x40
 800528c:	46bd      	mov	sp, r7
 800528e:	bd80      	pop	{r7, pc}

08005290 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800529c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800529e:	68f8      	ldr	r0, [r7, #12]
 80052a0:	f7ff f90a 	bl	80044b8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052a4:	bf00      	nop
 80052a6:	3710      	adds	r7, #16
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b086      	sub	sp, #24
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052b8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80052c8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80052ca:	697b      	ldr	r3, [r7, #20]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052d4:	2b80      	cmp	r3, #128	@ 0x80
 80052d6:	d109      	bne.n	80052ec <UART_DMAError+0x40>
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	2b21      	cmp	r3, #33	@ 0x21
 80052dc:	d106      	bne.n	80052ec <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	2200      	movs	r2, #0
 80052e2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80052e6:	6978      	ldr	r0, [r7, #20]
 80052e8:	f7ff fede 	bl	80050a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80052ec:	697b      	ldr	r3, [r7, #20]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052f6:	2b40      	cmp	r3, #64	@ 0x40
 80052f8:	d109      	bne.n	800530e <UART_DMAError+0x62>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2b22      	cmp	r3, #34	@ 0x22
 80052fe:	d106      	bne.n	800530e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	2200      	movs	r2, #0
 8005304:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8005308:	6978      	ldr	r0, [r7, #20]
 800530a:	f7ff ff0e 	bl	800512a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005314:	f043 0210 	orr.w	r2, r3, #16
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800531e:	6978      	ldr	r0, [r7, #20]
 8005320:	f7ff f8d4 	bl	80044cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005324:	bf00      	nop
 8005326:	3718      	adds	r7, #24
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}

0800532c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005338:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005342:	68f8      	ldr	r0, [r7, #12]
 8005344:	f7ff f8c2 	bl	80044cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005348:	bf00      	nop
 800534a:	3710      	adds	r7, #16
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b088      	sub	sp, #32
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	e853 3f00 	ldrex	r3, [r3]
 8005364:	60bb      	str	r3, [r7, #8]
   return(result);
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800536c:	61fb      	str	r3, [r7, #28]
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	461a      	mov	r2, r3
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	61bb      	str	r3, [r7, #24]
 8005378:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800537a:	6979      	ldr	r1, [r7, #20]
 800537c:	69ba      	ldr	r2, [r7, #24]
 800537e:	e841 2300 	strex	r3, r2, [r1]
 8005382:	613b      	str	r3, [r7, #16]
   return(result);
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d1e6      	bne.n	8005358 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2220      	movs	r2, #32
 800538e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f7fb ffe3 	bl	8001364 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800539e:	bf00      	nop
 80053a0:	3720      	adds	r7, #32
 80053a2:	46bd      	mov	sp, r7
 80053a4:	bd80      	pop	{r7, pc}
	...

080053a8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b09c      	sub	sp, #112	@ 0x70
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80053b6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053c0:	2b22      	cmp	r3, #34	@ 0x22
 80053c2:	f040 80be 	bne.w	8005542 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053cc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80053d0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80053d4:	b2d9      	uxtb	r1, r3
 80053d6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80053da:	b2da      	uxtb	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053e0:	400a      	ands	r2, r1
 80053e2:	b2d2      	uxtb	r2, r2
 80053e4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ea:	1c5a      	adds	r2, r3, #1
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	3b01      	subs	r3, #1
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005408:	b29b      	uxth	r3, r3
 800540a:	2b00      	cmp	r3, #0
 800540c:	f040 80a1 	bne.w	8005552 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005416:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005418:	e853 3f00 	ldrex	r3, [r3]
 800541c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800541e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005420:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005424:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	461a      	mov	r2, r3
 800542c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800542e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005430:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005432:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005434:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005436:	e841 2300 	strex	r3, r2, [r1]
 800543a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800543c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1e6      	bne.n	8005410 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	3308      	adds	r3, #8
 8005448:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800544a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800544c:	e853 3f00 	ldrex	r3, [r3]
 8005450:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005454:	f023 0301 	bic.w	r3, r3, #1
 8005458:	667b      	str	r3, [r7, #100]	@ 0x64
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	3308      	adds	r3, #8
 8005460:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005462:	647a      	str	r2, [r7, #68]	@ 0x44
 8005464:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005466:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005468:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800546a:	e841 2300 	strex	r3, r2, [r1]
 800546e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005472:	2b00      	cmp	r3, #0
 8005474:	d1e5      	bne.n	8005442 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2220      	movs	r2, #32
 800547a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a33      	ldr	r2, [pc, #204]	@ (800555c <UART_RxISR_8BIT+0x1b4>)
 8005490:	4293      	cmp	r3, r2
 8005492:	d01f      	beq.n	80054d4 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d018      	beq.n	80054d4 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054aa:	e853 3f00 	ldrex	r3, [r3]
 80054ae:	623b      	str	r3, [r7, #32]
   return(result);
 80054b0:	6a3b      	ldr	r3, [r7, #32]
 80054b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80054b6:	663b      	str	r3, [r7, #96]	@ 0x60
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	461a      	mov	r2, r3
 80054be:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80054c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80054c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80054c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054c8:	e841 2300 	strex	r3, r2, [r1]
 80054cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80054ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d1e6      	bne.n	80054a2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d12e      	bne.n	800553a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	e853 3f00 	ldrex	r3, [r3]
 80054ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f023 0310 	bic.w	r3, r3, #16
 80054f6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	461a      	mov	r2, r3
 80054fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005500:	61fb      	str	r3, [r7, #28]
 8005502:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005504:	69b9      	ldr	r1, [r7, #24]
 8005506:	69fa      	ldr	r2, [r7, #28]
 8005508:	e841 2300 	strex	r3, r2, [r1]
 800550c:	617b      	str	r3, [r7, #20]
   return(result);
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d1e6      	bne.n	80054e2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	69db      	ldr	r3, [r3, #28]
 800551a:	f003 0310 	and.w	r3, r3, #16
 800551e:	2b10      	cmp	r3, #16
 8005520:	d103      	bne.n	800552a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2210      	movs	r2, #16
 8005528:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005530:	4619      	mov	r1, r3
 8005532:	6878      	ldr	r0, [r7, #4]
 8005534:	f7fe ffd4 	bl	80044e0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005538:	e00b      	b.n	8005552 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f7fb fdbc 	bl	80010b8 <HAL_UART_RxCpltCallback>
}
 8005540:	e007      	b.n	8005552 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	699a      	ldr	r2, [r3, #24]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f042 0208 	orr.w	r2, r2, #8
 8005550:	619a      	str	r2, [r3, #24]
}
 8005552:	bf00      	nop
 8005554:	3770      	adds	r7, #112	@ 0x70
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}
 800555a:	bf00      	nop
 800555c:	40008000 	.word	0x40008000

08005560 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b09c      	sub	sp, #112	@ 0x70
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800556e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005578:	2b22      	cmp	r3, #34	@ 0x22
 800557a:	f040 80be 	bne.w	80056fa <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005584:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800558c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800558e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005592:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005596:	4013      	ands	r3, r2
 8005598:	b29a      	uxth	r2, r3
 800559a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800559c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055a2:	1c9a      	adds	r2, r3, #2
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	3b01      	subs	r3, #1
 80055b2:	b29a      	uxth	r2, r3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	f040 80a1 	bne.w	800570a <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055d0:	e853 3f00 	ldrex	r3, [r3]
 80055d4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80055d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80055dc:	667b      	str	r3, [r7, #100]	@ 0x64
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	461a      	mov	r2, r3
 80055e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055e6:	657b      	str	r3, [r7, #84]	@ 0x54
 80055e8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ea:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80055ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80055ee:	e841 2300 	strex	r3, r2, [r1]
 80055f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80055f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d1e6      	bne.n	80055c8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	3308      	adds	r3, #8
 8005600:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005604:	e853 3f00 	ldrex	r3, [r3]
 8005608:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800560a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800560c:	f023 0301 	bic.w	r3, r3, #1
 8005610:	663b      	str	r3, [r7, #96]	@ 0x60
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	3308      	adds	r3, #8
 8005618:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800561a:	643a      	str	r2, [r7, #64]	@ 0x40
 800561c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800561e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005620:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005622:	e841 2300 	strex	r3, r2, [r1]
 8005626:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800562a:	2b00      	cmp	r3, #0
 800562c:	d1e5      	bne.n	80055fa <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2220      	movs	r2, #32
 8005632:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a33      	ldr	r2, [pc, #204]	@ (8005714 <UART_RxISR_16BIT+0x1b4>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d01f      	beq.n	800568c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005656:	2b00      	cmp	r3, #0
 8005658:	d018      	beq.n	800568c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005660:	6a3b      	ldr	r3, [r7, #32]
 8005662:	e853 3f00 	ldrex	r3, [r3]
 8005666:	61fb      	str	r3, [r7, #28]
   return(result);
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800566e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	461a      	mov	r2, r3
 8005676:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005678:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800567a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800567e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005680:	e841 2300 	strex	r3, r2, [r1]
 8005684:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1e6      	bne.n	800565a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005690:	2b01      	cmp	r3, #1
 8005692:	d12e      	bne.n	80056f2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2200      	movs	r2, #0
 8005698:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	e853 3f00 	ldrex	r3, [r3]
 80056a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	f023 0310 	bic.w	r3, r3, #16
 80056ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	461a      	mov	r2, r3
 80056b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80056b8:	61bb      	str	r3, [r7, #24]
 80056ba:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056bc:	6979      	ldr	r1, [r7, #20]
 80056be:	69ba      	ldr	r2, [r7, #24]
 80056c0:	e841 2300 	strex	r3, r2, [r1]
 80056c4:	613b      	str	r3, [r7, #16]
   return(result);
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1e6      	bne.n	800569a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	69db      	ldr	r3, [r3, #28]
 80056d2:	f003 0310 	and.w	r3, r3, #16
 80056d6:	2b10      	cmp	r3, #16
 80056d8:	d103      	bne.n	80056e2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2210      	movs	r2, #16
 80056e0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80056e8:	4619      	mov	r1, r3
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f7fe fef8 	bl	80044e0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80056f0:	e00b      	b.n	800570a <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f7fb fce0 	bl	80010b8 <HAL_UART_RxCpltCallback>
}
 80056f8:	e007      	b.n	800570a <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	699a      	ldr	r2, [r3, #24]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f042 0208 	orr.w	r2, r2, #8
 8005708:	619a      	str	r2, [r3, #24]
}
 800570a:	bf00      	nop
 800570c:	3770      	adds	r7, #112	@ 0x70
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}
 8005712:	bf00      	nop
 8005714:	40008000 	.word	0x40008000

08005718 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b0ac      	sub	sp, #176	@ 0xb0
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005726:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	69db      	ldr	r3, [r3, #28]
 8005730:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	689b      	ldr	r3, [r3, #8]
 8005744:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800574e:	2b22      	cmp	r3, #34	@ 0x22
 8005750:	f040 8183 	bne.w	8005a5a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800575a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800575e:	e126      	b.n	80059ae <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005766:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800576a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800576e:	b2d9      	uxtb	r1, r3
 8005770:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8005774:	b2da      	uxtb	r2, r3
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800577a:	400a      	ands	r2, r1
 800577c:	b2d2      	uxtb	r2, r2
 800577e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005790:	b29b      	uxth	r3, r3
 8005792:	3b01      	subs	r3, #1
 8005794:	b29a      	uxth	r2, r3
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	69db      	ldr	r3, [r3, #28]
 80057a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80057a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057aa:	f003 0307 	and.w	r3, r3, #7
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d053      	beq.n	800585a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80057b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d011      	beq.n	80057e2 <UART_RxISR_8BIT_FIFOEN+0xca>
 80057be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80057c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d00b      	beq.n	80057e2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2201      	movs	r2, #1
 80057d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057d8:	f043 0201 	orr.w	r2, r3, #1
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80057e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d011      	beq.n	8005812 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80057ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80057f2:	f003 0301 	and.w	r3, r3, #1
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00b      	beq.n	8005812 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	2202      	movs	r2, #2
 8005800:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005808:	f043 0204 	orr.w	r2, r3, #4
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005812:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005816:	f003 0304 	and.w	r3, r3, #4
 800581a:	2b00      	cmp	r3, #0
 800581c:	d011      	beq.n	8005842 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800581e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00b      	beq.n	8005842 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2204      	movs	r2, #4
 8005830:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005838:	f043 0202 	orr.w	r2, r3, #2
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005848:	2b00      	cmp	r3, #0
 800584a:	d006      	beq.n	800585a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f7fe fe3d 	bl	80044cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005860:	b29b      	uxth	r3, r3
 8005862:	2b00      	cmp	r3, #0
 8005864:	f040 80a3 	bne.w	80059ae <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005870:	e853 3f00 	ldrex	r3, [r3]
 8005874:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8005876:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005878:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800587c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	461a      	mov	r2, r3
 8005886:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800588a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800588c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8005890:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005892:	e841 2300 	strex	r3, r2, [r1]
 8005896:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8005898:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800589a:	2b00      	cmp	r3, #0
 800589c:	d1e4      	bne.n	8005868 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	3308      	adds	r3, #8
 80058a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058a8:	e853 3f00 	ldrex	r3, [r3]
 80058ac:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80058ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80058b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058b4:	f023 0301 	bic.w	r3, r3, #1
 80058b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	3308      	adds	r3, #8
 80058c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80058c6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80058c8:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ca:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80058cc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80058ce:	e841 2300 	strex	r3, r2, [r1]
 80058d2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80058d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d1e1      	bne.n	800589e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2220      	movs	r2, #32
 80058de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a60      	ldr	r2, [pc, #384]	@ (8005a74 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d021      	beq.n	800593c <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d01a      	beq.n	800593c <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800590c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800590e:	e853 3f00 	ldrex	r3, [r3]
 8005912:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005914:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005916:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800591a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	461a      	mov	r2, r3
 8005924:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005928:	657b      	str	r3, [r7, #84]	@ 0x54
 800592a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800592e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005930:	e841 2300 	strex	r3, r2, [r1]
 8005934:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005936:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005938:	2b00      	cmp	r3, #0
 800593a:	d1e4      	bne.n	8005906 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005940:	2b01      	cmp	r3, #1
 8005942:	d130      	bne.n	80059a6 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2200      	movs	r2, #0
 8005948:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005952:	e853 3f00 	ldrex	r3, [r3]
 8005956:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800595a:	f023 0310 	bic.w	r3, r3, #16
 800595e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	461a      	mov	r2, r3
 8005968:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800596c:	643b      	str	r3, [r7, #64]	@ 0x40
 800596e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005970:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005972:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005974:	e841 2300 	strex	r3, r2, [r1]
 8005978:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800597a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800597c:	2b00      	cmp	r3, #0
 800597e:	d1e4      	bne.n	800594a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	69db      	ldr	r3, [r3, #28]
 8005986:	f003 0310 	and.w	r3, r3, #16
 800598a:	2b10      	cmp	r3, #16
 800598c:	d103      	bne.n	8005996 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2210      	movs	r2, #16
 8005994:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800599c:	4619      	mov	r1, r3
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f7fe fd9e 	bl	80044e0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80059a4:	e00e      	b.n	80059c4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f7fb fb86 	bl	80010b8 <HAL_UART_RxCpltCallback>
        break;
 80059ac:	e00a      	b.n	80059c4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80059ae:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d006      	beq.n	80059c4 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 80059b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059ba:	f003 0320 	and.w	r3, r3, #32
 80059be:	2b00      	cmp	r3, #0
 80059c0:	f47f aece 	bne.w	8005760 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80059ca:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80059ce:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d049      	beq.n	8005a6a <UART_RxISR_8BIT_FIFOEN+0x352>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80059dc:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d242      	bcs.n	8005a6a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	3308      	adds	r3, #8
 80059ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ec:	6a3b      	ldr	r3, [r7, #32]
 80059ee:	e853 3f00 	ldrex	r3, [r3]
 80059f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	3308      	adds	r3, #8
 8005a04:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005a08:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a0c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a10:	e841 2300 	strex	r3, r2, [r1]
 8005a14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1e3      	bne.n	80059e4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	4a16      	ldr	r2, [pc, #88]	@ (8005a78 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8005a20:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	e853 3f00 	ldrex	r3, [r3]
 8005a2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	f043 0320 	orr.w	r3, r3, #32
 8005a36:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	461a      	mov	r2, r3
 8005a40:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005a44:	61bb      	str	r3, [r7, #24]
 8005a46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a48:	6979      	ldr	r1, [r7, #20]
 8005a4a:	69ba      	ldr	r2, [r7, #24]
 8005a4c:	e841 2300 	strex	r3, r2, [r1]
 8005a50:	613b      	str	r3, [r7, #16]
   return(result);
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d1e4      	bne.n	8005a22 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005a58:	e007      	b.n	8005a6a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	699a      	ldr	r2, [r3, #24]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f042 0208 	orr.w	r2, r2, #8
 8005a68:	619a      	str	r2, [r3, #24]
}
 8005a6a:	bf00      	nop
 8005a6c:	37b0      	adds	r7, #176	@ 0xb0
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bd80      	pop	{r7, pc}
 8005a72:	bf00      	nop
 8005a74:	40008000 	.word	0x40008000
 8005a78:	080053a9 	.word	0x080053a9

08005a7c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b0ae      	sub	sp, #184	@ 0xb8
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005a8a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	69db      	ldr	r3, [r3, #28]
 8005a94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ab2:	2b22      	cmp	r3, #34	@ 0x22
 8005ab4:	f040 8187 	bne.w	8005dc6 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005abe:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005ac2:	e12a      	b.n	8005d1a <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aca:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ad2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8005ad6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8005ada:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8005ade:	4013      	ands	r3, r2
 8005ae0:	b29a      	uxth	r2, r3
 8005ae2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005ae6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005aec:	1c9a      	adds	r2, r3, #2
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005af8:	b29b      	uxth	r3, r3
 8005afa:	3b01      	subs	r3, #1
 8005afc:	b29a      	uxth	r2, r3
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	69db      	ldr	r3, [r3, #28]
 8005b0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005b0e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005b12:	f003 0307 	and.w	r3, r3, #7
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d053      	beq.n	8005bc2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005b1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d011      	beq.n	8005b4a <UART_RxISR_16BIT_FIFOEN+0xce>
 8005b26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00b      	beq.n	8005b4a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	2201      	movs	r2, #1
 8005b38:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b40:	f043 0201 	orr.w	r2, r3, #1
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005b4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005b4e:	f003 0302 	and.w	r3, r3, #2
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d011      	beq.n	8005b7a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8005b56:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005b5a:	f003 0301 	and.w	r3, r3, #1
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d00b      	beq.n	8005b7a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	2202      	movs	r2, #2
 8005b68:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b70:	f043 0204 	orr.w	r2, r3, #4
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005b7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005b7e:	f003 0304 	and.w	r3, r3, #4
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d011      	beq.n	8005baa <UART_RxISR_16BIT_FIFOEN+0x12e>
 8005b86:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d00b      	beq.n	8005baa <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2204      	movs	r2, #4
 8005b98:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ba0:	f043 0202 	orr.w	r2, r3, #2
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d006      	beq.n	8005bc2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f7fe fc89 	bl	80044cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	f040 80a5 	bne.w	8005d1a <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005bd8:	e853 3f00 	ldrex	r3, [r3]
 8005bdc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005bde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005be0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005be4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	461a      	mov	r2, r3
 8005bee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005bf2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005bf6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005bfa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005bfe:	e841 2300 	strex	r3, r2, [r1]
 8005c02:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005c04:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d1e2      	bne.n	8005bd0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	3308      	adds	r3, #8
 8005c10:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c14:	e853 3f00 	ldrex	r3, [r3]
 8005c18:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005c1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c20:	f023 0301 	bic.w	r3, r3, #1
 8005c24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	3308      	adds	r3, #8
 8005c2e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005c32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005c34:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c36:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005c38:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005c3a:	e841 2300 	strex	r3, r2, [r1]
 8005c3e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005c40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1e1      	bne.n	8005c0a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a60      	ldr	r2, [pc, #384]	@ (8005de0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d021      	beq.n	8005ca8 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d01a      	beq.n	8005ca8 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c7a:	e853 3f00 	ldrex	r3, [r3]
 8005c7e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005c80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c82:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005c94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c96:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c98:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005c9a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c9c:	e841 2300 	strex	r3, r2, [r1]
 8005ca0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ca2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1e4      	bne.n	8005c72 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d130      	bne.n	8005d12 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cbe:	e853 3f00 	ldrex	r3, [r3]
 8005cc2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005cc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cc6:	f023 0310 	bic.w	r3, r3, #16
 8005cca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005cd8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cda:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cdc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005cde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ce0:	e841 2300 	strex	r3, r2, [r1]
 8005ce4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d1e4      	bne.n	8005cb6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	69db      	ldr	r3, [r3, #28]
 8005cf2:	f003 0310 	and.w	r3, r3, #16
 8005cf6:	2b10      	cmp	r3, #16
 8005cf8:	d103      	bne.n	8005d02 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	2210      	movs	r2, #16
 8005d00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005d08:	4619      	mov	r1, r3
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f7fe fbe8 	bl	80044e0 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8005d10:	e00e      	b.n	8005d30 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f7fb f9d0 	bl	80010b8 <HAL_UART_RxCpltCallback>
        break;
 8005d18:	e00a      	b.n	8005d30 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005d1a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d006      	beq.n	8005d30 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8005d22:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d26:	f003 0320 	and.w	r3, r3, #32
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	f47f aeca 	bne.w	8005ac4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d36:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005d3a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d049      	beq.n	8005dd6 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005d48:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d242      	bcs.n	8005dd6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	3308      	adds	r3, #8
 8005d56:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5a:	e853 3f00 	ldrex	r3, [r3]
 8005d5e:	623b      	str	r3, [r7, #32]
   return(result);
 8005d60:	6a3b      	ldr	r3, [r7, #32]
 8005d62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	3308      	adds	r3, #8
 8005d70:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8005d74:	633a      	str	r2, [r7, #48]	@ 0x30
 8005d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d78:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d7a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d7c:	e841 2300 	strex	r3, r2, [r1]
 8005d80:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d1e3      	bne.n	8005d50 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a16      	ldr	r2, [pc, #88]	@ (8005de4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8005d8c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	e853 3f00 	ldrex	r3, [r3]
 8005d9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f043 0320 	orr.w	r3, r3, #32
 8005da2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	461a      	mov	r2, r3
 8005dac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005db0:	61fb      	str	r3, [r7, #28]
 8005db2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db4:	69b9      	ldr	r1, [r7, #24]
 8005db6:	69fa      	ldr	r2, [r7, #28]
 8005db8:	e841 2300 	strex	r3, r2, [r1]
 8005dbc:	617b      	str	r3, [r7, #20]
   return(result);
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d1e4      	bne.n	8005d8e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005dc4:	e007      	b.n	8005dd6 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	699a      	ldr	r2, [r3, #24]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f042 0208 	orr.w	r2, r2, #8
 8005dd4:	619a      	str	r2, [r3, #24]
}
 8005dd6:	bf00      	nop
 8005dd8:	37b8      	adds	r7, #184	@ 0xb8
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	40008000 	.word	0x40008000
 8005de4:	08005561 	.word	0x08005561

08005de8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005df0:	bf00      	nop
 8005df2:	370c      	adds	r7, #12
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005e04:	bf00      	nop
 8005e06:	370c      	adds	r7, #12
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0e:	4770      	bx	lr

08005e10 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b083      	sub	sp, #12
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005e18:	bf00      	nop
 8005e1a:	370c      	adds	r7, #12
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr

08005e24 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005e24:	b480      	push	{r7}
 8005e26:	b085      	sub	sp, #20
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d101      	bne.n	8005e3a <HAL_UARTEx_DisableFifoMode+0x16>
 8005e36:	2302      	movs	r3, #2
 8005e38:	e027      	b.n	8005e8a <HAL_UARTEx_DisableFifoMode+0x66>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2224      	movs	r2, #36	@ 0x24
 8005e46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f022 0201 	bic.w	r2, r2, #1
 8005e60:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005e68:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68fa      	ldr	r2, [r7, #12]
 8005e76:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2220      	movs	r2, #32
 8005e7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3714      	adds	r7, #20
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr

08005e96 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b084      	sub	sp, #16
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
 8005e9e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d101      	bne.n	8005eae <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005eaa:	2302      	movs	r3, #2
 8005eac:	e02d      	b.n	8005f0a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2224      	movs	r2, #36	@ 0x24
 8005eba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f022 0201 	bic.w	r2, r2, #1
 8005ed4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	683a      	ldr	r2, [r7, #0]
 8005ee6:	430a      	orrs	r2, r1
 8005ee8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 f850 	bl	8005f90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2220      	movs	r2, #32
 8005efc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f08:	2300      	movs	r3, #0
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	3710      	adds	r7, #16
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	bd80      	pop	{r7, pc}

08005f12 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005f12:	b580      	push	{r7, lr}
 8005f14:	b084      	sub	sp, #16
 8005f16:	af00      	add	r7, sp, #0
 8005f18:	6078      	str	r0, [r7, #4]
 8005f1a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d101      	bne.n	8005f2a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005f26:	2302      	movs	r3, #2
 8005f28:	e02d      	b.n	8005f86 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2224      	movs	r2, #36	@ 0x24
 8005f36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	681a      	ldr	r2, [r3, #0]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f022 0201 	bic.w	r2, r2, #1
 8005f50:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	683a      	ldr	r2, [r7, #0]
 8005f62:	430a      	orrs	r2, r1
 8005f64:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 f812 	bl	8005f90 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2220      	movs	r2, #32
 8005f78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3710      	adds	r7, #16
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
	...

08005f90 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b085      	sub	sp, #20
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d108      	bne.n	8005fb2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005fb0:	e031      	b.n	8006016 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005fb2:	2308      	movs	r3, #8
 8005fb4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005fb6:	2308      	movs	r3, #8
 8005fb8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	0e5b      	lsrs	r3, r3, #25
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	f003 0307 	and.w	r3, r3, #7
 8005fc8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	0f5b      	lsrs	r3, r3, #29
 8005fd2:	b2db      	uxtb	r3, r3
 8005fd4:	f003 0307 	and.w	r3, r3, #7
 8005fd8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005fda:	7bbb      	ldrb	r3, [r7, #14]
 8005fdc:	7b3a      	ldrb	r2, [r7, #12]
 8005fde:	4911      	ldr	r1, [pc, #68]	@ (8006024 <UARTEx_SetNbDataToProcess+0x94>)
 8005fe0:	5c8a      	ldrb	r2, [r1, r2]
 8005fe2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005fe6:	7b3a      	ldrb	r2, [r7, #12]
 8005fe8:	490f      	ldr	r1, [pc, #60]	@ (8006028 <UARTEx_SetNbDataToProcess+0x98>)
 8005fea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005fec:	fb93 f3f2 	sdiv	r3, r3, r2
 8005ff0:	b29a      	uxth	r2, r3
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
 8005ffa:	7b7a      	ldrb	r2, [r7, #13]
 8005ffc:	4909      	ldr	r1, [pc, #36]	@ (8006024 <UARTEx_SetNbDataToProcess+0x94>)
 8005ffe:	5c8a      	ldrb	r2, [r1, r2]
 8006000:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006004:	7b7a      	ldrb	r2, [r7, #13]
 8006006:	4908      	ldr	r1, [pc, #32]	@ (8006028 <UARTEx_SetNbDataToProcess+0x98>)
 8006008:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800600a:	fb93 f3f2 	sdiv	r3, r3, r2
 800600e:	b29a      	uxth	r2, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006016:	bf00      	nop
 8006018:	3714      	adds	r7, #20
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	08007c1c 	.word	0x08007c1c
 8006028:	08007c24 	.word	0x08007c24

0800602c <memset>:
 800602c:	4402      	add	r2, r0
 800602e:	4603      	mov	r3, r0
 8006030:	4293      	cmp	r3, r2
 8006032:	d100      	bne.n	8006036 <memset+0xa>
 8006034:	4770      	bx	lr
 8006036:	f803 1b01 	strb.w	r1, [r3], #1
 800603a:	e7f9      	b.n	8006030 <memset+0x4>

0800603c <__libc_init_array>:
 800603c:	b570      	push	{r4, r5, r6, lr}
 800603e:	4d0d      	ldr	r5, [pc, #52]	@ (8006074 <__libc_init_array+0x38>)
 8006040:	4c0d      	ldr	r4, [pc, #52]	@ (8006078 <__libc_init_array+0x3c>)
 8006042:	1b64      	subs	r4, r4, r5
 8006044:	10a4      	asrs	r4, r4, #2
 8006046:	2600      	movs	r6, #0
 8006048:	42a6      	cmp	r6, r4
 800604a:	d109      	bne.n	8006060 <__libc_init_array+0x24>
 800604c:	4d0b      	ldr	r5, [pc, #44]	@ (800607c <__libc_init_array+0x40>)
 800604e:	4c0c      	ldr	r4, [pc, #48]	@ (8006080 <__libc_init_array+0x44>)
 8006050:	f001 f83e 	bl	80070d0 <_init>
 8006054:	1b64      	subs	r4, r4, r5
 8006056:	10a4      	asrs	r4, r4, #2
 8006058:	2600      	movs	r6, #0
 800605a:	42a6      	cmp	r6, r4
 800605c:	d105      	bne.n	800606a <__libc_init_array+0x2e>
 800605e:	bd70      	pop	{r4, r5, r6, pc}
 8006060:	f855 3b04 	ldr.w	r3, [r5], #4
 8006064:	4798      	blx	r3
 8006066:	3601      	adds	r6, #1
 8006068:	e7ee      	b.n	8006048 <__libc_init_array+0xc>
 800606a:	f855 3b04 	ldr.w	r3, [r5], #4
 800606e:	4798      	blx	r3
 8006070:	3601      	adds	r6, #1
 8006072:	e7f2      	b.n	800605a <__libc_init_array+0x1e>
 8006074:	08007e10 	.word	0x08007e10
 8006078:	08007e10 	.word	0x08007e10
 800607c:	08007e10 	.word	0x08007e10
 8006080:	08007e14 	.word	0x08007e14
 8006084:	00000000 	.word	0x00000000

08006088 <sin>:
 8006088:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800608a:	ec53 2b10 	vmov	r2, r3, d0
 800608e:	4826      	ldr	r0, [pc, #152]	@ (8006128 <sin+0xa0>)
 8006090:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8006094:	4281      	cmp	r1, r0
 8006096:	d807      	bhi.n	80060a8 <sin+0x20>
 8006098:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8006120 <sin+0x98>
 800609c:	2000      	movs	r0, #0
 800609e:	b005      	add	sp, #20
 80060a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80060a4:	f000 b90c 	b.w	80062c0 <__kernel_sin>
 80060a8:	4820      	ldr	r0, [pc, #128]	@ (800612c <sin+0xa4>)
 80060aa:	4281      	cmp	r1, r0
 80060ac:	d908      	bls.n	80060c0 <sin+0x38>
 80060ae:	4610      	mov	r0, r2
 80060b0:	4619      	mov	r1, r3
 80060b2:	f7fa f9e9 	bl	8000488 <__aeabi_dsub>
 80060b6:	ec41 0b10 	vmov	d0, r0, r1
 80060ba:	b005      	add	sp, #20
 80060bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80060c0:	4668      	mov	r0, sp
 80060c2:	f000 f9b9 	bl	8006438 <__ieee754_rem_pio2>
 80060c6:	f000 0003 	and.w	r0, r0, #3
 80060ca:	2801      	cmp	r0, #1
 80060cc:	d00c      	beq.n	80060e8 <sin+0x60>
 80060ce:	2802      	cmp	r0, #2
 80060d0:	d011      	beq.n	80060f6 <sin+0x6e>
 80060d2:	b9e8      	cbnz	r0, 8006110 <sin+0x88>
 80060d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80060d8:	ed9d 0b00 	vldr	d0, [sp]
 80060dc:	2001      	movs	r0, #1
 80060de:	f000 f8ef 	bl	80062c0 <__kernel_sin>
 80060e2:	ec51 0b10 	vmov	r0, r1, d0
 80060e6:	e7e6      	b.n	80060b6 <sin+0x2e>
 80060e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80060ec:	ed9d 0b00 	vldr	d0, [sp]
 80060f0:	f000 f81e 	bl	8006130 <__kernel_cos>
 80060f4:	e7f5      	b.n	80060e2 <sin+0x5a>
 80060f6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80060fa:	ed9d 0b00 	vldr	d0, [sp]
 80060fe:	2001      	movs	r0, #1
 8006100:	f000 f8de 	bl	80062c0 <__kernel_sin>
 8006104:	ec53 2b10 	vmov	r2, r3, d0
 8006108:	4610      	mov	r0, r2
 800610a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800610e:	e7d2      	b.n	80060b6 <sin+0x2e>
 8006110:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006114:	ed9d 0b00 	vldr	d0, [sp]
 8006118:	f000 f80a 	bl	8006130 <__kernel_cos>
 800611c:	e7f2      	b.n	8006104 <sin+0x7c>
 800611e:	bf00      	nop
	...
 8006128:	3fe921fb 	.word	0x3fe921fb
 800612c:	7fefffff 	.word	0x7fefffff

08006130 <__kernel_cos>:
 8006130:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006134:	ec57 6b10 	vmov	r6, r7, d0
 8006138:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800613c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8006140:	ed8d 1b00 	vstr	d1, [sp]
 8006144:	d206      	bcs.n	8006154 <__kernel_cos+0x24>
 8006146:	4630      	mov	r0, r6
 8006148:	4639      	mov	r1, r7
 800614a:	f7fa fbdd 	bl	8000908 <__aeabi_d2iz>
 800614e:	2800      	cmp	r0, #0
 8006150:	f000 8088 	beq.w	8006264 <__kernel_cos+0x134>
 8006154:	4632      	mov	r2, r6
 8006156:	463b      	mov	r3, r7
 8006158:	4630      	mov	r0, r6
 800615a:	4639      	mov	r1, r7
 800615c:	f7fa f866 	bl	800022c <__aeabi_dmul>
 8006160:	4b51      	ldr	r3, [pc, #324]	@ (80062a8 <__kernel_cos+0x178>)
 8006162:	2200      	movs	r2, #0
 8006164:	4604      	mov	r4, r0
 8006166:	460d      	mov	r5, r1
 8006168:	f7fa f860 	bl	800022c <__aeabi_dmul>
 800616c:	a340      	add	r3, pc, #256	@ (adr r3, 8006270 <__kernel_cos+0x140>)
 800616e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006172:	4682      	mov	sl, r0
 8006174:	468b      	mov	fp, r1
 8006176:	4620      	mov	r0, r4
 8006178:	4629      	mov	r1, r5
 800617a:	f7fa f857 	bl	800022c <__aeabi_dmul>
 800617e:	a33e      	add	r3, pc, #248	@ (adr r3, 8006278 <__kernel_cos+0x148>)
 8006180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006184:	f7fa f982 	bl	800048c <__adddf3>
 8006188:	4622      	mov	r2, r4
 800618a:	462b      	mov	r3, r5
 800618c:	f7fa f84e 	bl	800022c <__aeabi_dmul>
 8006190:	a33b      	add	r3, pc, #236	@ (adr r3, 8006280 <__kernel_cos+0x150>)
 8006192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006196:	f7fa f977 	bl	8000488 <__aeabi_dsub>
 800619a:	4622      	mov	r2, r4
 800619c:	462b      	mov	r3, r5
 800619e:	f7fa f845 	bl	800022c <__aeabi_dmul>
 80061a2:	a339      	add	r3, pc, #228	@ (adr r3, 8006288 <__kernel_cos+0x158>)
 80061a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061a8:	f7fa f970 	bl	800048c <__adddf3>
 80061ac:	4622      	mov	r2, r4
 80061ae:	462b      	mov	r3, r5
 80061b0:	f7fa f83c 	bl	800022c <__aeabi_dmul>
 80061b4:	a336      	add	r3, pc, #216	@ (adr r3, 8006290 <__kernel_cos+0x160>)
 80061b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ba:	f7fa f965 	bl	8000488 <__aeabi_dsub>
 80061be:	4622      	mov	r2, r4
 80061c0:	462b      	mov	r3, r5
 80061c2:	f7fa f833 	bl	800022c <__aeabi_dmul>
 80061c6:	a334      	add	r3, pc, #208	@ (adr r3, 8006298 <__kernel_cos+0x168>)
 80061c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061cc:	f7fa f95e 	bl	800048c <__adddf3>
 80061d0:	4622      	mov	r2, r4
 80061d2:	462b      	mov	r3, r5
 80061d4:	f7fa f82a 	bl	800022c <__aeabi_dmul>
 80061d8:	4622      	mov	r2, r4
 80061da:	462b      	mov	r3, r5
 80061dc:	f7fa f826 	bl	800022c <__aeabi_dmul>
 80061e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061e4:	4604      	mov	r4, r0
 80061e6:	460d      	mov	r5, r1
 80061e8:	4630      	mov	r0, r6
 80061ea:	4639      	mov	r1, r7
 80061ec:	f7fa f81e 	bl	800022c <__aeabi_dmul>
 80061f0:	460b      	mov	r3, r1
 80061f2:	4602      	mov	r2, r0
 80061f4:	4629      	mov	r1, r5
 80061f6:	4620      	mov	r0, r4
 80061f8:	f7fa f946 	bl	8000488 <__aeabi_dsub>
 80061fc:	4b2b      	ldr	r3, [pc, #172]	@ (80062ac <__kernel_cos+0x17c>)
 80061fe:	4598      	cmp	r8, r3
 8006200:	4606      	mov	r6, r0
 8006202:	460f      	mov	r7, r1
 8006204:	d810      	bhi.n	8006228 <__kernel_cos+0xf8>
 8006206:	4602      	mov	r2, r0
 8006208:	460b      	mov	r3, r1
 800620a:	4650      	mov	r0, sl
 800620c:	4659      	mov	r1, fp
 800620e:	f7fa f93b 	bl	8000488 <__aeabi_dsub>
 8006212:	460b      	mov	r3, r1
 8006214:	4926      	ldr	r1, [pc, #152]	@ (80062b0 <__kernel_cos+0x180>)
 8006216:	4602      	mov	r2, r0
 8006218:	2000      	movs	r0, #0
 800621a:	f7fa f935 	bl	8000488 <__aeabi_dsub>
 800621e:	ec41 0b10 	vmov	d0, r0, r1
 8006222:	b003      	add	sp, #12
 8006224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006228:	4b22      	ldr	r3, [pc, #136]	@ (80062b4 <__kernel_cos+0x184>)
 800622a:	4921      	ldr	r1, [pc, #132]	@ (80062b0 <__kernel_cos+0x180>)
 800622c:	4598      	cmp	r8, r3
 800622e:	bf8c      	ite	hi
 8006230:	4d21      	ldrhi	r5, [pc, #132]	@ (80062b8 <__kernel_cos+0x188>)
 8006232:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8006236:	2400      	movs	r4, #0
 8006238:	4622      	mov	r2, r4
 800623a:	462b      	mov	r3, r5
 800623c:	2000      	movs	r0, #0
 800623e:	f7fa f923 	bl	8000488 <__aeabi_dsub>
 8006242:	4622      	mov	r2, r4
 8006244:	4680      	mov	r8, r0
 8006246:	4689      	mov	r9, r1
 8006248:	462b      	mov	r3, r5
 800624a:	4650      	mov	r0, sl
 800624c:	4659      	mov	r1, fp
 800624e:	f7fa f91b 	bl	8000488 <__aeabi_dsub>
 8006252:	4632      	mov	r2, r6
 8006254:	463b      	mov	r3, r7
 8006256:	f7fa f917 	bl	8000488 <__aeabi_dsub>
 800625a:	4602      	mov	r2, r0
 800625c:	460b      	mov	r3, r1
 800625e:	4640      	mov	r0, r8
 8006260:	4649      	mov	r1, r9
 8006262:	e7da      	b.n	800621a <__kernel_cos+0xea>
 8006264:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80062a0 <__kernel_cos+0x170>
 8006268:	e7db      	b.n	8006222 <__kernel_cos+0xf2>
 800626a:	bf00      	nop
 800626c:	f3af 8000 	nop.w
 8006270:	be8838d4 	.word	0xbe8838d4
 8006274:	bda8fae9 	.word	0xbda8fae9
 8006278:	bdb4b1c4 	.word	0xbdb4b1c4
 800627c:	3e21ee9e 	.word	0x3e21ee9e
 8006280:	809c52ad 	.word	0x809c52ad
 8006284:	3e927e4f 	.word	0x3e927e4f
 8006288:	19cb1590 	.word	0x19cb1590
 800628c:	3efa01a0 	.word	0x3efa01a0
 8006290:	16c15177 	.word	0x16c15177
 8006294:	3f56c16c 	.word	0x3f56c16c
 8006298:	5555554c 	.word	0x5555554c
 800629c:	3fa55555 	.word	0x3fa55555
 80062a0:	00000000 	.word	0x00000000
 80062a4:	3ff00000 	.word	0x3ff00000
 80062a8:	3fe00000 	.word	0x3fe00000
 80062ac:	3fd33332 	.word	0x3fd33332
 80062b0:	3ff00000 	.word	0x3ff00000
 80062b4:	3fe90000 	.word	0x3fe90000
 80062b8:	3fd20000 	.word	0x3fd20000
 80062bc:	00000000 	.word	0x00000000

080062c0 <__kernel_sin>:
 80062c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062c4:	ec55 4b10 	vmov	r4, r5, d0
 80062c8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80062cc:	b085      	sub	sp, #20
 80062ce:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80062d2:	ed8d 1b02 	vstr	d1, [sp, #8]
 80062d6:	4680      	mov	r8, r0
 80062d8:	d205      	bcs.n	80062e6 <__kernel_sin+0x26>
 80062da:	4620      	mov	r0, r4
 80062dc:	4629      	mov	r1, r5
 80062de:	f7fa fb13 	bl	8000908 <__aeabi_d2iz>
 80062e2:	2800      	cmp	r0, #0
 80062e4:	d052      	beq.n	800638c <__kernel_sin+0xcc>
 80062e6:	4622      	mov	r2, r4
 80062e8:	462b      	mov	r3, r5
 80062ea:	4620      	mov	r0, r4
 80062ec:	4629      	mov	r1, r5
 80062ee:	f7f9 ff9d 	bl	800022c <__aeabi_dmul>
 80062f2:	4682      	mov	sl, r0
 80062f4:	468b      	mov	fp, r1
 80062f6:	4602      	mov	r2, r0
 80062f8:	460b      	mov	r3, r1
 80062fa:	4620      	mov	r0, r4
 80062fc:	4629      	mov	r1, r5
 80062fe:	f7f9 ff95 	bl	800022c <__aeabi_dmul>
 8006302:	a342      	add	r3, pc, #264	@ (adr r3, 800640c <__kernel_sin+0x14c>)
 8006304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006308:	e9cd 0100 	strd	r0, r1, [sp]
 800630c:	4650      	mov	r0, sl
 800630e:	4659      	mov	r1, fp
 8006310:	f7f9 ff8c 	bl	800022c <__aeabi_dmul>
 8006314:	a33f      	add	r3, pc, #252	@ (adr r3, 8006414 <__kernel_sin+0x154>)
 8006316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800631a:	f7fa f8b5 	bl	8000488 <__aeabi_dsub>
 800631e:	4652      	mov	r2, sl
 8006320:	465b      	mov	r3, fp
 8006322:	f7f9 ff83 	bl	800022c <__aeabi_dmul>
 8006326:	a33d      	add	r3, pc, #244	@ (adr r3, 800641c <__kernel_sin+0x15c>)
 8006328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632c:	f7fa f8ae 	bl	800048c <__adddf3>
 8006330:	4652      	mov	r2, sl
 8006332:	465b      	mov	r3, fp
 8006334:	f7f9 ff7a 	bl	800022c <__aeabi_dmul>
 8006338:	a33a      	add	r3, pc, #232	@ (adr r3, 8006424 <__kernel_sin+0x164>)
 800633a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800633e:	f7fa f8a3 	bl	8000488 <__aeabi_dsub>
 8006342:	4652      	mov	r2, sl
 8006344:	465b      	mov	r3, fp
 8006346:	f7f9 ff71 	bl	800022c <__aeabi_dmul>
 800634a:	a338      	add	r3, pc, #224	@ (adr r3, 800642c <__kernel_sin+0x16c>)
 800634c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006350:	f7fa f89c 	bl	800048c <__adddf3>
 8006354:	4606      	mov	r6, r0
 8006356:	460f      	mov	r7, r1
 8006358:	f1b8 0f00 	cmp.w	r8, #0
 800635c:	d11b      	bne.n	8006396 <__kernel_sin+0xd6>
 800635e:	4602      	mov	r2, r0
 8006360:	460b      	mov	r3, r1
 8006362:	4650      	mov	r0, sl
 8006364:	4659      	mov	r1, fp
 8006366:	f7f9 ff61 	bl	800022c <__aeabi_dmul>
 800636a:	a325      	add	r3, pc, #148	@ (adr r3, 8006400 <__kernel_sin+0x140>)
 800636c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006370:	f7fa f88a 	bl	8000488 <__aeabi_dsub>
 8006374:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006378:	f7f9 ff58 	bl	800022c <__aeabi_dmul>
 800637c:	4602      	mov	r2, r0
 800637e:	460b      	mov	r3, r1
 8006380:	4620      	mov	r0, r4
 8006382:	4629      	mov	r1, r5
 8006384:	f7fa f882 	bl	800048c <__adddf3>
 8006388:	4604      	mov	r4, r0
 800638a:	460d      	mov	r5, r1
 800638c:	ec45 4b10 	vmov	d0, r4, r5
 8006390:	b005      	add	sp, #20
 8006392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006396:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800639a:	4b1b      	ldr	r3, [pc, #108]	@ (8006408 <__kernel_sin+0x148>)
 800639c:	2200      	movs	r2, #0
 800639e:	f7f9 ff45 	bl	800022c <__aeabi_dmul>
 80063a2:	4632      	mov	r2, r6
 80063a4:	4680      	mov	r8, r0
 80063a6:	4689      	mov	r9, r1
 80063a8:	463b      	mov	r3, r7
 80063aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063ae:	f7f9 ff3d 	bl	800022c <__aeabi_dmul>
 80063b2:	4602      	mov	r2, r0
 80063b4:	460b      	mov	r3, r1
 80063b6:	4640      	mov	r0, r8
 80063b8:	4649      	mov	r1, r9
 80063ba:	f7fa f865 	bl	8000488 <__aeabi_dsub>
 80063be:	4652      	mov	r2, sl
 80063c0:	465b      	mov	r3, fp
 80063c2:	f7f9 ff33 	bl	800022c <__aeabi_dmul>
 80063c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063ca:	f7fa f85d 	bl	8000488 <__aeabi_dsub>
 80063ce:	a30c      	add	r3, pc, #48	@ (adr r3, 8006400 <__kernel_sin+0x140>)
 80063d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d4:	4606      	mov	r6, r0
 80063d6:	460f      	mov	r7, r1
 80063d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063dc:	f7f9 ff26 	bl	800022c <__aeabi_dmul>
 80063e0:	4602      	mov	r2, r0
 80063e2:	460b      	mov	r3, r1
 80063e4:	4630      	mov	r0, r6
 80063e6:	4639      	mov	r1, r7
 80063e8:	f7fa f850 	bl	800048c <__adddf3>
 80063ec:	4602      	mov	r2, r0
 80063ee:	460b      	mov	r3, r1
 80063f0:	4620      	mov	r0, r4
 80063f2:	4629      	mov	r1, r5
 80063f4:	f7fa f848 	bl	8000488 <__aeabi_dsub>
 80063f8:	e7c6      	b.n	8006388 <__kernel_sin+0xc8>
 80063fa:	bf00      	nop
 80063fc:	f3af 8000 	nop.w
 8006400:	55555549 	.word	0x55555549
 8006404:	3fc55555 	.word	0x3fc55555
 8006408:	3fe00000 	.word	0x3fe00000
 800640c:	5acfd57c 	.word	0x5acfd57c
 8006410:	3de5d93a 	.word	0x3de5d93a
 8006414:	8a2b9ceb 	.word	0x8a2b9ceb
 8006418:	3e5ae5e6 	.word	0x3e5ae5e6
 800641c:	57b1fe7d 	.word	0x57b1fe7d
 8006420:	3ec71de3 	.word	0x3ec71de3
 8006424:	19c161d5 	.word	0x19c161d5
 8006428:	3f2a01a0 	.word	0x3f2a01a0
 800642c:	1110f8a6 	.word	0x1110f8a6
 8006430:	3f811111 	.word	0x3f811111
 8006434:	00000000 	.word	0x00000000

08006438 <__ieee754_rem_pio2>:
 8006438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800643c:	ec57 6b10 	vmov	r6, r7, d0
 8006440:	4bc5      	ldr	r3, [pc, #788]	@ (8006758 <__ieee754_rem_pio2+0x320>)
 8006442:	b08d      	sub	sp, #52	@ 0x34
 8006444:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8006448:	4598      	cmp	r8, r3
 800644a:	4604      	mov	r4, r0
 800644c:	9704      	str	r7, [sp, #16]
 800644e:	d807      	bhi.n	8006460 <__ieee754_rem_pio2+0x28>
 8006450:	2200      	movs	r2, #0
 8006452:	2300      	movs	r3, #0
 8006454:	ed80 0b00 	vstr	d0, [r0]
 8006458:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800645c:	2500      	movs	r5, #0
 800645e:	e028      	b.n	80064b2 <__ieee754_rem_pio2+0x7a>
 8006460:	4bbe      	ldr	r3, [pc, #760]	@ (800675c <__ieee754_rem_pio2+0x324>)
 8006462:	4598      	cmp	r8, r3
 8006464:	d878      	bhi.n	8006558 <__ieee754_rem_pio2+0x120>
 8006466:	9b04      	ldr	r3, [sp, #16]
 8006468:	4dbd      	ldr	r5, [pc, #756]	@ (8006760 <__ieee754_rem_pio2+0x328>)
 800646a:	2b00      	cmp	r3, #0
 800646c:	4630      	mov	r0, r6
 800646e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8006720 <__ieee754_rem_pio2+0x2e8>)
 8006470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006474:	4639      	mov	r1, r7
 8006476:	dd38      	ble.n	80064ea <__ieee754_rem_pio2+0xb2>
 8006478:	f7fa f806 	bl	8000488 <__aeabi_dsub>
 800647c:	45a8      	cmp	r8, r5
 800647e:	4606      	mov	r6, r0
 8006480:	460f      	mov	r7, r1
 8006482:	d01a      	beq.n	80064ba <__ieee754_rem_pio2+0x82>
 8006484:	a3a8      	add	r3, pc, #672	@ (adr r3, 8006728 <__ieee754_rem_pio2+0x2f0>)
 8006486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648a:	f7f9 fffd 	bl	8000488 <__aeabi_dsub>
 800648e:	4602      	mov	r2, r0
 8006490:	460b      	mov	r3, r1
 8006492:	4680      	mov	r8, r0
 8006494:	4689      	mov	r9, r1
 8006496:	4630      	mov	r0, r6
 8006498:	4639      	mov	r1, r7
 800649a:	f7f9 fff5 	bl	8000488 <__aeabi_dsub>
 800649e:	a3a2      	add	r3, pc, #648	@ (adr r3, 8006728 <__ieee754_rem_pio2+0x2f0>)
 80064a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a4:	f7f9 fff0 	bl	8000488 <__aeabi_dsub>
 80064a8:	e9c4 8900 	strd	r8, r9, [r4]
 80064ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80064b0:	2501      	movs	r5, #1
 80064b2:	4628      	mov	r0, r5
 80064b4:	b00d      	add	sp, #52	@ 0x34
 80064b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ba:	a39d      	add	r3, pc, #628	@ (adr r3, 8006730 <__ieee754_rem_pio2+0x2f8>)
 80064bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064c0:	f7f9 ffe2 	bl	8000488 <__aeabi_dsub>
 80064c4:	a39c      	add	r3, pc, #624	@ (adr r3, 8006738 <__ieee754_rem_pio2+0x300>)
 80064c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ca:	4606      	mov	r6, r0
 80064cc:	460f      	mov	r7, r1
 80064ce:	f7f9 ffdb 	bl	8000488 <__aeabi_dsub>
 80064d2:	4602      	mov	r2, r0
 80064d4:	460b      	mov	r3, r1
 80064d6:	4680      	mov	r8, r0
 80064d8:	4689      	mov	r9, r1
 80064da:	4630      	mov	r0, r6
 80064dc:	4639      	mov	r1, r7
 80064de:	f7f9 ffd3 	bl	8000488 <__aeabi_dsub>
 80064e2:	a395      	add	r3, pc, #596	@ (adr r3, 8006738 <__ieee754_rem_pio2+0x300>)
 80064e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e8:	e7dc      	b.n	80064a4 <__ieee754_rem_pio2+0x6c>
 80064ea:	f7f9 ffcf 	bl	800048c <__adddf3>
 80064ee:	45a8      	cmp	r8, r5
 80064f0:	4606      	mov	r6, r0
 80064f2:	460f      	mov	r7, r1
 80064f4:	d018      	beq.n	8006528 <__ieee754_rem_pio2+0xf0>
 80064f6:	a38c      	add	r3, pc, #560	@ (adr r3, 8006728 <__ieee754_rem_pio2+0x2f0>)
 80064f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064fc:	f7f9 ffc6 	bl	800048c <__adddf3>
 8006500:	4602      	mov	r2, r0
 8006502:	460b      	mov	r3, r1
 8006504:	4680      	mov	r8, r0
 8006506:	4689      	mov	r9, r1
 8006508:	4630      	mov	r0, r6
 800650a:	4639      	mov	r1, r7
 800650c:	f7f9 ffbc 	bl	8000488 <__aeabi_dsub>
 8006510:	a385      	add	r3, pc, #532	@ (adr r3, 8006728 <__ieee754_rem_pio2+0x2f0>)
 8006512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006516:	f7f9 ffb9 	bl	800048c <__adddf3>
 800651a:	f04f 35ff 	mov.w	r5, #4294967295
 800651e:	e9c4 8900 	strd	r8, r9, [r4]
 8006522:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006526:	e7c4      	b.n	80064b2 <__ieee754_rem_pio2+0x7a>
 8006528:	a381      	add	r3, pc, #516	@ (adr r3, 8006730 <__ieee754_rem_pio2+0x2f8>)
 800652a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800652e:	f7f9 ffad 	bl	800048c <__adddf3>
 8006532:	a381      	add	r3, pc, #516	@ (adr r3, 8006738 <__ieee754_rem_pio2+0x300>)
 8006534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006538:	4606      	mov	r6, r0
 800653a:	460f      	mov	r7, r1
 800653c:	f7f9 ffa6 	bl	800048c <__adddf3>
 8006540:	4602      	mov	r2, r0
 8006542:	460b      	mov	r3, r1
 8006544:	4680      	mov	r8, r0
 8006546:	4689      	mov	r9, r1
 8006548:	4630      	mov	r0, r6
 800654a:	4639      	mov	r1, r7
 800654c:	f7f9 ff9c 	bl	8000488 <__aeabi_dsub>
 8006550:	a379      	add	r3, pc, #484	@ (adr r3, 8006738 <__ieee754_rem_pio2+0x300>)
 8006552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006556:	e7de      	b.n	8006516 <__ieee754_rem_pio2+0xde>
 8006558:	4b82      	ldr	r3, [pc, #520]	@ (8006764 <__ieee754_rem_pio2+0x32c>)
 800655a:	4598      	cmp	r8, r3
 800655c:	f200 80d1 	bhi.w	8006702 <__ieee754_rem_pio2+0x2ca>
 8006560:	f000 f966 	bl	8006830 <fabs>
 8006564:	ec57 6b10 	vmov	r6, r7, d0
 8006568:	a375      	add	r3, pc, #468	@ (adr r3, 8006740 <__ieee754_rem_pio2+0x308>)
 800656a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656e:	4630      	mov	r0, r6
 8006570:	4639      	mov	r1, r7
 8006572:	f7f9 fe5b 	bl	800022c <__aeabi_dmul>
 8006576:	4b7c      	ldr	r3, [pc, #496]	@ (8006768 <__ieee754_rem_pio2+0x330>)
 8006578:	2200      	movs	r2, #0
 800657a:	f7f9 ff87 	bl	800048c <__adddf3>
 800657e:	f7fa f9c3 	bl	8000908 <__aeabi_d2iz>
 8006582:	4605      	mov	r5, r0
 8006584:	f7fa f8ce 	bl	8000724 <__aeabi_i2d>
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006590:	a363      	add	r3, pc, #396	@ (adr r3, 8006720 <__ieee754_rem_pio2+0x2e8>)
 8006592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006596:	f7f9 fe49 	bl	800022c <__aeabi_dmul>
 800659a:	4602      	mov	r2, r0
 800659c:	460b      	mov	r3, r1
 800659e:	4630      	mov	r0, r6
 80065a0:	4639      	mov	r1, r7
 80065a2:	f7f9 ff71 	bl	8000488 <__aeabi_dsub>
 80065a6:	a360      	add	r3, pc, #384	@ (adr r3, 8006728 <__ieee754_rem_pio2+0x2f0>)
 80065a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ac:	4682      	mov	sl, r0
 80065ae:	468b      	mov	fp, r1
 80065b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065b4:	f7f9 fe3a 	bl	800022c <__aeabi_dmul>
 80065b8:	2d1f      	cmp	r5, #31
 80065ba:	4606      	mov	r6, r0
 80065bc:	460f      	mov	r7, r1
 80065be:	dc0c      	bgt.n	80065da <__ieee754_rem_pio2+0x1a2>
 80065c0:	4b6a      	ldr	r3, [pc, #424]	@ (800676c <__ieee754_rem_pio2+0x334>)
 80065c2:	1e6a      	subs	r2, r5, #1
 80065c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065c8:	4543      	cmp	r3, r8
 80065ca:	d006      	beq.n	80065da <__ieee754_rem_pio2+0x1a2>
 80065cc:	4632      	mov	r2, r6
 80065ce:	463b      	mov	r3, r7
 80065d0:	4650      	mov	r0, sl
 80065d2:	4659      	mov	r1, fp
 80065d4:	f7f9 ff58 	bl	8000488 <__aeabi_dsub>
 80065d8:	e00e      	b.n	80065f8 <__ieee754_rem_pio2+0x1c0>
 80065da:	463b      	mov	r3, r7
 80065dc:	4632      	mov	r2, r6
 80065de:	4650      	mov	r0, sl
 80065e0:	4659      	mov	r1, fp
 80065e2:	f7f9 ff51 	bl	8000488 <__aeabi_dsub>
 80065e6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80065ea:	9305      	str	r3, [sp, #20]
 80065ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80065f0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 80065f4:	2b10      	cmp	r3, #16
 80065f6:	dc02      	bgt.n	80065fe <__ieee754_rem_pio2+0x1c6>
 80065f8:	e9c4 0100 	strd	r0, r1, [r4]
 80065fc:	e039      	b.n	8006672 <__ieee754_rem_pio2+0x23a>
 80065fe:	a34c      	add	r3, pc, #304	@ (adr r3, 8006730 <__ieee754_rem_pio2+0x2f8>)
 8006600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006604:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006608:	f7f9 fe10 	bl	800022c <__aeabi_dmul>
 800660c:	4606      	mov	r6, r0
 800660e:	460f      	mov	r7, r1
 8006610:	4602      	mov	r2, r0
 8006612:	460b      	mov	r3, r1
 8006614:	4650      	mov	r0, sl
 8006616:	4659      	mov	r1, fp
 8006618:	f7f9 ff36 	bl	8000488 <__aeabi_dsub>
 800661c:	4602      	mov	r2, r0
 800661e:	460b      	mov	r3, r1
 8006620:	4680      	mov	r8, r0
 8006622:	4689      	mov	r9, r1
 8006624:	4650      	mov	r0, sl
 8006626:	4659      	mov	r1, fp
 8006628:	f7f9 ff2e 	bl	8000488 <__aeabi_dsub>
 800662c:	4632      	mov	r2, r6
 800662e:	463b      	mov	r3, r7
 8006630:	f7f9 ff2a 	bl	8000488 <__aeabi_dsub>
 8006634:	a340      	add	r3, pc, #256	@ (adr r3, 8006738 <__ieee754_rem_pio2+0x300>)
 8006636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663a:	4606      	mov	r6, r0
 800663c:	460f      	mov	r7, r1
 800663e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006642:	f7f9 fdf3 	bl	800022c <__aeabi_dmul>
 8006646:	4632      	mov	r2, r6
 8006648:	463b      	mov	r3, r7
 800664a:	f7f9 ff1d 	bl	8000488 <__aeabi_dsub>
 800664e:	4602      	mov	r2, r0
 8006650:	460b      	mov	r3, r1
 8006652:	4606      	mov	r6, r0
 8006654:	460f      	mov	r7, r1
 8006656:	4640      	mov	r0, r8
 8006658:	4649      	mov	r1, r9
 800665a:	f7f9 ff15 	bl	8000488 <__aeabi_dsub>
 800665e:	9a05      	ldr	r2, [sp, #20]
 8006660:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	2b31      	cmp	r3, #49	@ 0x31
 8006668:	dc20      	bgt.n	80066ac <__ieee754_rem_pio2+0x274>
 800666a:	e9c4 0100 	strd	r0, r1, [r4]
 800666e:	46c2      	mov	sl, r8
 8006670:	46cb      	mov	fp, r9
 8006672:	e9d4 8900 	ldrd	r8, r9, [r4]
 8006676:	4650      	mov	r0, sl
 8006678:	4642      	mov	r2, r8
 800667a:	464b      	mov	r3, r9
 800667c:	4659      	mov	r1, fp
 800667e:	f7f9 ff03 	bl	8000488 <__aeabi_dsub>
 8006682:	463b      	mov	r3, r7
 8006684:	4632      	mov	r2, r6
 8006686:	f7f9 feff 	bl	8000488 <__aeabi_dsub>
 800668a:	9b04      	ldr	r3, [sp, #16]
 800668c:	2b00      	cmp	r3, #0
 800668e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006692:	f6bf af0e 	bge.w	80064b2 <__ieee754_rem_pio2+0x7a>
 8006696:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800669a:	6063      	str	r3, [r4, #4]
 800669c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80066a0:	f8c4 8000 	str.w	r8, [r4]
 80066a4:	60a0      	str	r0, [r4, #8]
 80066a6:	60e3      	str	r3, [r4, #12]
 80066a8:	426d      	negs	r5, r5
 80066aa:	e702      	b.n	80064b2 <__ieee754_rem_pio2+0x7a>
 80066ac:	a326      	add	r3, pc, #152	@ (adr r3, 8006748 <__ieee754_rem_pio2+0x310>)
 80066ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066b6:	f7f9 fdb9 	bl	800022c <__aeabi_dmul>
 80066ba:	4606      	mov	r6, r0
 80066bc:	460f      	mov	r7, r1
 80066be:	4602      	mov	r2, r0
 80066c0:	460b      	mov	r3, r1
 80066c2:	4640      	mov	r0, r8
 80066c4:	4649      	mov	r1, r9
 80066c6:	f7f9 fedf 	bl	8000488 <__aeabi_dsub>
 80066ca:	4602      	mov	r2, r0
 80066cc:	460b      	mov	r3, r1
 80066ce:	4682      	mov	sl, r0
 80066d0:	468b      	mov	fp, r1
 80066d2:	4640      	mov	r0, r8
 80066d4:	4649      	mov	r1, r9
 80066d6:	f7f9 fed7 	bl	8000488 <__aeabi_dsub>
 80066da:	4632      	mov	r2, r6
 80066dc:	463b      	mov	r3, r7
 80066de:	f7f9 fed3 	bl	8000488 <__aeabi_dsub>
 80066e2:	a31b      	add	r3, pc, #108	@ (adr r3, 8006750 <__ieee754_rem_pio2+0x318>)
 80066e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e8:	4606      	mov	r6, r0
 80066ea:	460f      	mov	r7, r1
 80066ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066f0:	f7f9 fd9c 	bl	800022c <__aeabi_dmul>
 80066f4:	4632      	mov	r2, r6
 80066f6:	463b      	mov	r3, r7
 80066f8:	f7f9 fec6 	bl	8000488 <__aeabi_dsub>
 80066fc:	4606      	mov	r6, r0
 80066fe:	460f      	mov	r7, r1
 8006700:	e764      	b.n	80065cc <__ieee754_rem_pio2+0x194>
 8006702:	4b1b      	ldr	r3, [pc, #108]	@ (8006770 <__ieee754_rem_pio2+0x338>)
 8006704:	4598      	cmp	r8, r3
 8006706:	d935      	bls.n	8006774 <__ieee754_rem_pio2+0x33c>
 8006708:	4632      	mov	r2, r6
 800670a:	463b      	mov	r3, r7
 800670c:	4630      	mov	r0, r6
 800670e:	4639      	mov	r1, r7
 8006710:	f7f9 feba 	bl	8000488 <__aeabi_dsub>
 8006714:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006718:	e9c4 0100 	strd	r0, r1, [r4]
 800671c:	e69e      	b.n	800645c <__ieee754_rem_pio2+0x24>
 800671e:	bf00      	nop
 8006720:	54400000 	.word	0x54400000
 8006724:	3ff921fb 	.word	0x3ff921fb
 8006728:	1a626331 	.word	0x1a626331
 800672c:	3dd0b461 	.word	0x3dd0b461
 8006730:	1a600000 	.word	0x1a600000
 8006734:	3dd0b461 	.word	0x3dd0b461
 8006738:	2e037073 	.word	0x2e037073
 800673c:	3ba3198a 	.word	0x3ba3198a
 8006740:	6dc9c883 	.word	0x6dc9c883
 8006744:	3fe45f30 	.word	0x3fe45f30
 8006748:	2e000000 	.word	0x2e000000
 800674c:	3ba3198a 	.word	0x3ba3198a
 8006750:	252049c1 	.word	0x252049c1
 8006754:	397b839a 	.word	0x397b839a
 8006758:	3fe921fb 	.word	0x3fe921fb
 800675c:	4002d97b 	.word	0x4002d97b
 8006760:	3ff921fb 	.word	0x3ff921fb
 8006764:	413921fb 	.word	0x413921fb
 8006768:	3fe00000 	.word	0x3fe00000
 800676c:	08007c2c 	.word	0x08007c2c
 8006770:	7fefffff 	.word	0x7fefffff
 8006774:	ea4f 5528 	mov.w	r5, r8, asr #20
 8006778:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800677c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8006780:	4630      	mov	r0, r6
 8006782:	460f      	mov	r7, r1
 8006784:	f7fa f8c0 	bl	8000908 <__aeabi_d2iz>
 8006788:	f7f9 ffcc 	bl	8000724 <__aeabi_i2d>
 800678c:	4602      	mov	r2, r0
 800678e:	460b      	mov	r3, r1
 8006790:	4630      	mov	r0, r6
 8006792:	4639      	mov	r1, r7
 8006794:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006798:	f7f9 fe76 	bl	8000488 <__aeabi_dsub>
 800679c:	4b22      	ldr	r3, [pc, #136]	@ (8006828 <__ieee754_rem_pio2+0x3f0>)
 800679e:	2200      	movs	r2, #0
 80067a0:	f7f9 fd44 	bl	800022c <__aeabi_dmul>
 80067a4:	460f      	mov	r7, r1
 80067a6:	4606      	mov	r6, r0
 80067a8:	f7fa f8ae 	bl	8000908 <__aeabi_d2iz>
 80067ac:	f7f9 ffba 	bl	8000724 <__aeabi_i2d>
 80067b0:	4602      	mov	r2, r0
 80067b2:	460b      	mov	r3, r1
 80067b4:	4630      	mov	r0, r6
 80067b6:	4639      	mov	r1, r7
 80067b8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80067bc:	f7f9 fe64 	bl	8000488 <__aeabi_dsub>
 80067c0:	4b19      	ldr	r3, [pc, #100]	@ (8006828 <__ieee754_rem_pio2+0x3f0>)
 80067c2:	2200      	movs	r2, #0
 80067c4:	f7f9 fd32 	bl	800022c <__aeabi_dmul>
 80067c8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 80067cc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 80067d0:	f04f 0803 	mov.w	r8, #3
 80067d4:	2600      	movs	r6, #0
 80067d6:	2700      	movs	r7, #0
 80067d8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80067dc:	4632      	mov	r2, r6
 80067de:	463b      	mov	r3, r7
 80067e0:	46c2      	mov	sl, r8
 80067e2:	f108 38ff 	add.w	r8, r8, #4294967295
 80067e6:	f7fa f85d 	bl	80008a4 <__aeabi_dcmpeq>
 80067ea:	2800      	cmp	r0, #0
 80067ec:	d1f4      	bne.n	80067d8 <__ieee754_rem_pio2+0x3a0>
 80067ee:	4b0f      	ldr	r3, [pc, #60]	@ (800682c <__ieee754_rem_pio2+0x3f4>)
 80067f0:	9301      	str	r3, [sp, #4]
 80067f2:	2302      	movs	r3, #2
 80067f4:	9300      	str	r3, [sp, #0]
 80067f6:	462a      	mov	r2, r5
 80067f8:	4653      	mov	r3, sl
 80067fa:	4621      	mov	r1, r4
 80067fc:	a806      	add	r0, sp, #24
 80067fe:	f000 f81f 	bl	8006840 <__kernel_rem_pio2>
 8006802:	9b04      	ldr	r3, [sp, #16]
 8006804:	2b00      	cmp	r3, #0
 8006806:	4605      	mov	r5, r0
 8006808:	f6bf ae53 	bge.w	80064b2 <__ieee754_rem_pio2+0x7a>
 800680c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8006810:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006814:	e9c4 2300 	strd	r2, r3, [r4]
 8006818:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800681c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006820:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8006824:	e740      	b.n	80066a8 <__ieee754_rem_pio2+0x270>
 8006826:	bf00      	nop
 8006828:	41700000 	.word	0x41700000
 800682c:	08007cac 	.word	0x08007cac

08006830 <fabs>:
 8006830:	ec51 0b10 	vmov	r0, r1, d0
 8006834:	4602      	mov	r2, r0
 8006836:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800683a:	ec43 2b10 	vmov	d0, r2, r3
 800683e:	4770      	bx	lr

08006840 <__kernel_rem_pio2>:
 8006840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006844:	ed2d 8b02 	vpush	{d8}
 8006848:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800684c:	f112 0f14 	cmn.w	r2, #20
 8006850:	9306      	str	r3, [sp, #24]
 8006852:	9104      	str	r1, [sp, #16]
 8006854:	4bc2      	ldr	r3, [pc, #776]	@ (8006b60 <__kernel_rem_pio2+0x320>)
 8006856:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8006858:	9008      	str	r0, [sp, #32]
 800685a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800685e:	9300      	str	r3, [sp, #0]
 8006860:	9b06      	ldr	r3, [sp, #24]
 8006862:	f103 33ff 	add.w	r3, r3, #4294967295
 8006866:	bfa8      	it	ge
 8006868:	1ed4      	subge	r4, r2, #3
 800686a:	9305      	str	r3, [sp, #20]
 800686c:	bfb2      	itee	lt
 800686e:	2400      	movlt	r4, #0
 8006870:	2318      	movge	r3, #24
 8006872:	fb94 f4f3 	sdivge	r4, r4, r3
 8006876:	f06f 0317 	mvn.w	r3, #23
 800687a:	fb04 3303 	mla	r3, r4, r3, r3
 800687e:	eb03 0b02 	add.w	fp, r3, r2
 8006882:	9b00      	ldr	r3, [sp, #0]
 8006884:	9a05      	ldr	r2, [sp, #20]
 8006886:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8006b50 <__kernel_rem_pio2+0x310>
 800688a:	eb03 0802 	add.w	r8, r3, r2
 800688e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8006890:	1aa7      	subs	r7, r4, r2
 8006892:	ae20      	add	r6, sp, #128	@ 0x80
 8006894:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8006898:	2500      	movs	r5, #0
 800689a:	4545      	cmp	r5, r8
 800689c:	dd12      	ble.n	80068c4 <__kernel_rem_pio2+0x84>
 800689e:	9b06      	ldr	r3, [sp, #24]
 80068a0:	aa20      	add	r2, sp, #128	@ 0x80
 80068a2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80068a6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 80068aa:	2700      	movs	r7, #0
 80068ac:	9b00      	ldr	r3, [sp, #0]
 80068ae:	429f      	cmp	r7, r3
 80068b0:	dc2e      	bgt.n	8006910 <__kernel_rem_pio2+0xd0>
 80068b2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8006b50 <__kernel_rem_pio2+0x310>
 80068b6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80068ba:	ed8d 7b02 	vstr	d7, [sp, #8]
 80068be:	46a8      	mov	r8, r5
 80068c0:	2600      	movs	r6, #0
 80068c2:	e01b      	b.n	80068fc <__kernel_rem_pio2+0xbc>
 80068c4:	42ef      	cmn	r7, r5
 80068c6:	d407      	bmi.n	80068d8 <__kernel_rem_pio2+0x98>
 80068c8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80068cc:	f7f9 ff2a 	bl	8000724 <__aeabi_i2d>
 80068d0:	e8e6 0102 	strd	r0, r1, [r6], #8
 80068d4:	3501      	adds	r5, #1
 80068d6:	e7e0      	b.n	800689a <__kernel_rem_pio2+0x5a>
 80068d8:	ec51 0b18 	vmov	r0, r1, d8
 80068dc:	e7f8      	b.n	80068d0 <__kernel_rem_pio2+0x90>
 80068de:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 80068e2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80068e6:	f7f9 fca1 	bl	800022c <__aeabi_dmul>
 80068ea:	4602      	mov	r2, r0
 80068ec:	460b      	mov	r3, r1
 80068ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068f2:	f7f9 fdcb 	bl	800048c <__adddf3>
 80068f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068fa:	3601      	adds	r6, #1
 80068fc:	9b05      	ldr	r3, [sp, #20]
 80068fe:	429e      	cmp	r6, r3
 8006900:	dded      	ble.n	80068de <__kernel_rem_pio2+0x9e>
 8006902:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006906:	3701      	adds	r7, #1
 8006908:	ecaa 7b02 	vstmia	sl!, {d7}
 800690c:	3508      	adds	r5, #8
 800690e:	e7cd      	b.n	80068ac <__kernel_rem_pio2+0x6c>
 8006910:	9b00      	ldr	r3, [sp, #0]
 8006912:	f8dd 8000 	ldr.w	r8, [sp]
 8006916:	aa0c      	add	r2, sp, #48	@ 0x30
 8006918:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800691c:	930a      	str	r3, [sp, #40]	@ 0x28
 800691e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8006920:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006924:	9309      	str	r3, [sp, #36]	@ 0x24
 8006926:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800692a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800692c:	ab98      	add	r3, sp, #608	@ 0x260
 800692e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006932:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8006936:	ed8d 7b02 	vstr	d7, [sp, #8]
 800693a:	ac0c      	add	r4, sp, #48	@ 0x30
 800693c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800693e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8006942:	46a1      	mov	r9, r4
 8006944:	46c2      	mov	sl, r8
 8006946:	f1ba 0f00 	cmp.w	sl, #0
 800694a:	dc77      	bgt.n	8006a3c <__kernel_rem_pio2+0x1fc>
 800694c:	4658      	mov	r0, fp
 800694e:	ed9d 0b02 	vldr	d0, [sp, #8]
 8006952:	f000 fac5 	bl	8006ee0 <scalbn>
 8006956:	ec57 6b10 	vmov	r6, r7, d0
 800695a:	2200      	movs	r2, #0
 800695c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8006960:	4630      	mov	r0, r6
 8006962:	4639      	mov	r1, r7
 8006964:	f7f9 fc62 	bl	800022c <__aeabi_dmul>
 8006968:	ec41 0b10 	vmov	d0, r0, r1
 800696c:	f000 fb34 	bl	8006fd8 <floor>
 8006970:	4b7c      	ldr	r3, [pc, #496]	@ (8006b64 <__kernel_rem_pio2+0x324>)
 8006972:	ec51 0b10 	vmov	r0, r1, d0
 8006976:	2200      	movs	r2, #0
 8006978:	f7f9 fc58 	bl	800022c <__aeabi_dmul>
 800697c:	4602      	mov	r2, r0
 800697e:	460b      	mov	r3, r1
 8006980:	4630      	mov	r0, r6
 8006982:	4639      	mov	r1, r7
 8006984:	f7f9 fd80 	bl	8000488 <__aeabi_dsub>
 8006988:	460f      	mov	r7, r1
 800698a:	4606      	mov	r6, r0
 800698c:	f7f9 ffbc 	bl	8000908 <__aeabi_d2iz>
 8006990:	9002      	str	r0, [sp, #8]
 8006992:	f7f9 fec7 	bl	8000724 <__aeabi_i2d>
 8006996:	4602      	mov	r2, r0
 8006998:	460b      	mov	r3, r1
 800699a:	4630      	mov	r0, r6
 800699c:	4639      	mov	r1, r7
 800699e:	f7f9 fd73 	bl	8000488 <__aeabi_dsub>
 80069a2:	f1bb 0f00 	cmp.w	fp, #0
 80069a6:	4606      	mov	r6, r0
 80069a8:	460f      	mov	r7, r1
 80069aa:	dd6c      	ble.n	8006a86 <__kernel_rem_pio2+0x246>
 80069ac:	f108 31ff 	add.w	r1, r8, #4294967295
 80069b0:	ab0c      	add	r3, sp, #48	@ 0x30
 80069b2:	9d02      	ldr	r5, [sp, #8]
 80069b4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80069b8:	f1cb 0018 	rsb	r0, fp, #24
 80069bc:	fa43 f200 	asr.w	r2, r3, r0
 80069c0:	4415      	add	r5, r2
 80069c2:	4082      	lsls	r2, r0
 80069c4:	1a9b      	subs	r3, r3, r2
 80069c6:	aa0c      	add	r2, sp, #48	@ 0x30
 80069c8:	9502      	str	r5, [sp, #8]
 80069ca:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80069ce:	f1cb 0217 	rsb	r2, fp, #23
 80069d2:	fa43 f902 	asr.w	r9, r3, r2
 80069d6:	f1b9 0f00 	cmp.w	r9, #0
 80069da:	dd64      	ble.n	8006aa6 <__kernel_rem_pio2+0x266>
 80069dc:	9b02      	ldr	r3, [sp, #8]
 80069de:	2200      	movs	r2, #0
 80069e0:	3301      	adds	r3, #1
 80069e2:	9302      	str	r3, [sp, #8]
 80069e4:	4615      	mov	r5, r2
 80069e6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 80069ea:	4590      	cmp	r8, r2
 80069ec:	f300 80a1 	bgt.w	8006b32 <__kernel_rem_pio2+0x2f2>
 80069f0:	f1bb 0f00 	cmp.w	fp, #0
 80069f4:	dd07      	ble.n	8006a06 <__kernel_rem_pio2+0x1c6>
 80069f6:	f1bb 0f01 	cmp.w	fp, #1
 80069fa:	f000 80c1 	beq.w	8006b80 <__kernel_rem_pio2+0x340>
 80069fe:	f1bb 0f02 	cmp.w	fp, #2
 8006a02:	f000 80c8 	beq.w	8006b96 <__kernel_rem_pio2+0x356>
 8006a06:	f1b9 0f02 	cmp.w	r9, #2
 8006a0a:	d14c      	bne.n	8006aa6 <__kernel_rem_pio2+0x266>
 8006a0c:	4632      	mov	r2, r6
 8006a0e:	463b      	mov	r3, r7
 8006a10:	4955      	ldr	r1, [pc, #340]	@ (8006b68 <__kernel_rem_pio2+0x328>)
 8006a12:	2000      	movs	r0, #0
 8006a14:	f7f9 fd38 	bl	8000488 <__aeabi_dsub>
 8006a18:	4606      	mov	r6, r0
 8006a1a:	460f      	mov	r7, r1
 8006a1c:	2d00      	cmp	r5, #0
 8006a1e:	d042      	beq.n	8006aa6 <__kernel_rem_pio2+0x266>
 8006a20:	4658      	mov	r0, fp
 8006a22:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8006b58 <__kernel_rem_pio2+0x318>
 8006a26:	f000 fa5b 	bl	8006ee0 <scalbn>
 8006a2a:	4630      	mov	r0, r6
 8006a2c:	4639      	mov	r1, r7
 8006a2e:	ec53 2b10 	vmov	r2, r3, d0
 8006a32:	f7f9 fd29 	bl	8000488 <__aeabi_dsub>
 8006a36:	4606      	mov	r6, r0
 8006a38:	460f      	mov	r7, r1
 8006a3a:	e034      	b.n	8006aa6 <__kernel_rem_pio2+0x266>
 8006a3c:	4b4b      	ldr	r3, [pc, #300]	@ (8006b6c <__kernel_rem_pio2+0x32c>)
 8006a3e:	2200      	movs	r2, #0
 8006a40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a44:	f7f9 fbf2 	bl	800022c <__aeabi_dmul>
 8006a48:	f7f9 ff5e 	bl	8000908 <__aeabi_d2iz>
 8006a4c:	f7f9 fe6a 	bl	8000724 <__aeabi_i2d>
 8006a50:	4b47      	ldr	r3, [pc, #284]	@ (8006b70 <__kernel_rem_pio2+0x330>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	4606      	mov	r6, r0
 8006a56:	460f      	mov	r7, r1
 8006a58:	f7f9 fbe8 	bl	800022c <__aeabi_dmul>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	460b      	mov	r3, r1
 8006a60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a64:	f7f9 fd10 	bl	8000488 <__aeabi_dsub>
 8006a68:	f7f9 ff4e 	bl	8000908 <__aeabi_d2iz>
 8006a6c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8006a70:	f849 0b04 	str.w	r0, [r9], #4
 8006a74:	4639      	mov	r1, r7
 8006a76:	4630      	mov	r0, r6
 8006a78:	f7f9 fd08 	bl	800048c <__adddf3>
 8006a7c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a84:	e75f      	b.n	8006946 <__kernel_rem_pio2+0x106>
 8006a86:	d107      	bne.n	8006a98 <__kernel_rem_pio2+0x258>
 8006a88:	f108 33ff 	add.w	r3, r8, #4294967295
 8006a8c:	aa0c      	add	r2, sp, #48	@ 0x30
 8006a8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a92:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8006a96:	e79e      	b.n	80069d6 <__kernel_rem_pio2+0x196>
 8006a98:	4b36      	ldr	r3, [pc, #216]	@ (8006b74 <__kernel_rem_pio2+0x334>)
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f7f9 ff20 	bl	80008e0 <__aeabi_dcmpge>
 8006aa0:	2800      	cmp	r0, #0
 8006aa2:	d143      	bne.n	8006b2c <__kernel_rem_pio2+0x2ec>
 8006aa4:	4681      	mov	r9, r0
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	4630      	mov	r0, r6
 8006aac:	4639      	mov	r1, r7
 8006aae:	f7f9 fef9 	bl	80008a4 <__aeabi_dcmpeq>
 8006ab2:	2800      	cmp	r0, #0
 8006ab4:	f000 80c1 	beq.w	8006c3a <__kernel_rem_pio2+0x3fa>
 8006ab8:	f108 33ff 	add.w	r3, r8, #4294967295
 8006abc:	2200      	movs	r2, #0
 8006abe:	9900      	ldr	r1, [sp, #0]
 8006ac0:	428b      	cmp	r3, r1
 8006ac2:	da70      	bge.n	8006ba6 <__kernel_rem_pio2+0x366>
 8006ac4:	2a00      	cmp	r2, #0
 8006ac6:	f000 808b 	beq.w	8006be0 <__kernel_rem_pio2+0x3a0>
 8006aca:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ace:	ab0c      	add	r3, sp, #48	@ 0x30
 8006ad0:	f1ab 0b18 	sub.w	fp, fp, #24
 8006ad4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d0f6      	beq.n	8006aca <__kernel_rem_pio2+0x28a>
 8006adc:	4658      	mov	r0, fp
 8006ade:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8006b58 <__kernel_rem_pio2+0x318>
 8006ae2:	f000 f9fd 	bl	8006ee0 <scalbn>
 8006ae6:	f108 0301 	add.w	r3, r8, #1
 8006aea:	00da      	lsls	r2, r3, #3
 8006aec:	9205      	str	r2, [sp, #20]
 8006aee:	ec55 4b10 	vmov	r4, r5, d0
 8006af2:	aa70      	add	r2, sp, #448	@ 0x1c0
 8006af4:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8006b6c <__kernel_rem_pio2+0x32c>
 8006af8:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8006afc:	4646      	mov	r6, r8
 8006afe:	f04f 0a00 	mov.w	sl, #0
 8006b02:	2e00      	cmp	r6, #0
 8006b04:	f280 80d1 	bge.w	8006caa <__kernel_rem_pio2+0x46a>
 8006b08:	4644      	mov	r4, r8
 8006b0a:	2c00      	cmp	r4, #0
 8006b0c:	f2c0 80ff 	blt.w	8006d0e <__kernel_rem_pio2+0x4ce>
 8006b10:	4b19      	ldr	r3, [pc, #100]	@ (8006b78 <__kernel_rem_pio2+0x338>)
 8006b12:	461f      	mov	r7, r3
 8006b14:	ab70      	add	r3, sp, #448	@ 0x1c0
 8006b16:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006b1a:	9306      	str	r3, [sp, #24]
 8006b1c:	f04f 0a00 	mov.w	sl, #0
 8006b20:	f04f 0b00 	mov.w	fp, #0
 8006b24:	2600      	movs	r6, #0
 8006b26:	eba8 0504 	sub.w	r5, r8, r4
 8006b2a:	e0e4      	b.n	8006cf6 <__kernel_rem_pio2+0x4b6>
 8006b2c:	f04f 0902 	mov.w	r9, #2
 8006b30:	e754      	b.n	80069dc <__kernel_rem_pio2+0x19c>
 8006b32:	f854 3b04 	ldr.w	r3, [r4], #4
 8006b36:	bb0d      	cbnz	r5, 8006b7c <__kernel_rem_pio2+0x33c>
 8006b38:	b123      	cbz	r3, 8006b44 <__kernel_rem_pio2+0x304>
 8006b3a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8006b3e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006b42:	2301      	movs	r3, #1
 8006b44:	3201      	adds	r2, #1
 8006b46:	461d      	mov	r5, r3
 8006b48:	e74f      	b.n	80069ea <__kernel_rem_pio2+0x1aa>
 8006b4a:	bf00      	nop
 8006b4c:	f3af 8000 	nop.w
	...
 8006b5c:	3ff00000 	.word	0x3ff00000
 8006b60:	08007df8 	.word	0x08007df8
 8006b64:	40200000 	.word	0x40200000
 8006b68:	3ff00000 	.word	0x3ff00000
 8006b6c:	3e700000 	.word	0x3e700000
 8006b70:	41700000 	.word	0x41700000
 8006b74:	3fe00000 	.word	0x3fe00000
 8006b78:	08007db8 	.word	0x08007db8
 8006b7c:	1acb      	subs	r3, r1, r3
 8006b7e:	e7de      	b.n	8006b3e <__kernel_rem_pio2+0x2fe>
 8006b80:	f108 32ff 	add.w	r2, r8, #4294967295
 8006b84:	ab0c      	add	r3, sp, #48	@ 0x30
 8006b86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b8a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006b8e:	a90c      	add	r1, sp, #48	@ 0x30
 8006b90:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006b94:	e737      	b.n	8006a06 <__kernel_rem_pio2+0x1c6>
 8006b96:	f108 32ff 	add.w	r2, r8, #4294967295
 8006b9a:	ab0c      	add	r3, sp, #48	@ 0x30
 8006b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ba0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006ba4:	e7f3      	b.n	8006b8e <__kernel_rem_pio2+0x34e>
 8006ba6:	a90c      	add	r1, sp, #48	@ 0x30
 8006ba8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006bac:	3b01      	subs	r3, #1
 8006bae:	430a      	orrs	r2, r1
 8006bb0:	e785      	b.n	8006abe <__kernel_rem_pio2+0x27e>
 8006bb2:	3401      	adds	r4, #1
 8006bb4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006bb8:	2a00      	cmp	r2, #0
 8006bba:	d0fa      	beq.n	8006bb2 <__kernel_rem_pio2+0x372>
 8006bbc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bbe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006bc2:	eb0d 0503 	add.w	r5, sp, r3
 8006bc6:	9b06      	ldr	r3, [sp, #24]
 8006bc8:	aa20      	add	r2, sp, #128	@ 0x80
 8006bca:	4443      	add	r3, r8
 8006bcc:	f108 0701 	add.w	r7, r8, #1
 8006bd0:	3d98      	subs	r5, #152	@ 0x98
 8006bd2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8006bd6:	4444      	add	r4, r8
 8006bd8:	42bc      	cmp	r4, r7
 8006bda:	da04      	bge.n	8006be6 <__kernel_rem_pio2+0x3a6>
 8006bdc:	46a0      	mov	r8, r4
 8006bde:	e6a2      	b.n	8006926 <__kernel_rem_pio2+0xe6>
 8006be0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006be2:	2401      	movs	r4, #1
 8006be4:	e7e6      	b.n	8006bb4 <__kernel_rem_pio2+0x374>
 8006be6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006be8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8006bec:	f7f9 fd9a 	bl	8000724 <__aeabi_i2d>
 8006bf0:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8006eb0 <__kernel_rem_pio2+0x670>
 8006bf4:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006bf8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006bfc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c00:	46b2      	mov	sl, r6
 8006c02:	f04f 0800 	mov.w	r8, #0
 8006c06:	9b05      	ldr	r3, [sp, #20]
 8006c08:	4598      	cmp	r8, r3
 8006c0a:	dd05      	ble.n	8006c18 <__kernel_rem_pio2+0x3d8>
 8006c0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c10:	3701      	adds	r7, #1
 8006c12:	eca5 7b02 	vstmia	r5!, {d7}
 8006c16:	e7df      	b.n	8006bd8 <__kernel_rem_pio2+0x398>
 8006c18:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8006c1c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8006c20:	f7f9 fb04 	bl	800022c <__aeabi_dmul>
 8006c24:	4602      	mov	r2, r0
 8006c26:	460b      	mov	r3, r1
 8006c28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c2c:	f7f9 fc2e 	bl	800048c <__adddf3>
 8006c30:	f108 0801 	add.w	r8, r8, #1
 8006c34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c38:	e7e5      	b.n	8006c06 <__kernel_rem_pio2+0x3c6>
 8006c3a:	f1cb 0000 	rsb	r0, fp, #0
 8006c3e:	ec47 6b10 	vmov	d0, r6, r7
 8006c42:	f000 f94d 	bl	8006ee0 <scalbn>
 8006c46:	ec55 4b10 	vmov	r4, r5, d0
 8006c4a:	4b9b      	ldr	r3, [pc, #620]	@ (8006eb8 <__kernel_rem_pio2+0x678>)
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	4620      	mov	r0, r4
 8006c50:	4629      	mov	r1, r5
 8006c52:	f7f9 fe45 	bl	80008e0 <__aeabi_dcmpge>
 8006c56:	b300      	cbz	r0, 8006c9a <__kernel_rem_pio2+0x45a>
 8006c58:	4b98      	ldr	r3, [pc, #608]	@ (8006ebc <__kernel_rem_pio2+0x67c>)
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	4620      	mov	r0, r4
 8006c5e:	4629      	mov	r1, r5
 8006c60:	f7f9 fae4 	bl	800022c <__aeabi_dmul>
 8006c64:	f7f9 fe50 	bl	8000908 <__aeabi_d2iz>
 8006c68:	4606      	mov	r6, r0
 8006c6a:	f7f9 fd5b 	bl	8000724 <__aeabi_i2d>
 8006c6e:	4b92      	ldr	r3, [pc, #584]	@ (8006eb8 <__kernel_rem_pio2+0x678>)
 8006c70:	2200      	movs	r2, #0
 8006c72:	f7f9 fadb 	bl	800022c <__aeabi_dmul>
 8006c76:	460b      	mov	r3, r1
 8006c78:	4602      	mov	r2, r0
 8006c7a:	4629      	mov	r1, r5
 8006c7c:	4620      	mov	r0, r4
 8006c7e:	f7f9 fc03 	bl	8000488 <__aeabi_dsub>
 8006c82:	f7f9 fe41 	bl	8000908 <__aeabi_d2iz>
 8006c86:	ab0c      	add	r3, sp, #48	@ 0x30
 8006c88:	f10b 0b18 	add.w	fp, fp, #24
 8006c8c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8006c90:	f108 0801 	add.w	r8, r8, #1
 8006c94:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8006c98:	e720      	b.n	8006adc <__kernel_rem_pio2+0x29c>
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	4629      	mov	r1, r5
 8006c9e:	f7f9 fe33 	bl	8000908 <__aeabi_d2iz>
 8006ca2:	ab0c      	add	r3, sp, #48	@ 0x30
 8006ca4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8006ca8:	e718      	b.n	8006adc <__kernel_rem_pio2+0x29c>
 8006caa:	ab0c      	add	r3, sp, #48	@ 0x30
 8006cac:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006cb0:	f7f9 fd38 	bl	8000724 <__aeabi_i2d>
 8006cb4:	4622      	mov	r2, r4
 8006cb6:	462b      	mov	r3, r5
 8006cb8:	f7f9 fab8 	bl	800022c <__aeabi_dmul>
 8006cbc:	4652      	mov	r2, sl
 8006cbe:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8006cc2:	465b      	mov	r3, fp
 8006cc4:	4620      	mov	r0, r4
 8006cc6:	4629      	mov	r1, r5
 8006cc8:	f7f9 fab0 	bl	800022c <__aeabi_dmul>
 8006ccc:	3e01      	subs	r6, #1
 8006cce:	4604      	mov	r4, r0
 8006cd0:	460d      	mov	r5, r1
 8006cd2:	e716      	b.n	8006b02 <__kernel_rem_pio2+0x2c2>
 8006cd4:	9906      	ldr	r1, [sp, #24]
 8006cd6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006cda:	9106      	str	r1, [sp, #24]
 8006cdc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8006ce0:	f7f9 faa4 	bl	800022c <__aeabi_dmul>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	460b      	mov	r3, r1
 8006ce8:	4650      	mov	r0, sl
 8006cea:	4659      	mov	r1, fp
 8006cec:	f7f9 fbce 	bl	800048c <__adddf3>
 8006cf0:	3601      	adds	r6, #1
 8006cf2:	4682      	mov	sl, r0
 8006cf4:	468b      	mov	fp, r1
 8006cf6:	9b00      	ldr	r3, [sp, #0]
 8006cf8:	429e      	cmp	r6, r3
 8006cfa:	dc01      	bgt.n	8006d00 <__kernel_rem_pio2+0x4c0>
 8006cfc:	42ae      	cmp	r6, r5
 8006cfe:	dde9      	ble.n	8006cd4 <__kernel_rem_pio2+0x494>
 8006d00:	ab48      	add	r3, sp, #288	@ 0x120
 8006d02:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006d06:	e9c5 ab00 	strd	sl, fp, [r5]
 8006d0a:	3c01      	subs	r4, #1
 8006d0c:	e6fd      	b.n	8006b0a <__kernel_rem_pio2+0x2ca>
 8006d0e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8006d10:	2b02      	cmp	r3, #2
 8006d12:	dc0b      	bgt.n	8006d2c <__kernel_rem_pio2+0x4ec>
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	dc35      	bgt.n	8006d84 <__kernel_rem_pio2+0x544>
 8006d18:	d059      	beq.n	8006dce <__kernel_rem_pio2+0x58e>
 8006d1a:	9b02      	ldr	r3, [sp, #8]
 8006d1c:	f003 0007 	and.w	r0, r3, #7
 8006d20:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8006d24:	ecbd 8b02 	vpop	{d8}
 8006d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d2c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8006d2e:	2b03      	cmp	r3, #3
 8006d30:	d1f3      	bne.n	8006d1a <__kernel_rem_pio2+0x4da>
 8006d32:	9b05      	ldr	r3, [sp, #20]
 8006d34:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006d38:	eb0d 0403 	add.w	r4, sp, r3
 8006d3c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8006d40:	4625      	mov	r5, r4
 8006d42:	46c2      	mov	sl, r8
 8006d44:	f1ba 0f00 	cmp.w	sl, #0
 8006d48:	dc69      	bgt.n	8006e1e <__kernel_rem_pio2+0x5de>
 8006d4a:	4645      	mov	r5, r8
 8006d4c:	2d01      	cmp	r5, #1
 8006d4e:	f300 8087 	bgt.w	8006e60 <__kernel_rem_pio2+0x620>
 8006d52:	9c05      	ldr	r4, [sp, #20]
 8006d54:	ab48      	add	r3, sp, #288	@ 0x120
 8006d56:	441c      	add	r4, r3
 8006d58:	2000      	movs	r0, #0
 8006d5a:	2100      	movs	r1, #0
 8006d5c:	f1b8 0f01 	cmp.w	r8, #1
 8006d60:	f300 809c 	bgt.w	8006e9c <__kernel_rem_pio2+0x65c>
 8006d64:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8006d68:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8006d6c:	f1b9 0f00 	cmp.w	r9, #0
 8006d70:	f040 80a6 	bne.w	8006ec0 <__kernel_rem_pio2+0x680>
 8006d74:	9b04      	ldr	r3, [sp, #16]
 8006d76:	e9c3 5600 	strd	r5, r6, [r3]
 8006d7a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8006d7e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8006d82:	e7ca      	b.n	8006d1a <__kernel_rem_pio2+0x4da>
 8006d84:	9d05      	ldr	r5, [sp, #20]
 8006d86:	ab48      	add	r3, sp, #288	@ 0x120
 8006d88:	441d      	add	r5, r3
 8006d8a:	4644      	mov	r4, r8
 8006d8c:	2000      	movs	r0, #0
 8006d8e:	2100      	movs	r1, #0
 8006d90:	2c00      	cmp	r4, #0
 8006d92:	da35      	bge.n	8006e00 <__kernel_rem_pio2+0x5c0>
 8006d94:	f1b9 0f00 	cmp.w	r9, #0
 8006d98:	d038      	beq.n	8006e0c <__kernel_rem_pio2+0x5cc>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006da0:	9c04      	ldr	r4, [sp, #16]
 8006da2:	e9c4 2300 	strd	r2, r3, [r4]
 8006da6:	4602      	mov	r2, r0
 8006da8:	460b      	mov	r3, r1
 8006daa:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8006dae:	f7f9 fb6b 	bl	8000488 <__aeabi_dsub>
 8006db2:	ad4a      	add	r5, sp, #296	@ 0x128
 8006db4:	2401      	movs	r4, #1
 8006db6:	45a0      	cmp	r8, r4
 8006db8:	da2b      	bge.n	8006e12 <__kernel_rem_pio2+0x5d2>
 8006dba:	f1b9 0f00 	cmp.w	r9, #0
 8006dbe:	d002      	beq.n	8006dc6 <__kernel_rem_pio2+0x586>
 8006dc0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006dc4:	4619      	mov	r1, r3
 8006dc6:	9b04      	ldr	r3, [sp, #16]
 8006dc8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8006dcc:	e7a5      	b.n	8006d1a <__kernel_rem_pio2+0x4da>
 8006dce:	9c05      	ldr	r4, [sp, #20]
 8006dd0:	ab48      	add	r3, sp, #288	@ 0x120
 8006dd2:	441c      	add	r4, r3
 8006dd4:	2000      	movs	r0, #0
 8006dd6:	2100      	movs	r1, #0
 8006dd8:	f1b8 0f00 	cmp.w	r8, #0
 8006ddc:	da09      	bge.n	8006df2 <__kernel_rem_pio2+0x5b2>
 8006dde:	f1b9 0f00 	cmp.w	r9, #0
 8006de2:	d002      	beq.n	8006dea <__kernel_rem_pio2+0x5aa>
 8006de4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006de8:	4619      	mov	r1, r3
 8006dea:	9b04      	ldr	r3, [sp, #16]
 8006dec:	e9c3 0100 	strd	r0, r1, [r3]
 8006df0:	e793      	b.n	8006d1a <__kernel_rem_pio2+0x4da>
 8006df2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006df6:	f7f9 fb49 	bl	800048c <__adddf3>
 8006dfa:	f108 38ff 	add.w	r8, r8, #4294967295
 8006dfe:	e7eb      	b.n	8006dd8 <__kernel_rem_pio2+0x598>
 8006e00:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8006e04:	f7f9 fb42 	bl	800048c <__adddf3>
 8006e08:	3c01      	subs	r4, #1
 8006e0a:	e7c1      	b.n	8006d90 <__kernel_rem_pio2+0x550>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	460b      	mov	r3, r1
 8006e10:	e7c6      	b.n	8006da0 <__kernel_rem_pio2+0x560>
 8006e12:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8006e16:	f7f9 fb39 	bl	800048c <__adddf3>
 8006e1a:	3401      	adds	r4, #1
 8006e1c:	e7cb      	b.n	8006db6 <__kernel_rem_pio2+0x576>
 8006e1e:	ed35 7b02 	vldmdb	r5!, {d7}
 8006e22:	ed8d 7b00 	vstr	d7, [sp]
 8006e26:	ed95 7b02 	vldr	d7, [r5, #8]
 8006e2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e2e:	ec53 2b17 	vmov	r2, r3, d7
 8006e32:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006e36:	f7f9 fb29 	bl	800048c <__adddf3>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	460b      	mov	r3, r1
 8006e3e:	4606      	mov	r6, r0
 8006e40:	460f      	mov	r7, r1
 8006e42:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e46:	f7f9 fb1f 	bl	8000488 <__aeabi_dsub>
 8006e4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e4e:	f7f9 fb1d 	bl	800048c <__adddf3>
 8006e52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006e56:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8006e5a:	e9c5 6700 	strd	r6, r7, [r5]
 8006e5e:	e771      	b.n	8006d44 <__kernel_rem_pio2+0x504>
 8006e60:	ed34 7b02 	vldmdb	r4!, {d7}
 8006e64:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8006e68:	ec51 0b17 	vmov	r0, r1, d7
 8006e6c:	4652      	mov	r2, sl
 8006e6e:	465b      	mov	r3, fp
 8006e70:	ed8d 7b00 	vstr	d7, [sp]
 8006e74:	f7f9 fb0a 	bl	800048c <__adddf3>
 8006e78:	4602      	mov	r2, r0
 8006e7a:	460b      	mov	r3, r1
 8006e7c:	4606      	mov	r6, r0
 8006e7e:	460f      	mov	r7, r1
 8006e80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e84:	f7f9 fb00 	bl	8000488 <__aeabi_dsub>
 8006e88:	4652      	mov	r2, sl
 8006e8a:	465b      	mov	r3, fp
 8006e8c:	f7f9 fafe 	bl	800048c <__adddf3>
 8006e90:	3d01      	subs	r5, #1
 8006e92:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8006e96:	e9c4 6700 	strd	r6, r7, [r4]
 8006e9a:	e757      	b.n	8006d4c <__kernel_rem_pio2+0x50c>
 8006e9c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8006ea0:	f7f9 faf4 	bl	800048c <__adddf3>
 8006ea4:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ea8:	e758      	b.n	8006d5c <__kernel_rem_pio2+0x51c>
 8006eaa:	bf00      	nop
 8006eac:	f3af 8000 	nop.w
	...
 8006eb8:	41700000 	.word	0x41700000
 8006ebc:	3e700000 	.word	0x3e700000
 8006ec0:	9b04      	ldr	r3, [sp, #16]
 8006ec2:	9a04      	ldr	r2, [sp, #16]
 8006ec4:	601d      	str	r5, [r3, #0]
 8006ec6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8006eca:	605c      	str	r4, [r3, #4]
 8006ecc:	609f      	str	r7, [r3, #8]
 8006ece:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8006ed2:	60d3      	str	r3, [r2, #12]
 8006ed4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006ed8:	6110      	str	r0, [r2, #16]
 8006eda:	6153      	str	r3, [r2, #20]
 8006edc:	e71d      	b.n	8006d1a <__kernel_rem_pio2+0x4da>
 8006ede:	bf00      	nop

08006ee0 <scalbn>:
 8006ee0:	b570      	push	{r4, r5, r6, lr}
 8006ee2:	ec55 4b10 	vmov	r4, r5, d0
 8006ee6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8006eea:	4606      	mov	r6, r0
 8006eec:	462b      	mov	r3, r5
 8006eee:	b991      	cbnz	r1, 8006f16 <scalbn+0x36>
 8006ef0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8006ef4:	4323      	orrs	r3, r4
 8006ef6:	d03b      	beq.n	8006f70 <scalbn+0x90>
 8006ef8:	4b33      	ldr	r3, [pc, #204]	@ (8006fc8 <scalbn+0xe8>)
 8006efa:	4620      	mov	r0, r4
 8006efc:	4629      	mov	r1, r5
 8006efe:	2200      	movs	r2, #0
 8006f00:	f7f9 f994 	bl	800022c <__aeabi_dmul>
 8006f04:	4b31      	ldr	r3, [pc, #196]	@ (8006fcc <scalbn+0xec>)
 8006f06:	429e      	cmp	r6, r3
 8006f08:	4604      	mov	r4, r0
 8006f0a:	460d      	mov	r5, r1
 8006f0c:	da0f      	bge.n	8006f2e <scalbn+0x4e>
 8006f0e:	a326      	add	r3, pc, #152	@ (adr r3, 8006fa8 <scalbn+0xc8>)
 8006f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f14:	e01e      	b.n	8006f54 <scalbn+0x74>
 8006f16:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8006f1a:	4291      	cmp	r1, r2
 8006f1c:	d10b      	bne.n	8006f36 <scalbn+0x56>
 8006f1e:	4622      	mov	r2, r4
 8006f20:	4620      	mov	r0, r4
 8006f22:	4629      	mov	r1, r5
 8006f24:	f7f9 fab2 	bl	800048c <__adddf3>
 8006f28:	4604      	mov	r4, r0
 8006f2a:	460d      	mov	r5, r1
 8006f2c:	e020      	b.n	8006f70 <scalbn+0x90>
 8006f2e:	460b      	mov	r3, r1
 8006f30:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006f34:	3936      	subs	r1, #54	@ 0x36
 8006f36:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8006f3a:	4296      	cmp	r6, r2
 8006f3c:	dd0d      	ble.n	8006f5a <scalbn+0x7a>
 8006f3e:	2d00      	cmp	r5, #0
 8006f40:	a11b      	add	r1, pc, #108	@ (adr r1, 8006fb0 <scalbn+0xd0>)
 8006f42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f46:	da02      	bge.n	8006f4e <scalbn+0x6e>
 8006f48:	a11b      	add	r1, pc, #108	@ (adr r1, 8006fb8 <scalbn+0xd8>)
 8006f4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f4e:	a318      	add	r3, pc, #96	@ (adr r3, 8006fb0 <scalbn+0xd0>)
 8006f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f54:	f7f9 f96a 	bl	800022c <__aeabi_dmul>
 8006f58:	e7e6      	b.n	8006f28 <scalbn+0x48>
 8006f5a:	1872      	adds	r2, r6, r1
 8006f5c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8006f60:	428a      	cmp	r2, r1
 8006f62:	dcec      	bgt.n	8006f3e <scalbn+0x5e>
 8006f64:	2a00      	cmp	r2, #0
 8006f66:	dd06      	ble.n	8006f76 <scalbn+0x96>
 8006f68:	f36f 531e 	bfc	r3, #20, #11
 8006f6c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006f70:	ec45 4b10 	vmov	d0, r4, r5
 8006f74:	bd70      	pop	{r4, r5, r6, pc}
 8006f76:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8006f7a:	da08      	bge.n	8006f8e <scalbn+0xae>
 8006f7c:	2d00      	cmp	r5, #0
 8006f7e:	a10a      	add	r1, pc, #40	@ (adr r1, 8006fa8 <scalbn+0xc8>)
 8006f80:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f84:	dac3      	bge.n	8006f0e <scalbn+0x2e>
 8006f86:	a10e      	add	r1, pc, #56	@ (adr r1, 8006fc0 <scalbn+0xe0>)
 8006f88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f8c:	e7bf      	b.n	8006f0e <scalbn+0x2e>
 8006f8e:	3236      	adds	r2, #54	@ 0x36
 8006f90:	f36f 531e 	bfc	r3, #20, #11
 8006f94:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006f98:	4620      	mov	r0, r4
 8006f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8006fd0 <scalbn+0xf0>)
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	e7d8      	b.n	8006f54 <scalbn+0x74>
 8006fa2:	bf00      	nop
 8006fa4:	f3af 8000 	nop.w
 8006fa8:	c2f8f359 	.word	0xc2f8f359
 8006fac:	01a56e1f 	.word	0x01a56e1f
 8006fb0:	8800759c 	.word	0x8800759c
 8006fb4:	7e37e43c 	.word	0x7e37e43c
 8006fb8:	8800759c 	.word	0x8800759c
 8006fbc:	fe37e43c 	.word	0xfe37e43c
 8006fc0:	c2f8f359 	.word	0xc2f8f359
 8006fc4:	81a56e1f 	.word	0x81a56e1f
 8006fc8:	43500000 	.word	0x43500000
 8006fcc:	ffff3cb0 	.word	0xffff3cb0
 8006fd0:	3c900000 	.word	0x3c900000
 8006fd4:	00000000 	.word	0x00000000

08006fd8 <floor>:
 8006fd8:	ec51 0b10 	vmov	r0, r1, d0
 8006fdc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fe4:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8006fe8:	2e13      	cmp	r6, #19
 8006fea:	460c      	mov	r4, r1
 8006fec:	4605      	mov	r5, r0
 8006fee:	4680      	mov	r8, r0
 8006ff0:	dc34      	bgt.n	800705c <floor+0x84>
 8006ff2:	2e00      	cmp	r6, #0
 8006ff4:	da17      	bge.n	8007026 <floor+0x4e>
 8006ff6:	a332      	add	r3, pc, #200	@ (adr r3, 80070c0 <floor+0xe8>)
 8006ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ffc:	f7f9 fa46 	bl	800048c <__adddf3>
 8007000:	2200      	movs	r2, #0
 8007002:	2300      	movs	r3, #0
 8007004:	f7f9 fc76 	bl	80008f4 <__aeabi_dcmpgt>
 8007008:	b150      	cbz	r0, 8007020 <floor+0x48>
 800700a:	2c00      	cmp	r4, #0
 800700c:	da55      	bge.n	80070ba <floor+0xe2>
 800700e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8007012:	432c      	orrs	r4, r5
 8007014:	2500      	movs	r5, #0
 8007016:	42ac      	cmp	r4, r5
 8007018:	4c2b      	ldr	r4, [pc, #172]	@ (80070c8 <floor+0xf0>)
 800701a:	bf08      	it	eq
 800701c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8007020:	4621      	mov	r1, r4
 8007022:	4628      	mov	r0, r5
 8007024:	e023      	b.n	800706e <floor+0x96>
 8007026:	4f29      	ldr	r7, [pc, #164]	@ (80070cc <floor+0xf4>)
 8007028:	4137      	asrs	r7, r6
 800702a:	ea01 0307 	and.w	r3, r1, r7
 800702e:	4303      	orrs	r3, r0
 8007030:	d01d      	beq.n	800706e <floor+0x96>
 8007032:	a323      	add	r3, pc, #140	@ (adr r3, 80070c0 <floor+0xe8>)
 8007034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007038:	f7f9 fa28 	bl	800048c <__adddf3>
 800703c:	2200      	movs	r2, #0
 800703e:	2300      	movs	r3, #0
 8007040:	f7f9 fc58 	bl	80008f4 <__aeabi_dcmpgt>
 8007044:	2800      	cmp	r0, #0
 8007046:	d0eb      	beq.n	8007020 <floor+0x48>
 8007048:	2c00      	cmp	r4, #0
 800704a:	bfbe      	ittt	lt
 800704c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8007050:	4133      	asrlt	r3, r6
 8007052:	18e4      	addlt	r4, r4, r3
 8007054:	ea24 0407 	bic.w	r4, r4, r7
 8007058:	2500      	movs	r5, #0
 800705a:	e7e1      	b.n	8007020 <floor+0x48>
 800705c:	2e33      	cmp	r6, #51	@ 0x33
 800705e:	dd0a      	ble.n	8007076 <floor+0x9e>
 8007060:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8007064:	d103      	bne.n	800706e <floor+0x96>
 8007066:	4602      	mov	r2, r0
 8007068:	460b      	mov	r3, r1
 800706a:	f7f9 fa0f 	bl	800048c <__adddf3>
 800706e:	ec41 0b10 	vmov	d0, r0, r1
 8007072:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007076:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800707a:	f04f 37ff 	mov.w	r7, #4294967295
 800707e:	40df      	lsrs	r7, r3
 8007080:	4207      	tst	r7, r0
 8007082:	d0f4      	beq.n	800706e <floor+0x96>
 8007084:	a30e      	add	r3, pc, #56	@ (adr r3, 80070c0 <floor+0xe8>)
 8007086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800708a:	f7f9 f9ff 	bl	800048c <__adddf3>
 800708e:	2200      	movs	r2, #0
 8007090:	2300      	movs	r3, #0
 8007092:	f7f9 fc2f 	bl	80008f4 <__aeabi_dcmpgt>
 8007096:	2800      	cmp	r0, #0
 8007098:	d0c2      	beq.n	8007020 <floor+0x48>
 800709a:	2c00      	cmp	r4, #0
 800709c:	da0a      	bge.n	80070b4 <floor+0xdc>
 800709e:	2e14      	cmp	r6, #20
 80070a0:	d101      	bne.n	80070a6 <floor+0xce>
 80070a2:	3401      	adds	r4, #1
 80070a4:	e006      	b.n	80070b4 <floor+0xdc>
 80070a6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80070aa:	2301      	movs	r3, #1
 80070ac:	40b3      	lsls	r3, r6
 80070ae:	441d      	add	r5, r3
 80070b0:	4545      	cmp	r5, r8
 80070b2:	d3f6      	bcc.n	80070a2 <floor+0xca>
 80070b4:	ea25 0507 	bic.w	r5, r5, r7
 80070b8:	e7b2      	b.n	8007020 <floor+0x48>
 80070ba:	2500      	movs	r5, #0
 80070bc:	462c      	mov	r4, r5
 80070be:	e7af      	b.n	8007020 <floor+0x48>
 80070c0:	8800759c 	.word	0x8800759c
 80070c4:	7e37e43c 	.word	0x7e37e43c
 80070c8:	bff00000 	.word	0xbff00000
 80070cc:	000fffff 	.word	0x000fffff

080070d0 <_init>:
 80070d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d2:	bf00      	nop
 80070d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070d6:	bc08      	pop	{r3}
 80070d8:	469e      	mov	lr, r3
 80070da:	4770      	bx	lr

080070dc <_fini>:
 80070dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070de:	bf00      	nop
 80070e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070e2:	bc08      	pop	{r3}
 80070e4:	469e      	mov	lr, r3
 80070e6:	4770      	bx	lr
