// Seed: 2511919899
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    output id_7,
    input id_8,
    input id_9
);
  always @(posedge id_4) id_3 = 1;
  logic id_10;
  assign id_3 = id_5;
  always @(*) id_0 <= (id_4) == {id_2};
  assign id_0 = 1;
  logic id_11;
endmodule
