#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Oct  4 11:05:10 2023
# Process ID: 16436
# Current directory: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9288 C:\Users\gonin\Documents\COMP3601\COMP3601-Project\TeamNASP_3601_M2\TeamNASP_3601_M2.xpr
# Log file: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/vivado.log
# Journal file: C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins audio_pipeline_0/axis]
validate_bd_design
make_wrapper -files [get_files C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property offset 0x00A0010000 [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_dma_0_Reg}]
set_property offset 0x00A0020000 [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_audio_pipeline_0_reg0}]
set_property offset 0x00A0000000 [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_axi_dma_0_Reg}]
set_property offset 0x00A0010000 [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_audio_pipeline_0_reg0}]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property target_language VHDL [current_project]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_bd_design {C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.USE_INCLK_SWITCHOVER {false} CONFIG.PRIM_IN_FREQ {49.06} CONFIG.PRIMITIVE {MMCM} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.SECONDARY_IN_FREQ {36.295} CONFIG.CLKIN1_JITTER_PS {203.82999999999998} CONFIG.CLKIN2_JITTER_PS {275.52} CONFIG.USE_RESET {true} CONFIG.MMCM_DIVCLK_DIVIDE {3} CONFIG.MMCM_CLKFBOUT_MULT_F {66.125} CONFIG.MMCM_CLKIN1_PERIOD {20.383} CONFIG.MMCM_CLKIN2_PERIOD {27.552} CONFIG.MMCM_CLKOUT0_DIVIDE_F {22.000} CONFIG.CLKOUT1_JITTER {279.096} CONFIG.CLKOUT1_PHASE_ERROR {412.636}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ {10} CONFIG.CLKIN1_JITTER_PS {1000.0} CONFIG.CLKIN2_JITTER_PS {100.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {122.875} CONFIG.MMCM_CLKIN1_PERIOD {100.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {25.000} CONFIG.CLKOUT1_JITTER {287.641} CONFIG.CLKOUT1_PHASE_ERROR {340.837}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ {16} CONFIG.CLKIN1_JITTER_PS {625.0} CONFIG.MMCM_CLKFBOUT_MULT_F {96.000} CONFIG.MMCM_CLKIN1_PERIOD {62.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {31.250} CONFIG.CLKOUT1_JITTER {185.085} CONFIG.CLKOUT1_PHASE_ERROR {244.952}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
update_compile_order -fileset sources_1
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ {100} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {24.000} CONFIG.CLKOUT1_JITTER {132.683} CONFIG.CLKOUT1_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0]
endgroup
open_bd_design {C:/Users/gonin/Documents/COMP3601/COMP3601-Project/TeamNASP_3601_M2/TeamNASP_3601_M2.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
copy_bd_objs /  [get_bd_cells {clk_wiz_0}]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins clk_wiz_1/clk_in1]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins clk_wiz_1/clk_in1]
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {44.375} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {44.375} CONFIG.CLKOUT1_JITTER {270.573} CONFIG.CLKOUT1_PHASE_ERROR {226.541}] [get_bd_cells clk_wiz_1]
endgroup
set_property location {5 1816 -111} [get_bd_cells clk_wiz_0]
set_property location {5 1737 -113} [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_cells clk_wiz_1]
undo
undo
undo
undo
undo
undo
undo
undo
undo
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {49.152} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {65.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {26.500} CONFIG.CLKOUT1_JITTER {200.582} CONFIG.CLKOUT1_PHASE_ERROR {312.530}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
save_bd_design
reset_run design_1_clk_wiz_0_0_synth_1
reset_run synth_1
update_module_reference design_1_audio_pipeline_0_0
launch_runs synth_1 -jobs 8
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {12.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {24.000} CONFIG.CLKOUT1_JITTER {132.683} CONFIG.CLKOUT1_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {49.152} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {65.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {26.500} CONFIG.CLKOUT1_JITTER {200.582} CONFIG.CLKOUT1_PHASE_ERROR {312.530}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
save_bd_design
launch_runs synth_1 -jobs 8
startgroup
endgroup
save_bd_design
