$date
	Tue Nov 21 20:18:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module clock5_tb $end
$var wire 3 ! a [2:0] $end
$var wire 1 " y $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 3 % a [2:0] $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 1 " y $end
$scope module stg0 $end
$var wire 1 & clk $end
$var wire 1 ( d $end
$var wire 1 ' reset $end
$var reg 1 ) q $end
$upscope $end
$scope module stg1 $end
$var wire 1 & clk $end
$var wire 1 * d $end
$var wire 1 ' reset $end
$var reg 1 + q $end
$upscope $end
$scope module stg2 $end
$var wire 1 & clk $end
$var wire 1 , d $end
$var wire 1 ' reset $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1,
0+
0*
0)
0(
1'
0&
b0 %
1$
0#
0"
b0 !
$end
#20
1*
0,
1-
b1 !
b1 %
0$
0'
1#
1&
#40
0#
0&
#60
1,
1+
0-
b10 !
b10 %
1#
1&
#80
0#
0&
#100
1(
0*
0,
1-
b11 !
b11 %
1#
1&
#120
0#
0&
#140
1(
1"
1,
1)
0+
0-
b100 !
b100 %
1#
1&
#160
0#
0&
#180
0"
1*
0,
1-
b101 !
b101 %
1#
1&
#200
0#
0&
#220
0"
1,
1+
0-
b110 !
b110 %
1#
1&
#240
0#
0&
#260
0(
0*
0,
1-
b111 !
b111 %
1#
1&
#280
0#
0&
#300
1,
0)
0+
0-
b0 !
b0 %
1#
1&
#320
0#
0&
#340
1*
0,
1-
b1 !
b1 %
1#
1&
#360
0#
0&
#380
1,
1+
0-
b10 !
b10 %
1#
1&
#400
0#
0&
#420
1(
0*
0,
1-
b11 !
b11 %
1#
1&
#440
0#
0&
#460
1(
1"
1,
1)
0+
0-
b100 !
b100 %
1#
1&
#480
0#
0&
#500
0"
1*
0,
1-
b101 !
b101 %
1#
1&
#520
0#
0&
#540
0"
1,
1+
0-
b110 !
b110 %
1#
1&
#560
0#
0&
#580
0(
0*
0,
1-
b111 !
b111 %
1#
1&
#600
0#
0&
#620
1,
0)
0+
0-
b0 !
b0 %
1#
1&
#640
0#
0&
#660
1*
0,
1-
b1 !
b1 %
1#
1&
#680
0#
0&
#700
1,
1+
0-
b10 !
b10 %
1#
1&
#720
0#
0&
#740
1(
0*
0,
1-
b11 !
b11 %
1#
1&
#760
0#
0&
#780
1(
1"
1,
1)
0+
0-
b100 !
b100 %
1#
1&
#800
0#
0&
#820
0"
1*
0,
1-
b101 !
b101 %
1#
1&
