LIBRARY IEEE;
use IEEE.std_logic_1164.all;

entity Reg is
port ( CLK : in std_logic;
		 D : in std_logic_vector(3 downto 0);
		 Q : out std_logic_vector(3 downto 0));
END Reg;

ARCHITECTURE logicFunction OF Reg IS

component FFD
PORT(	CLK : in std_logic;
		RESET : in STD_LOGIC;
		SET : in std_logic;
		D : IN STD_LOGIC;
		EN : IN STD_LOGIC;
		Q : out std_logic
		);
END component;

BEGIN

U0 : FFD port map( CLK => CLK,
						 Reset => '0',
						 Set => '0',
						 D => D(0),
						 Q => Q(0),
						 EN => '1');
						
U1 : FFD port map( CLK => CLK,
						 Reset => '0',
						 Set => '0',
						 D => D(1),
						 Q => Q(1),
						 EN => '1');
						 
U2 : FFD port map( CLK => CLK,
						 Reset => '0',
						 Set => '0',
						 D => D(2),
						 Q => Q(2),
						 EN => '1');
						 
U3 : FFD port map( CLK => CLK,
						 Reset => '0',
						 Set => '0',
						 D => D(3),
						 Q => Q(3),
						 EN => '1');
						 
END LogicFunction;