#-----------------------------------------------------------
# PlanAhead v12.3
# Build 101344 by hdbuild on Sat Sep  4 00:26:34 MDT 2010
# Start of session at: Tue Nov 30 11:09:35 2010
# Process ID: 16224
# Log file: D:/VHDL/lab03/planAhead_run_1/planAhead.log
# Journal file: D:/VHDL/lab03/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui -source D:/VHDL/lab03/pa.fromNetlist.tcl
# create_project -name lab03 -dir "D:/VHDL/lab03/planAhead_run_1" -part xc3s500efg320-5
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/VHDL/lab03/seg7_decoder.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/VHDL/lab03} }
# set_param project.paUcfFile  "seg7_constrain.ucf"
# add_files "seg7_constrain.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
exit
