/*
 * Mali-DP FPGA bitfile framework - APB slaves
 *
 * All addresses are relative to the VExpress A9 memory map, with
 * address 0 in this file corresponding to physical address 0xf0000000
 * on VExpress A9x4
 */

	dpu_aclk: dpu_aclk {
		/* 77.1 MHz derived from 24 MHz reference clock */
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <77100000>;
		clock-output-names = "fpga:dpu_aclk";
	};

	pll_clk_in: pll_clk_in {
		/* 24 MHz crystal on the juno<>profpga adapter board*/
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <24000000>;
		clock-output-names = "fpga:pll_clk";
	};

	dcc_lt {
		compatible = "arm,vexpress,config-bus";
		arm,vexpress,site = <2>;
		arm,vexpress,config-bridge = <&v2m_sysreg>;

		fpgaosc0: osc@0 {
			compatible = "arm,vexpress-osc";
			arm,vexpress-sysreg,func = <1 0>;
			freq-range = <2000000 40000000>;
			#clock-cells = <0>;
			clock-output-names = "db2:osc0";
		};

		fpgaosc2: osc@2 {
			compatible = "arm,vexpress-osc";
			arm,vexpress-sysreg,func = <1 2>;
			freq-range = <2000000 172400000>;
			#clock-cells = <0>;
			clock-output-names = "db2:osc2";
		};
	};

	i2c_fpga_pll: i2c@c070000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "arm,versatile-i2c";
		reg = <0xc070000 0x1000>;
		status = "disabled";
	};

	i2c_fpga_tx0: i2c@90000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "arm,versatile-i2c";
		reg = <0x90000 0x1000>;
		status = "disabled";
	};

	i2c_fpga_ddc0: i2c@94000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "arm,versatile-i2c";
		reg = <0x94000 0x1000>;
		status = "disabled";
	};

	i2c_fpga_tx1: i2c@98000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "arm,versatile-i2c";
		reg = <0x98000 0x1000>;
		status = "disabled";
	};

	i2c_fpga_ddc1: i2c@9c000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "arm,versatile-i2c";
		reg = <0x9c000 0x1000>;
		status = "disabled";
	};

	dp_reset: malidp_reset@c020058 {
		compatible = "arm,malidp-reset";
		reg = <0xc020058 0x4>;
		mask = <0x7>;
	};

	smmu_fpga0: smmu@c070000 {
		compatible = "arm,mmu-400";
		reg = <0xc070000 0x10000>;
		#global-interrupts = <1>;
		interrupts = <3>, <3>;
		status = "disabled";
	};

	smmu_fpga1: smmu@c080000 {
		compatible = "arm,mmu-400";
		reg = <0xc080000 0x10000>;
		#global-interrupts = <1>;
		interrupts = <3>, <3>;
		status = "disabled";
		#iommu-cells = <0x1>;
	};

	smmu: smmu@e00000 {
		compatible = "arm,smmu-v3";
		reg = <0xe00000 0x20000>;
		msi-parent = <&v2m_0>;
		status = "disabled";
	};
