

================================================================
== Vitis HLS Report for 'pynqrypt_encrypt'
================================================================
* Date:           Wed Dec  7 00:11:51 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   342028|   342028|  3.420 ms|  3.420 ms|  342029|  342029|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ctr_encrypt     |   342016|   342016|       334|          -|          -|  1024|        no|
        | + loop_ctr_encrypt.1  |       31|       31|         2|          -|          -|    16|        no|
        | + loop_ctr_encrypt.2  |       24|       24|         2|          -|          -|    12|        no|
        | + loop_ctr_xor_block  |       32|       32|         2|          -|          -|    16|        no|
        | + loop_ctr_encrypt.4  |       47|       47|         3|          -|          -|    16|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 22 10 
10 --> 11 
11 --> 10 12 
12 --> 13 14 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 19 
18 --> 17 
19 --> 20 
20 --> 21 
21 --> 19 9 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ciphertext"   --->   Operation 27 'read' 'ciphertext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext"   --->   Operation 28 'read' 'plaintext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%block_nonce = alloca i64 1" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 29 'alloca' 'block_nonce' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%block = alloca i64 1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 30 'alloca' 'block' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %plaintext_read" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 31 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %ciphertext_read" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 32 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln23 = store i15 0, i15 %i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 33 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 34 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 34 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 35 [1/1] (7.30ns)   --->   "%empty_18 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr_1, i32 16384" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 35 'writereq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 36 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 36 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 37 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 37 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 38 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 38 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 39 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 40 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [hw-impl/src/pynqrypt_hls.cpp:3]   --->   Operation 41 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_9, i32 0, i32 0, void @empty_8, i32 0, i32 16384, void @empty_11, void @empty_12, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty_4, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty_7, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_3, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_3, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty_4, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_3, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty_5, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_3, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%block_nonce_addr = getelementptr i8 %block_nonce, i64 0, i64 12"   --->   Operation 49 'getelementptr' 'block_nonce_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%block_nonce_addr_1 = getelementptr i8 %block_nonce, i64 0, i64 13"   --->   Operation 50 'getelementptr' 'block_nonce_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%block_nonce_addr_2 = getelementptr i8 %block_nonce, i64 0, i64 14"   --->   Operation 51 'getelementptr' 'block_nonce_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%block_nonce_addr_3 = getelementptr i8 %block_nonce, i64 0, i64 15"   --->   Operation 52 'getelementptr' 'block_nonce_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln23 = br void %loop-memcpy-expansion2.preheader.i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 54 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%i_4 = load i15 %i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 55 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %i_4, i32 14" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 56 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 57 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %tmp_1, void %loop-memcpy-expansion2.preheader.i.split, void %_ZN6crypto8Pynqrypt11ctr_encryptEmPhS1_l.exit" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 58 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 59 'specloopname' 'specloopname_ln23' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2.i"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!tmp_1)> <Delay = 1.58>
ST_9 : Operation 61 [5/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:31]   --->   Operation 61 'writeresp' 'empty_25' <Predicate = (tmp_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 62 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 62 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%loop_index3_i = phi i4 %p_cast, void %loop-memcpy-expansion2.i, i4 0, void %loop-memcpy-expansion2.preheader.i.split"   --->   Operation 63 'phi' 'loop_index3_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%loop_index3_i_cast3 = zext i4 %loop_index3_i"   --->   Operation 64 'zext' 'loop_index3_i_cast3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%block_addr = getelementptr i8 %block, i64 0, i64 %loop_index3_i_cast3"   --->   Operation 65 'getelementptr' 'block_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln23 = store i8 %gmem_addr_read, i4 %block_addr" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 66 'store' 'store_ln23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 67 [1/1] (1.73ns)   --->   "%p_cast = add i4 %loop_index3_i, i4 1"   --->   Operation 67 'add' 'p_cast' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (1.30ns)   --->   "%exitcond = icmp_eq  i4 %loop_index3_i, i4 15"   --->   Operation 68 'icmp' 'exitcond' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 69 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond, void %loop-memcpy-expansion2.i, void %load-store-loop.i.i.preheader"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (1.58ns)   --->   "%br_ln0 = br void %load-store-loop.i.i"   --->   Operation 71 'br' 'br_ln0' <Predicate = (exitcond)> <Delay = 1.58>

State 12 <SV = 11> <Delay = 3.62>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%loop_index_i_i = phi i4 %empty_22, void %load-store-loop.i.i.split, i4 0, void %load-store-loop.i.i.preheader"   --->   Operation 72 'phi' 'loop_index_i_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%loop_index_i_i_cast = zext i4 %loop_index_i_i"   --->   Operation 73 'zext' 'loop_index_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (1.30ns)   --->   "%exitcond123 = icmp_eq  i4 %loop_index_i_i, i4 12"   --->   Operation 74 'icmp' 'exitcond123' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 75 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (1.73ns)   --->   "%empty_22 = add i4 %loop_index_i_i, i4 1"   --->   Operation 76 'add' 'empty_22' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond123, void %load-store-loop.i.i.split, void %for.body.lr.ph.i.i"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%pynqrypt_nonce_addr = getelementptr i8 %pynqrypt_nonce, i64 0, i64 %loop_index_i_i_cast"   --->   Operation 78 'getelementptr' 'pynqrypt_nonce_addr' <Predicate = (!exitcond123)> <Delay = 0.00>
ST_12 : Operation 79 [2/2] (2.32ns)   --->   "%pynqrypt_nonce_load = load i4 %pynqrypt_nonce_addr"   --->   Operation 79 'load' 'pynqrypt_nonce_load' <Predicate = (!exitcond123)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_12 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln37 = store i8 0, i4 %block_nonce_addr" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 80 'store' 'store_ln37' <Predicate = (exitcond123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln38 = store i8 0, i4 %block_nonce_addr_1" [hw-impl/src/pynqrypt.cpp:38]   --->   Operation 81 'store' 'store_ln38' <Predicate = (exitcond123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 4.64>
ST_13 : Operation 82 [1/2] (2.32ns)   --->   "%pynqrypt_nonce_load = load i4 %pynqrypt_nonce_addr"   --->   Operation 82 'load' 'pynqrypt_nonce_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 12> <ROM>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "%block_nonce_addr_4 = getelementptr i8 %block_nonce, i64 0, i64 %loop_index_i_i_cast"   --->   Operation 83 'getelementptr' 'block_nonce_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln0 = store i8 %pynqrypt_nonce_load, i4 %block_nonce_addr_4"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i.i"   --->   Operation 85 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 12> <Delay = 2.32>
ST_14 : Operation 86 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i15.i32.i32, i15 %i_4, i32 12, i32 13" [hw-impl/src/pynqrypt.cpp:39]   --->   Operation 86 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i2 %tmp" [hw-impl/src/pynqrypt.cpp:39]   --->   Operation 87 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (2.32ns)   --->   "%store_ln39 = store i8 %zext_ln39, i4 %block_nonce_addr_2" [hw-impl/src/pynqrypt.cpp:39]   --->   Operation 88 'store' 'store_ln39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %i_4, i32 4, i32 11" [hw-impl/src/pynqrypt.cpp:40]   --->   Operation 89 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (2.32ns)   --->   "%store_ln40 = store i8 %trunc_ln, i4 %block_nonce_addr_3" [hw-impl/src/pynqrypt.cpp:40]   --->   Operation 90 'store' 'store_ln40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 13> <Delay = 0.00>
ST_15 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln27 = call void @aes_encrypt_block, i8 %block_nonce, i8 %crypto_aes_sbox, i8 %pynqrypt_round_keys" [hw-impl/src/pynqrypt.cpp:27]   --->   Operation 91 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 1.58>
ST_16 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln27 = call void @aes_encrypt_block, i8 %block_nonce, i8 %crypto_aes_sbox, i8 %pynqrypt_round_keys" [hw-impl/src/pynqrypt.cpp:27]   --->   Operation 92 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln45 = br void %for.inc.i.i" [hw-impl/src/pynqrypt.cpp:45]   --->   Operation 93 'br' 'br_ln45' <Predicate = true> <Delay = 1.58>

State 17 <SV = 15> <Delay = 2.32>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%i_1 = phi i5 0, void %for.body.lr.ph.i.i, i5 %i_5, void %for.inc.i.i.split"   --->   Operation 94 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %i_1" [hw-impl/src/pynqrypt.cpp:45]   --->   Operation 95 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (1.36ns)   --->   "%icmp_ln45 = icmp_eq  i5 %i_1, i5 16" [hw-impl/src/pynqrypt.cpp:45]   --->   Operation 96 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 97 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (1.78ns)   --->   "%i_5 = add i5 %i_1, i5 1" [hw-impl/src/pynqrypt.cpp:45]   --->   Operation 98 'add' 'i_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc.i.i.split, void %loop-memcpy-expansion.i.preheader" [hw-impl/src/pynqrypt.cpp:45]   --->   Operation 99 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%block_nonce_addr_5 = getelementptr i8 %block_nonce, i64 0, i64 %zext_ln45" [hw-impl/src/pynqrypt.cpp:46]   --->   Operation 100 'getelementptr' 'block_nonce_addr_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 101 [2/2] (2.32ns)   --->   "%block_nonce_load = load i4 %block_nonce_addr_5" [hw-impl/src/pynqrypt.cpp:46]   --->   Operation 101 'load' 'block_nonce_load' <Predicate = (!icmp_ln45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%block_addr_1 = getelementptr i8 %block, i64 0, i64 %zext_ln45" [hw-impl/src/pynqrypt.cpp:46]   --->   Operation 102 'getelementptr' 'block_addr_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 103 [2/2] (2.32ns)   --->   "%block_load = load i4 %block_addr_1" [hw-impl/src/pynqrypt.cpp:46]   --->   Operation 103 'load' 'block_load' <Predicate = (!icmp_ln45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 104 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion.i"   --->   Operation 104 'br' 'br_ln0' <Predicate = (icmp_ln45)> <Delay = 1.58>

State 18 <SV = 16> <Delay = 5.63>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [hw-impl/src/pynqrypt.cpp:45]   --->   Operation 105 'specloopname' 'specloopname_ln45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/2] (2.32ns)   --->   "%block_nonce_load = load i4 %block_nonce_addr_5" [hw-impl/src/pynqrypt.cpp:46]   --->   Operation 106 'load' 'block_nonce_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 107 [1/2] (2.32ns)   --->   "%block_load = load i4 %block_addr_1" [hw-impl/src/pynqrypt.cpp:46]   --->   Operation 107 'load' 'block_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 108 [1/1] (0.99ns)   --->   "%xor_ln46 = xor i8 %block_load, i8 %block_nonce_load" [hw-impl/src/pynqrypt.cpp:46]   --->   Operation 108 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln46 = store i8 %xor_ln46, i4 %block_addr_1" [hw-impl/src/pynqrypt.cpp:46]   --->   Operation 109 'store' 'store_ln46' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.inc.i.i" [hw-impl/src/pynqrypt.cpp:45]   --->   Operation 110 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 19 <SV = 16> <Delay = 2.32>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%loop_index_i5 = phi i4 %p_cast2, void %loop-memcpy-expansion.i, i4 0, void %loop-memcpy-expansion.i.preheader"   --->   Operation 111 'phi' 'loop_index_i5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%loop_index_i5_cast4 = zext i4 %loop_index_i5"   --->   Operation 112 'zext' 'loop_index_i5_cast4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%block_addr_2 = getelementptr i8 %block, i64 0, i64 %loop_index_i5_cast4"   --->   Operation 113 'getelementptr' 'block_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [2/2] (2.32ns)   --->   "%block_load_1 = load i4 %block_addr_2"   --->   Operation 114 'load' 'block_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_19 : Operation 115 [1/1] (1.73ns)   --->   "%p_cast2 = add i4 %loop_index_i5, i4 1"   --->   Operation 115 'add' 'p_cast2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [1/1] (1.30ns)   --->   "%exitcond14 = icmp_eq  i4 %loop_index_i5, i4 15"   --->   Operation 116 'icmp' 'exitcond14' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 2.32>
ST_20 : Operation 117 [1/2] (2.32ns)   --->   "%block_load_1 = load i4 %block_addr_2"   --->   Operation 117 'load' 'block_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 118 [1/1] (7.30ns)   --->   "%write_ln23 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem_addr_1, i8 %block_load_1, i1 1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 118 'write' 'write_ln23' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 119 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond14, void %loop-memcpy-expansion.i, void %for.inc.i"   --->   Operation 120 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (1.94ns)   --->   "%i_6 = add i15 %i_4, i15 16" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 121 'add' 'i_6' <Predicate = (exitcond14)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln23 = store i15 %i_6, i15 %i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 122 'store' 'store_ln23' <Predicate = (exitcond14)> <Delay = 1.58>
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln23 = br void %loop-memcpy-expansion2.preheader.i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 123 'br' 'br_ln23' <Predicate = (exitcond14)> <Delay = 0.00>

State 22 <SV = 9> <Delay = 7.30>
ST_22 : Operation 124 [4/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:31]   --->   Operation 124 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 10> <Delay = 7.30>
ST_23 : Operation 125 [3/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:31]   --->   Operation 125 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 11> <Delay = 7.30>
ST_24 : Operation 126 [2/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:31]   --->   Operation 126 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 12> <Delay = 7.30>
ST_25 : Operation 127 [1/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:31]   --->   Operation 127 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln21 = ret" [hw-impl/src/pynqrypt_hls.cpp:21]   --->   Operation 128 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln23', hw-impl/src/pynqrypt.cpp:23) of constant 0 on local variable 'i' [28]  (1.59 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [25]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [25]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [25]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [25]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [25]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [25]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [25]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_25', hw-impl/src/pynqrypt.cpp:31) on port 'gmem' (hw-impl/src/pynqrypt.cpp:31) [106]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [41]  (7.3 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'phi' operation ('loop_index3_i') with incoming values : ('p_cast') [39]  (0 ns)
	'getelementptr' operation ('block_addr') [42]  (0 ns)
	'store' operation ('store_ln23', hw-impl/src/pynqrypt.cpp:23) of variable 'gmem_addr_read', hw-impl/src/pynqrypt.cpp:23 on array 'block', hw-impl/src/pynqrypt.cpp:21 [43]  (2.32 ns)

 <State 12>: 3.62ns
The critical path consists of the following:
	'store' operation ('store_ln37', hw-impl/src/pynqrypt.cpp:37) of constant 0 on array 'block_nonce', hw-impl/src/pynqrypt.cpp:20 [64]  (2.32 ns)
	blocking operation 1.3 ns on control path)

 <State 13>: 4.64ns
The critical path consists of the following:
	'load' operation ('pynqrypt_nonce_load') on array 'pynqrypt_nonce' [59]  (2.32 ns)
	'store' operation ('store_ln0') of variable 'pynqrypt_nonce_load' on array 'block_nonce', hw-impl/src/pynqrypt.cpp:20 [61]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln39', hw-impl/src/pynqrypt.cpp:39) of variable 'zext_ln39', hw-impl/src/pynqrypt.cpp:39 on array 'block_nonce', hw-impl/src/pynqrypt.cpp:20 [68]  (2.32 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', hw-impl/src/pynqrypt.cpp:45) [74]  (1.59 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', hw-impl/src/pynqrypt.cpp:45) [74]  (0 ns)
	'getelementptr' operation ('block_nonce_addr_5', hw-impl/src/pynqrypt.cpp:46) [82]  (0 ns)
	'load' operation ('block_nonce_load', hw-impl/src/pynqrypt.cpp:46) on array 'block_nonce', hw-impl/src/pynqrypt.cpp:20 [83]  (2.32 ns)

 <State 18>: 5.63ns
The critical path consists of the following:
	'load' operation ('block_nonce_load', hw-impl/src/pynqrypt.cpp:46) on array 'block_nonce', hw-impl/src/pynqrypt.cpp:20 [83]  (2.32 ns)
	'xor' operation ('xor_ln46', hw-impl/src/pynqrypt.cpp:46) [86]  (0.99 ns)
	'store' operation ('store_ln46', hw-impl/src/pynqrypt.cpp:46) of variable 'xor_ln46', hw-impl/src/pynqrypt.cpp:46 on array 'block', hw-impl/src/pynqrypt.cpp:21 [87]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'phi' operation ('loop_index_i5') with incoming values : ('p_cast2') [92]  (0 ns)
	'getelementptr' operation ('block_addr_2') [94]  (0 ns)
	'load' operation ('block_load_1') on array 'block', hw-impl/src/pynqrypt.cpp:21 [95]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'load' operation ('block_load_1') on array 'block', hw-impl/src/pynqrypt.cpp:21 [95]  (2.32 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln23', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [96]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_25', hw-impl/src/pynqrypt.cpp:31) on port 'gmem' (hw-impl/src/pynqrypt.cpp:31) [106]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_25', hw-impl/src/pynqrypt.cpp:31) on port 'gmem' (hw-impl/src/pynqrypt.cpp:31) [106]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_25', hw-impl/src/pynqrypt.cpp:31) on port 'gmem' (hw-impl/src/pynqrypt.cpp:31) [106]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_25', hw-impl/src/pynqrypt.cpp:31) on port 'gmem' (hw-impl/src/pynqrypt.cpp:31) [106]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
