- 👋 Hello! I’m @mankelly.
- 👀 I’m interested in [Embedded System Design](https://github.com/mankelly/VerilogProjects/tree/master/Nexys%20Tetris)! using Verilog/SystemVerilog and Embedded System Software development.
- 🌱 I’m currently learning [CPU design](https://github.com/mankelly/VerilogProjects/tree/master/8-bit%20CPU) and VHDL to expand my HDL library.
- 💞️ I’m looking to collaborate on Embedded Systems projects.
- 📫 How to reach me? Contact me on [LinkedIn](https://www.linkedin.com/in/mankelly96/)!

<!---
mankelly/mankelly is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
