 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : picorv32
Version: L-2016.03-SP5
Date   : Sun Dec 13 20:00:42 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v125c   Library: saed32rvt_tt1p05v125c
Wire Load Model Mode: Inactive.

  Startpoint: irq_pending_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_next_pc_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  irq_pending_reg_20_/CLK (DFFX1_HVT)      0.00      0.00 #     0.00 r
  irq_pending_reg_20_/Q (DFFX1_HVT)        0.05      0.16       0.16 f
  irq_pending[20] (net)          4                   0.00       0.16 f
  U5299/Y (INVX1_HVT)                      0.03      0.02 *     0.18 r
  n4948 (net)                    1                   0.00       0.18 r
  U5300/Y (OR2X1_HVT)                      0.04      0.06 *     0.25 r
  n10405 (net)                   3                   0.00       0.25 r
  U5303/Y (AND4X1_HVT)                     0.04      0.11 *     0.35 r
  n4960 (net)                    1                   0.00       0.35 r
  U5322/Y (AND4X1_HVT)                     0.05      0.12 *     0.47 r
  n4962 (net)                    1                   0.00       0.47 r
  U5323/Y (AND2X1_HVT)                     0.04      0.09 *     0.56 r
  n4964 (net)                    1                   0.00       0.56 r
  U5324/Y (OA21X1_HVT)                     0.05      0.10 *     0.65 r
  n7690 (net)                    5                   0.00       0.65 r
  U8121/Y (AND2X1_HVT)                     0.05      0.08 *     0.73 r
  n8360 (net)                    6                   0.00       0.73 r
  U8122/Y (NAND2X0_HVT)                    0.09      0.08 *     0.81 f
  n8359 (net)                    2                   0.00       0.81 f
  U6979/Y (IBUFFX8_HVT)                    0.03      0.08 *     0.89 r
  n10732 (net)                  20                   0.00       0.89 r
  U9470/Y (AND2X1_HVT)                     0.03      0.06 *     0.95 r
  n9863 (net)                    2                   0.00       0.95 r
  U9472/Y (NAND2X0_HVT)                    0.10      0.08 *     1.02 f
  n9865 (net)                    3                   0.00       1.02 f
  U9479/Y (OAI21X1_HVT)                    0.03      0.13 *     1.15 r
  n9772 (net)                    2                   0.00       1.15 r
  U9494/Y (AOI21X1_HVT)                    0.04      0.11 *     1.26 f
  n9510 (net)                    2                   0.00       1.26 f
  U9502/Y (OAI21X2_HVT)                    0.03      0.10 *     1.36 r
  n8517 (net)                    3                   0.00       1.36 r
  U9662/Y (AOI21X1_HVT)                    0.08      0.14 *     1.49 f
  n10231 (net)                   5                   0.00       1.49 f
  U9810/Y (OAI21X1_HVT)                    0.05      0.13 *     1.62 r
  n9119 (net)                    5                   0.00       1.62 r
  U10743/Y (AOI21X1_HVT)                   0.03      0.11 *     1.73 f
  n9077 (net)                    1                   0.00       1.73 f
  U10745/Y (XOR2X1_HVT)                    0.04      0.10 *     1.83 r
  n9078 (net)                    1                   0.00       1.83 r
  U10746/Y (AO222X1_HVT)                   0.05      0.09 *     1.92 r
  n3529 (net)                    1                   0.00       1.92 r
  reg_next_pc_reg_26_/D (DFFX2_HVT)        0.05      0.00 *     1.92 r
  data arrival time                                             1.92

  clock clk (rise edge)                              2.00       2.00
  clock network delay (ideal)                        0.00       2.00
  reg_next_pc_reg_26_/CLK (DFFX2_HVT)                0.00       2.00 r
  library setup time                                -0.08       1.92
  data required time                                            1.92
  ------------------------------------------------------------------------------------------
  data required time                                            1.92
  data arrival time                                            -1.92
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


1
