TimeQuest Timing Analyzer report for de0_debounce_cnt
Tue Dec 03 22:35:33 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk50'
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'ccd_sh_clk'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'ccd_sh_clk'
 21. Slow 1200mV 85C Model Hold: 'clk50'
 22. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'ccd_sh_clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'clk50'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Setup: 'ccd_sh_clk'
 45. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'ccd_sh_clk'
 49. Slow 1200mV 0C Model Hold: 'clk50'
 50. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'ccd_sh_clk'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Slow 1200mV 0C Model Metastability Report
 62. Fast 1200mV 0C Model Setup Summary
 63. Fast 1200mV 0C Model Hold Summary
 64. Fast 1200mV 0C Model Recovery Summary
 65. Fast 1200mV 0C Model Removal Summary
 66. Fast 1200mV 0C Model Minimum Pulse Width Summary
 67. Fast 1200mV 0C Model Setup: 'clk50'
 68. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 71. Fast 1200mV 0C Model Setup: 'ccd_sh_clk'
 72. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 75. Fast 1200mV 0C Model Hold: 'ccd_sh_clk'
 76. Fast 1200mV 0C Model Hold: 'clk50'
 77. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'ccd_sh_clk'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Fast 1200mV 0C Model Metastability Report
 89. Multicorner Timing Analysis Summary
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Board Trace Model Assignments
 95. Input Transition Times
 96. Slow Corner Signal Integrity Metrics
 97. Fast Corner Signal Integrity Metrics
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths
105. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; de0_debounce_cnt                                 ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C16F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; SDC File List                                                ;
+--------------------------+--------+--------------------------+
; SDC File Path            ; Status ; Read at                  ;
+--------------------------+--------+--------------------------+
; de0_debounce_cnt.out.sdc ; OK     ; Tue Dec 03 22:35:31 2013 ;
+--------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------+-----------+-------------+-----------+---------+-------------+------------+-----------+-------------+-------+--------+--------------+------------+----------+--------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period      ; Frequency ; Rise    ; Fall        ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List    ; Edge Shift ; Inverted ; Master ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+-------------+-----------+---------+-------------+------------+-----------+-------------+-------+--------+--------------+------------+----------+--------+--------------------------------------------------------------+----------------------------------------------------------------+
; altera_reserved_tck                                        ; Base      ; 100.000     ; 10.0 MHz  ; 0.000   ; 50.000      ;            ;           ;             ;       ;        ;              ;            ;          ;        ;                                                              ; { altera_reserved_tck }                                        ;
; ccd_sh_clk                                                 ; Generated ; 1200500.000 ; 0.0 MHz   ; 500.000 ; 1200500.000 ;            ;           ;             ;       ;        ;  1 51 120051 ;            ; true     ; clk50  ; CLOCK_50                                                     ; { sh_generator_inst|data_out|q }                               ;
; clk50                                                      ; Base      ; 20.000      ; 50.0 MHz  ; 0.000   ; 10.000      ;            ;           ;             ;       ;        ;              ;            ;          ;        ;                                                              ; { CLOCK_50 }                                                   ;
; clk50_virtual                                              ; Virtual   ; 20.000      ; 50.0 MHz  ; 0.000   ; 10.000      ;            ;           ;             ;       ;        ;              ;            ;          ;        ;                                                              ; { }                                                            ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000     ; 2.0 MHz   ; 0.000   ; 250.000     ; 50.00      ; 25        ; 1           ;       ;        ;              ;            ; false    ; clk50  ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2000.000    ; 0.5 MHz   ; 0.000   ; 1000.000    ; 50.00      ; 100       ; 1           ;       ;        ;              ;            ; false    ; clk50  ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------+-----------+-------------+-----------+---------+-------------+------------+-----------+-------------+-------+--------+--------------+------------+----------+--------+--------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                         ;
+-------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 131.3 MHz   ; 131.3 MHz       ; altera_reserved_tck                                        ;                                                               ;
; 299.22 MHz  ; 250.0 MHz       ; clk50                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1379.31 MHz ; 500.0 MHz       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin)                ;
; 1379.31 MHz ; 500.0 MHz       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 1424.5 MHz  ; 1.77 MHz        ; ccd_sh_clk                                                 ; limit due to low minimum pulse width violation (tcl)          ;
+-------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                      ;
+------------------------------------------------------------+-------------+---------------+
; Clock                                                      ; Slack       ; End Point TNS ;
+------------------------------------------------------------+-------------+---------------+
; clk50                                                      ; 16.658      ; 0.000         ;
; altera_reserved_tck                                        ; 46.192      ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.275     ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 1999.275    ; 0.000         ;
; ccd_sh_clk                                                 ; 1200499.298 ; 0.000         ;
+------------------------------------------------------------+-------------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                        ; 0.359 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.362 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.362 ; 0.000         ;
; ccd_sh_clk                                                 ; 0.385 ; 0.000         ;
; clk50                                                      ; 0.400 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.786 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.904 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; clk50                                                      ; 9.487   ; 0.000         ;
; altera_reserved_tck                                        ; 49.488  ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 249.756 ; 0.000         ;
; ccd_sh_clk                                                 ; 499.765 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 999.757 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                          ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.658 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 3.277      ;
; 16.733 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 3.202      ;
; 16.798 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 3.137      ;
; 16.897 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 3.038      ;
; 16.921 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 3.014      ;
; 16.931 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 3.004      ;
; 16.936 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.999      ;
; 16.937 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.998      ;
; 16.965 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.969      ;
; 16.972 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.962      ;
; 17.035 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.900      ;
; 17.067 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.867      ;
; 17.074 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.861      ;
; 17.074 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.860      ;
; 17.081 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.854      ;
; 17.086 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.848      ;
; 17.090 ; sh_generator:sh_generator_inst|counter[11] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.845      ;
; 17.095 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.840      ;
; 17.095 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.840      ;
; 17.097 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.837      ;
; 17.099 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.836      ;
; 17.100 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.835      ;
; 17.102 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.833      ;
; 17.120 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.815      ;
; 17.122 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.813      ;
; 17.130 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.805      ;
; 17.149 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.786      ;
; 17.170 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.765      ;
; 17.171 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.763      ;
; 17.174 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.761      ;
; 17.175 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.760      ;
; 17.185 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.749      ;
; 17.188 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.746      ;
; 17.192 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.742      ;
; 17.195 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.740      ;
; 17.199 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.735      ;
; 17.205 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.730      ;
; 17.214 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.721      ;
; 17.214 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.721      ;
; 17.216 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.719      ;
; 17.217 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.718      ;
; 17.225 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.710      ;
; 17.229 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.705      ;
; 17.230 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.705      ;
; 17.232 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.702      ;
; 17.235 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.700      ;
; 17.236 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.699      ;
; 17.237 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.698      ;
; 17.239 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.696      ;
; 17.240 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.695      ;
; 17.260 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.675      ;
; 17.270 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.665      ;
; 17.273 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.661      ;
; 17.287 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.647      ;
; 17.301 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.634      ;
; 17.306 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.628      ;
; 17.313 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.622      ;
; 17.317 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.617      ;
; 17.321 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.613      ;
; 17.329 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.606      ;
; 17.334 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.600      ;
; 17.334 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.601      ;
; 17.337 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.598      ;
; 17.338 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.597      ;
; 17.339 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.595      ;
; 17.339 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.596      ;
; 17.343 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.591      ;
; 17.351 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.584      ;
; 17.352 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.583      ;
; 17.353 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.582      ;
; 17.358 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.577      ;
; 17.359 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.576      ;
; 17.362 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.573      ;
; 17.363 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.572      ;
; 17.366 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.569      ;
; 17.368 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.567      ;
; 17.369 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.566      ;
; 17.371 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.563      ;
; 17.372 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.563      ;
; 17.373 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.562      ;
; 17.374 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.561      ;
; 17.377 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.558      ;
; 17.378 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.557      ;
; 17.378 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.557      ;
; 17.379 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.556      ;
; 17.382 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.553      ;
; 17.389 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.545      ;
; 17.391 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.543      ;
; 17.393 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.542      ;
; 17.399 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.536      ;
; 17.404 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.530      ;
; 17.409 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.526      ;
; 17.417 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.518      ;
; 17.428 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.060     ; 2.507      ;
; 17.430 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.504      ;
; 17.432 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.502      ;
; 17.432 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.502      ;
; 17.439 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.495      ;
; 17.441 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.493      ;
; 17.441 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.493      ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.981      ;
; 46.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.655      ;
; 46.697 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.181      ; 3.479      ;
; 47.064 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 3.107      ;
; 47.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.076      ;
; 47.107 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.089      ;
; 47.282 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 2.916      ;
; 47.331 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 2.840      ;
; 47.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 2.711      ;
; 47.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 2.652      ;
; 47.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 2.471      ;
; 47.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.199      ; 2.368      ;
; 47.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.287      ;
; 47.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 2.237      ;
; 48.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 2.132      ;
; 48.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 1.768      ;
; 48.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.176      ; 1.694      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.379      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.379      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.379      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.379      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.379      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.379      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.379      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.379      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.379      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.379      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.379      ;
; 95.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.379      ;
; 95.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.204      ;
; 95.867 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.812      ;
; 95.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.008      ;
; 95.959 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 3.719      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.942      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.942      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.942      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.942      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.942      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.942      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.942      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.942      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.942      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.942      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.942      ;
; 95.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.942      ;
; 96.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.907      ;
; 96.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.907      ;
; 96.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.907      ;
; 96.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.907      ;
; 96.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.907      ;
; 96.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.907      ;
; 96.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.907      ;
; 96.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.907      ;
; 96.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.907      ;
; 96.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.907      ;
; 96.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.907      ;
; 96.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.907      ;
; 96.028 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 3.650      ;
; 96.105 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.574      ;
; 96.107 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.572      ;
; 96.122 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 3.556      ;
; 96.132 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.547      ;
; 96.143 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.536      ;
; 96.145 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.534      ;
; 96.145 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.534      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.719      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.719      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.719      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.719      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.719      ;
; 96.248 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.431      ;
; 96.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.675      ;
; 96.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.675      ;
; 96.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.675      ;
; 96.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.675      ;
; 96.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.675      ;
; 96.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.675      ;
; 96.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.675      ;
; 96.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.675      ;
; 96.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.675      ;
; 96.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.675      ;
; 96.279 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.316     ; 3.400      ;
; 96.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.628      ;
; 96.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.628      ;
; 96.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.628      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.560      ;
; 96.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.537      ;
; 96.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.537      ;
; 96.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.537      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 499.275 ; for_ccd   ; for_ccd ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 0.659      ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                         ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1999.275 ; for_m     ; for_m   ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 2000.000     ; -0.061     ; 0.659      ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ccd_sh_clk'                                                               ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack       ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 1200499.298 ; for_sh    ; for_sh  ; ccd_sh_clk   ; ccd_sh_clk  ; 1200500.000  ; -0.038     ; 0.659      ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.363 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.874      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.375 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.884      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.877      ;
; 0.379 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.888      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.598      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.892      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.602      ;
; 0.386 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.895      ;
; 0.387 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.887      ;
; 0.389 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.898      ;
; 0.391 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.900      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.610      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.610      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.611      ;
; 0.395 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.612      ;
; 0.395 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.612      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.613      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.613      ;
; 0.396 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.613      ;
; 0.396 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.613      ;
; 0.396 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.896      ;
; 0.397 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.614      ;
; 0.397 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.906      ;
; 0.397 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.614      ;
; 0.399 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.899      ;
; 0.399 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.908      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.618      ;
; 0.401 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.323      ; 0.911      ;
; 0.402 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.322      ; 0.911      ;
; 0.403 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.903      ;
; 0.405 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.905      ;
; 0.413 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.630      ;
; 0.422 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.922      ;
; 0.424 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.641      ;
; 0.425 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.642      ;
; 0.431 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.314      ; 0.932      ;
; 0.434 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.934      ;
; 0.452 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.952      ;
; 0.480 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.697      ;
; 0.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.707      ;
; 0.500 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.717      ;
; 0.512 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.729      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.733      ;
; 0.517 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.734      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.735      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.735      ;
; 0.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.737      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.743      ;
; 0.536 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.753      ;
; 0.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.754      ;
; 0.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.754      ;
; 0.538 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.755      ;
; 0.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.758      ;
; 0.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.761      ;
; 0.545 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.762      ;
; 0.545 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.762      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.362 ; for_ccd   ; for_ccd ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                       ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.362 ; for_m     ; for_m   ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ccd_sh_clk'                                                          ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.385 ; for_sh    ; for_sh  ; ccd_sh_clk   ; ccd_sh_clk  ; 0.000        ; 0.038      ; 0.580      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.060      ; 0.617      ;
; 0.401 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.060      ; 0.618      ;
; 0.738 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.060      ; 0.955      ;
; 0.825 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.042      ;
; 0.994 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.211      ;
; 1.001 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.218      ;
; 1.068 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.286      ;
; 1.072 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.290      ;
; 1.073 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.291      ;
; 1.073 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.291      ;
; 1.074 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.292      ;
; 1.075 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.293      ;
; 1.078 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.296      ;
; 1.109 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.327      ;
; 1.165 ; sh_generator:sh_generator_inst|counter[1]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.383      ;
; 1.168 ; sh_generator:sh_generator_inst|counter[3]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.386      ;
; 1.172 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.390      ;
; 1.176 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.394      ;
; 1.177 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.395      ;
; 1.177 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.395      ;
; 1.178 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.396      ;
; 1.179 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.397      ;
; 1.182 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.400      ;
; 1.185 ; sh_generator:sh_generator_inst|counter[12]        ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.402      ;
; 1.199 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.416      ;
; 1.221 ; sh_generator:sh_generator_inst|counter[2]         ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.438      ;
; 1.224 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.441      ;
; 1.226 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.444      ;
; 1.228 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.445      ;
; 1.229 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.446      ;
; 1.237 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.455      ;
; 1.252 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.470      ;
; 1.266 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.484      ;
; 1.268 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.486      ;
; 1.269 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.487      ;
; 1.270 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.487      ;
; 1.270 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.487      ;
; 1.271 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.488      ;
; 1.277 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.495      ;
; 1.281 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.499      ;
; 1.282 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.500      ;
; 1.283 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.501      ;
; 1.284 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.502      ;
; 1.287 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.505      ;
; 1.299 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.517      ;
; 1.306 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.524      ;
; 1.307 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.525      ;
; 1.310 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.528      ;
; 1.311 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.529      ;
; 1.311 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.529      ;
; 1.311 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.529      ;
; 1.312 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.530      ;
; 1.312 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.530      ;
; 1.312 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.530      ;
; 1.313 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.531      ;
; 1.314 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.532      ;
; 1.315 ; sh_generator:sh_generator_inst|counter[14]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.532      ;
; 1.316 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.534      ;
; 1.317 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.535      ;
; 1.352 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.570      ;
; 1.356 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.574      ;
; 1.370 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.588      ;
; 1.372 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.590      ;
; 1.373 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.591      ;
; 1.382 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.600      ;
; 1.412 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.630      ;
; 1.413 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.631      ;
; 1.416 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.634      ;
; 1.417 ; sh_generator:sh_generator_inst|counter[2]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.634      ;
; 1.417 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.635      ;
; 1.417 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.635      ;
; 1.417 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.635      ;
; 1.418 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.636      ;
; 1.418 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.636      ;
; 1.418 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.636      ;
; 1.419 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.637      ;
; 1.419 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.637      ;
; 1.420 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.638      ;
; 1.422 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.640      ;
; 1.423 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.641      ;
; 1.423 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.641      ;
; 1.431 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.649      ;
; 1.435 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.653      ;
; 1.457 ; sh_generator:sh_generator_inst|counter[13]        ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.674      ;
; 1.461 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.679      ;
; 1.475 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.693      ;
; 1.475 ; sh_generator:sh_generator_inst|counter[12]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.692      ;
; 1.477 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.695      ;
; 1.478 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.696      ;
; 1.490 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.708      ;
; 1.504 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.722      ;
; 1.505 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.723      ;
; 1.506 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.724      ;
; 1.506 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.723      ;
; 1.507 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.725      ;
; 1.507 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.725      ;
; 1.508 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.726      ;
; 1.510 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.727      ;
; 1.511 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.729      ;
; 1.511 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.060      ; 1.728      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 1.410      ;
; 97.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.235      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.927      ;
; 98.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.885      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.839      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.839      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.839      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.839      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.723      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.684      ;
; 98.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.645      ;
; 98.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.645      ;
; 98.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.645      ;
; 98.289 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.645      ;
; 98.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.635      ;
; 98.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.630      ;
; 98.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.589      ;
; 98.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.542      ;
; 98.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.542      ;
; 98.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.542      ;
; 98.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.542      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.411      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.411      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.411      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.411      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.411      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.411      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.411      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.411      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.411      ;
; 98.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.411      ;
; 98.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.381      ;
; 98.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.381      ;
; 98.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.381      ;
; 98.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.381      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.284      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.284      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.284      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.284      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.284      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.284      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.284      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.284      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.284      ;
; 98.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.284      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.251      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.251      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.251      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.251      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.251      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.251      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.251      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.251      ;
; 98.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.251      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.904  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.122      ;
; 0.904  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.122      ;
; 0.904  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.122      ;
; 0.904  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.122      ;
; 0.904  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.122      ;
; 0.904  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.122      ;
; 0.904  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.122      ;
; 0.904  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.122      ;
; 0.904  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.122      ;
; 0.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.137      ;
; 0.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.137      ;
; 0.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.137      ;
; 0.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.137      ;
; 0.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.137      ;
; 0.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.137      ;
; 0.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.137      ;
; 0.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.137      ;
; 0.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.137      ;
; 0.920  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.137      ;
; 1.028  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.245      ;
; 1.028  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.245      ;
; 1.028  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.245      ;
; 1.028  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.245      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.058  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.275      ;
; 1.180  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.397      ;
; 1.180  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.397      ;
; 1.180  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.397      ;
; 1.180  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.397      ;
; 1.258  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.475      ;
; 1.294  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.511      ;
; 1.294  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.511      ;
; 1.294  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.511      ;
; 1.294  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.511      ;
; 1.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.515      ;
; 1.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.515      ;
; 1.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.515      ;
; 1.298  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.515      ;
; 1.303  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.518      ;
; 1.315  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.556      ;
; 1.328  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.552      ;
; 1.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.613      ;
; 1.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.613      ;
; 1.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.613      ;
; 1.396  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.613      ;
; 1.489  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.715      ;
; 1.531  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.773      ;
; 1.791  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.017      ;
; 50.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.321      ; 1.262      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.487  ; 9.717        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_address_reg0 ;
; 9.487  ; 9.717        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_datain_reg0  ;
; 9.488  ; 9.718        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 9.488  ; 9.718        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[0]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[10]                                                                                                        ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[11]                                                                                                        ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[12]                                                                                                        ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[13]                                                                                                        ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[14]                                                                                                        ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[15]                                                                                                        ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[1]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[2]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[3]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[4]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[5]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[6]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[7]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[8]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[9]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|data_out                                                                                                           ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|state.STATE_SH_LOW                                                                                                 ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                        ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                        ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                              ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~input|o                                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[0]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[10]|clk                                                                                                                 ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[11]|clk                                                                                                                 ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[12]|clk                                                                                                                 ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[13]|clk                                                                                                                 ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[14]|clk                                                                                                                 ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[15]|clk                                                                                                                 ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[1]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[2]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[3]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[4]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[5]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[6]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[7]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[8]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[9]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|data_out|clk                                                                                                                    ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|state.STATE_SH_LOW|clk                                                                                                          ;
; 9.756  ; 9.756        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                   ;
; 9.756  ; 9.756        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9|clk0                                                                   ;
; 9.762  ; 9.762        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                    ;
; 9.762  ; 9.762        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                      ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~input|i                                                                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~input|i                                                                                                                                  ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[0]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[10]                                                                                                        ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[11]                                                                                                        ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[12]                                                                                                        ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[13]                                                                                                        ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[14]                                                                                                        ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[15]                                                                                                        ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[1]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[2]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[3]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[4]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[5]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[6]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[7]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[8]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[9]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|data_out                                                                                                           ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|state.STATE_SH_LOW                                                                                                 ;
; 10.036 ; 10.266       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 10.036 ; 10.266       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_datain_reg0  ;
; 10.038 ; 10.268       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 10.038 ; 10.268       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_address_reg0 ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                      ;
; 10.237 ; 10.237       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                    ;
; 10.237 ; 10.237       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                      ;
; 10.243 ; 10.243       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                   ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9|clk0                                                                   ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[0]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[10]|clk                                                                                                                 ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[11]|clk                                                                                                                 ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[12]|clk                                                                                                                 ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[13]|clk                                                                                                                 ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[14]|clk                                                                                                                 ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[15]|clk                                                                                                                 ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[1]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[2]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[3]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[4]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[5]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[6]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[7]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[8]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[9]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|data_out|clk                                                                                                                    ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|state.STATE_SH_LOW|clk                                                                                                          ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~input|o                                                                                                                                  ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                        ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                        ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                           ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.535 ; 49.751       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ;
; 49.581 ; 49.765       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                           ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                           ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                           ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                           ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                           ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                             ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                             ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.756 ; 249.972      ; 0.216          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
; 249.843 ; 250.027      ; 0.184          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
; 249.988 ; 249.988      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 249.988 ; 249.988      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd|clk                                                                      ;
; 250.004 ; 250.004      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd|clk                                                                      ;
; 250.011 ; 250.011      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 250.011 ; 250.011      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 498.000 ; 500.000      ; 2.000          ; Min Period       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ccd_sh_clk'                                               ;
+-------------+--------------+----------------+------------------+------------+------------+------------+
; Slack       ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target     ;
+-------------+--------------+----------------+------------------+------------+------------+------------+
; 499.765     ; 499.949      ; 0.184          ; Low Pulse Width  ; ccd_sh_clk ; Rise       ; for_sh     ;
; 499.927     ; 499.927      ; 0.000          ; Low Pulse Width  ; ccd_sh_clk ; Rise       ; for_sh|clk ;
; 1199999.830 ; 1200000.046  ; 0.216          ; High Pulse Width ; ccd_sh_clk ; Rise       ; for_sh     ;
; 1200000.070 ; 1200000.070  ; 0.000          ; High Pulse Width ; ccd_sh_clk ; Rise       ; for_sh|clk ;
; 1200498.000 ; 1200500.000  ; 2.000          ; Min Period       ; ccd_sh_clk ; Rise       ; for_sh     ;
+-------------+--------------+----------------+------------------+------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                           ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 999.757  ; 999.973      ; 0.216          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
; 999.841  ; 1000.025     ; 0.184          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
; 999.988  ; 999.988      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 999.988  ; 999.988      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 999.997  ; 999.997      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m|clk                                                                        ;
; 1000.003 ; 1000.003     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m|clk                                                                        ;
; 1000.011 ; 1000.011     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 1000.011 ; 1000.011     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 1998.000 ; 2000.000     ; 2.000          ; Min Period       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.557 ; 2.847 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.869 ; 7.044 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; 3.004 ; 3.614 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; 3.004 ; 3.614 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.373  ; 0.135  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.423 ; -1.608 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; -2.142 ; -2.726 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; -2.142 ; -2.726 ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.011 ; 12.036 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 6.402  ; 6.327  ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 6.402  ; 6.327  ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 3.187  ; 3.092  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 3.187  ; 3.092  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 3.011  ; 2.910  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 3.011  ; 2.910  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.846 ; 9.873 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 6.237 ; 6.160 ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 6.237 ; 6.160 ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 2.760 ; 2.664 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 2.760 ; 2.664 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 2.591 ; 2.490 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 2.591 ; 2.490 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                          ;
+-------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 150.11 MHz  ; 150.11 MHz      ; altera_reserved_tck                                        ;                                                               ;
; 335.91 MHz  ; 250.0 MHz       ; clk50                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1555.21 MHz ; 500.0 MHz       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 1557.63 MHz ; 500.0 MHz       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin)                ;
; 1607.72 MHz ; 1.88 MHz        ; ccd_sh_clk                                                 ; limit due to low minimum pulse width violation (tcl)          ;
+-------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                       ;
+------------------------------------------------------------+-------------+---------------+
; Clock                                                      ; Slack       ; End Point TNS ;
+------------------------------------------------------------+-------------+---------------+
; clk50                                                      ; 17.023      ; 0.000         ;
; altera_reserved_tck                                        ; 46.669      ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.358     ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 1999.357    ; 0.000         ;
; ccd_sh_clk                                                 ; 1200499.378 ; 0.000         ;
+------------------------------------------------------------+-------------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                        ; 0.311 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.320 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.321 ; 0.000         ;
; ccd_sh_clk                                                 ; 0.341 ; 0.000         ;
; clk50                                                      ; 0.356 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.990 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.806 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; clk50                                                      ; 9.483   ; 0.000         ;
; altera_reserved_tck                                        ; 49.427  ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 249.751 ; 0.000         ;
; ccd_sh_clk                                                 ; 499.779 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 999.753 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                           ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.023 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.918      ;
; 17.096 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.845      ;
; 17.144 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.797      ;
; 17.235 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.706      ;
; 17.262 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.679      ;
; 17.267 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.674      ;
; 17.270 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.671      ;
; 17.272 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.669      ;
; 17.308 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.633      ;
; 17.341 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.600      ;
; 17.361 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.580      ;
; 17.393 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.548      ;
; 17.395 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.546      ;
; 17.403 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.538      ;
; 17.403 ; sh_generator:sh_generator_inst|counter[11] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.538      ;
; 17.417 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.524      ;
; 17.418 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.523      ;
; 17.422 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.519      ;
; 17.423 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.518      ;
; 17.425 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.516      ;
; 17.431 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.510      ;
; 17.432 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.509      ;
; 17.439 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.502      ;
; 17.444 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.497      ;
; 17.445 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.496      ;
; 17.449 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.492      ;
; 17.466 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.475      ;
; 17.485 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.456      ;
; 17.490 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.451      ;
; 17.495 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.446      ;
; 17.496 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.445      ;
; 17.504 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.437      ;
; 17.505 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.436      ;
; 17.514 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.427      ;
; 17.520 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.421      ;
; 17.521 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.420      ;
; 17.521 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.420      ;
; 17.522 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.419      ;
; 17.522 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.419      ;
; 17.528 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.413      ;
; 17.529 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.412      ;
; 17.534 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.407      ;
; 17.538 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.403      ;
; 17.542 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.399      ;
; 17.543 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.398      ;
; 17.543 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.398      ;
; 17.543 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.398      ;
; 17.544 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.397      ;
; 17.553 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.388      ;
; 17.554 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.387      ;
; 17.568 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.373      ;
; 17.570 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.371      ;
; 17.580 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.361      ;
; 17.585 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.356      ;
; 17.595 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.346      ;
; 17.607 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.334      ;
; 17.620 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.321      ;
; 17.621 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.320      ;
; 17.630 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.311      ;
; 17.631 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.310      ;
; 17.631 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.310      ;
; 17.632 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.309      ;
; 17.632 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.309      ;
; 17.636 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.305      ;
; 17.637 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.304      ;
; 17.641 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.300      ;
; 17.642 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.299      ;
; 17.648 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.293      ;
; 17.649 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.292      ;
; 17.651 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.290      ;
; 17.652 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.289      ;
; 17.656 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.285      ;
; 17.657 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.284      ;
; 17.658 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.283      ;
; 17.659 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.282      ;
; 17.661 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.280      ;
; 17.661 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.280      ;
; 17.662 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.279      ;
; 17.663 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.278      ;
; 17.666 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.275      ;
; 17.666 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.275      ;
; 17.667 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.274      ;
; 17.669 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.272      ;
; 17.670 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.271      ;
; 17.671 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.270      ;
; 17.672 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.269      ;
; 17.680 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.261      ;
; 17.681 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.260      ;
; 17.681 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.260      ;
; 17.688 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.253      ;
; 17.691 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.250      ;
; 17.695 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.246      ;
; 17.698 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.243      ;
; 17.703 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.238      ;
; 17.710 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.231      ;
; 17.722 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.219      ;
; 17.723 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.218      ;
; 17.725 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.216      ;
; 17.725 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.216      ;
; 17.727 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.054     ; 2.214      ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.565      ;
; 46.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 3.261      ;
; 47.144 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 3.093      ;
; 47.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.789      ;
; 47.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.741      ;
; 47.502 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 2.751      ;
; 47.669 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 2.585      ;
; 47.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 2.542      ;
; 47.817 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.417      ;
; 47.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.360      ;
; 48.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.204      ;
; 48.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.129      ;
; 48.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.041      ;
; 48.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 2.016      ;
; 48.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.898      ;
; 48.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.593      ;
; 48.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.506      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.957      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.957      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.957      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.957      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.957      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.957      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.957      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.957      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.957      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.957      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.957      ;
; 95.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.957      ;
; 96.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.820      ;
; 96.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.820      ;
; 96.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.820      ;
; 96.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.820      ;
; 96.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.820      ;
; 96.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.820      ;
; 96.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.820      ;
; 96.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.820      ;
; 96.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.820      ;
; 96.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.820      ;
; 96.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.820      ;
; 96.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.820      ;
; 96.290 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.424      ;
; 96.326 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 3.616      ;
; 96.343 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 3.370      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.573      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.573      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.573      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.573      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.573      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.573      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.573      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.573      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.573      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.573      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.573      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.573      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.531      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.531      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.531      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.531      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.531      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.531      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.531      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.531      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.531      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.531      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.531      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.531      ;
; 96.430 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 3.283      ;
; 96.504 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 3.209      ;
; 96.515 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.199      ;
; 96.516 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.198      ;
; 96.538 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.176      ;
; 96.549 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.165      ;
; 96.551 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.163      ;
; 96.551 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.163      ;
; 96.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.363      ;
; 96.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.363      ;
; 96.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.363      ;
; 96.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.363      ;
; 96.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.363      ;
; 96.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.302      ;
; 96.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.302      ;
; 96.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.302      ;
; 96.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.302      ;
; 96.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.302      ;
; 96.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.302      ;
; 96.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.302      ;
; 96.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.302      ;
; 96.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.302      ;
; 96.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.302      ;
; 96.637 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.077      ;
; 96.665 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 3.049      ;
; 96.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.270      ;
; 96.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.270      ;
; 96.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.270      ;
; 96.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.191      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.172      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.172      ;
; 96.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.172      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 499.358 ; for_ccd   ; for_ccd ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 0.583      ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1999.357 ; for_m     ; for_m   ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 2000.000     ; -0.055     ; 0.583      ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ccd_sh_clk'                                                                ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack       ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 1200499.378 ; for_sh    ; for_sh  ; ccd_sh_clk   ; ccd_sh_clk  ; 1200500.000  ; -0.034     ; 0.583      ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.531      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.548      ;
; 0.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.548      ;
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.553      ;
; 0.356 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.561      ;
; 0.362 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.279      ; 0.810      ;
; 0.364 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.279      ; 0.812      ;
; 0.366 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.566      ;
; 0.369 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.824      ;
; 0.373 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.828      ;
; 0.374 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.829      ;
; 0.376 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.279      ; 0.824      ;
; 0.377 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.576      ;
; 0.378 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.833      ;
; 0.380 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.279      ; 0.828      ;
; 0.380 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.835      ;
; 0.382 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.837      ;
; 0.384 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.583      ;
; 0.385 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.279      ; 0.833      ;
; 0.386 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.279      ; 0.834      ;
; 0.389 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.279      ; 0.837      ;
; 0.389 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.844      ;
; 0.390 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.845      ;
; 0.393 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.287      ; 0.849      ;
; 0.394 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.286      ; 0.849      ;
; 0.406 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.279      ; 0.854      ;
; 0.413 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.280      ; 0.862      ;
; 0.417 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.279      ; 0.865      ;
; 0.431 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.630      ;
; 0.433 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.279      ; 0.881      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.639      ;
; 0.449 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.664      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.471 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.674      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.675      ;
; 0.476 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.675      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.682      ;
; 0.487 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.687      ;
; 0.487 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.687      ;
; 0.488 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.688      ;
; 0.490 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.690      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.692      ;
; 0.493 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.692      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.695      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.320 ; for_m     ; for_m   ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.321 ; for_ccd   ; for_ccd ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ccd_sh_clk'                                                           ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.341 ; for_sh    ; for_sh  ; ccd_sh_clk   ; ccd_sh_clk  ; 0.000        ; 0.034      ; 0.519      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.054      ; 0.554      ;
; 0.357 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 0.555      ;
; 0.670 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 0.868      ;
; 0.745 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 0.000        ; 0.054      ; 0.943      ;
; 0.897 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.095      ;
; 0.903 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.101      ;
; 0.965 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.163      ;
; 0.970 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.168      ;
; 0.973 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.171      ;
; 0.973 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.171      ;
; 0.974 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.172      ;
; 0.978 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.176      ;
; 0.986 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.184      ;
; 1.013 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.211      ;
; 1.057 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.255      ;
; 1.062 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.260      ;
; 1.065 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.263      ;
; 1.065 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.263      ;
; 1.066 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.264      ;
; 1.069 ; sh_generator:sh_generator_inst|counter[1]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.267      ;
; 1.070 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.268      ;
; 1.073 ; sh_generator:sh_generator_inst|counter[3]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.271      ;
; 1.078 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.276      ;
; 1.087 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.285      ;
; 1.088 ; sh_generator:sh_generator_inst|counter[12]        ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.286      ;
; 1.108 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.306      ;
; 1.112 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.310      ;
; 1.115 ; sh_generator:sh_generator_inst|counter[2]         ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.313      ;
; 1.122 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.320      ;
; 1.125 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.323      ;
; 1.131 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.329      ;
; 1.133 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.331      ;
; 1.145 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.343      ;
; 1.145 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.343      ;
; 1.146 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.344      ;
; 1.150 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.348      ;
; 1.150 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.348      ;
; 1.151 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.349      ;
; 1.153 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.351      ;
; 1.155 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.353      ;
; 1.158 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.356      ;
; 1.158 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.356      ;
; 1.159 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.357      ;
; 1.171 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.369      ;
; 1.177 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.375      ;
; 1.177 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.375      ;
; 1.182 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.380      ;
; 1.182 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.380      ;
; 1.185 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.383      ;
; 1.185 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.383      ;
; 1.185 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.383      ;
; 1.185 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.383      ;
; 1.186 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.384      ;
; 1.186 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.384      ;
; 1.190 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.388      ;
; 1.190 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.388      ;
; 1.198 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.396      ;
; 1.198 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.396      ;
; 1.214 ; sh_generator:sh_generator_inst|counter[14]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.412      ;
; 1.223 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.421      ;
; 1.240 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.438      ;
; 1.242 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.440      ;
; 1.243 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.441      ;
; 1.245 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.443      ;
; 1.265 ; sh_generator:sh_generator_inst|counter[2]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.463      ;
; 1.266 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.464      ;
; 1.270 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.468      ;
; 1.271 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.469      ;
; 1.275 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.473      ;
; 1.276 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.474      ;
; 1.278 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.476      ;
; 1.278 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.476      ;
; 1.279 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.477      ;
; 1.279 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.477      ;
; 1.279 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.477      ;
; 1.280 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.478      ;
; 1.280 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.478      ;
; 1.283 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.481      ;
; 1.284 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.482      ;
; 1.291 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.489      ;
; 1.292 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.490      ;
; 1.298 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.496      ;
; 1.305 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.503      ;
; 1.316 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.514      ;
; 1.335 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.533      ;
; 1.336 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.534      ;
; 1.338 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.536      ;
; 1.342 ; sh_generator:sh_generator_inst|counter[13]        ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.540      ;
; 1.343 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.541      ;
; 1.345 ; sh_generator:sh_generator_inst|counter[12]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.543      ;
; 1.362 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.560      ;
; 1.362 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.560      ;
; 1.363 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.561      ;
; 1.363 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.561      ;
; 1.365 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.563      ;
; 1.365 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.563      ;
; 1.365 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.563      ;
; 1.370 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.568      ;
; 1.373 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.571      ;
; 1.373 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.054      ; 1.571      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.263      ;
; 97.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.999      ;
; 98.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.721      ;
; 98.224 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.698      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.646      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.646      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.646      ;
; 98.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.646      ;
; 98.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.514      ;
; 98.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.519      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.473      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.473      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.473      ;
; 98.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.473      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.463      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.463      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.463      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.463      ;
; 98.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.462      ;
; 98.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.427      ;
; 98.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.383      ;
; 98.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.383      ;
; 98.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.383      ;
; 98.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.383      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.265      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.235      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.235      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.235      ;
; 98.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.235      ;
; 98.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.143      ;
; 98.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.143      ;
; 98.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.143      ;
; 98.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.143      ;
; 98.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.143      ;
; 98.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.143      ;
; 98.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.143      ;
; 98.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.143      ;
; 98.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.143      ;
; 98.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.143      ;
; 98.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.124      ;
; 98.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.124      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.006      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.006      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.006      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.006      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.006      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.006      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.006      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.006      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.006      ;
; 0.828  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.027      ;
; 0.828  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.027      ;
; 0.828  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.027      ;
; 0.828  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.027      ;
; 0.828  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.027      ;
; 0.828  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.027      ;
; 0.828  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.027      ;
; 0.828  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.027      ;
; 0.828  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.027      ;
; 0.828  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.027      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.124      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.124      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.124      ;
; 0.924  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.124      ;
; 0.951  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 0.951  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.150      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.258      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.258      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.258      ;
; 1.059  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.258      ;
; 1.142  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.341      ;
; 1.168  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.367      ;
; 1.168  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.367      ;
; 1.168  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.367      ;
; 1.168  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.367      ;
; 1.173  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.372      ;
; 1.178  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.377      ;
; 1.178  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.377      ;
; 1.178  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.377      ;
; 1.178  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.377      ;
; 1.198  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.417      ;
; 1.205  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.409      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.449      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.449      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.449      ;
; 1.250  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.449      ;
; 1.341  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.547      ;
; 1.398  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.617      ;
; 1.644  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.847      ;
; 50.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.370      ; 1.144      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.483  ; 9.713        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 9.483  ; 9.713        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_address_reg0 ;
; 9.485  ; 9.715        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 9.485  ; 9.715        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_datain_reg0  ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[0]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[10]                                                                                                        ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[11]                                                                                                        ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[12]                                                                                                        ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[13]                                                                                                        ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[14]                                                                                                        ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[15]                                                                                                        ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[1]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[2]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[3]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[4]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[5]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[6]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[7]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[8]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[9]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|data_out                                                                                                           ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|state.STATE_SH_LOW                                                                                                 ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                        ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                        ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                              ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~input|o                                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[0]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[10]|clk                                                                                                                 ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[11]|clk                                                                                                                 ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[12]|clk                                                                                                                 ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[13]|clk                                                                                                                 ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[14]|clk                                                                                                                 ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[15]|clk                                                                                                                 ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[1]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[2]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[3]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[4]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[5]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[6]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[7]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[8]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[9]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|data_out|clk                                                                                                                    ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|state.STATE_SH_LOW|clk                                                                                                          ;
; 9.750  ; 9.750        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                   ;
; 9.750  ; 9.750        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9|clk0                                                                   ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                      ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~input|i                                                                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~input|i                                                                                                                                  ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[0]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[10]                                                                                                        ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[11]                                                                                                        ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[12]                                                                                                        ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[13]                                                                                                        ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[14]                                                                                                        ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[15]                                                                                                        ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[1]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[2]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[3]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[4]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[5]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[6]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[7]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[8]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[9]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|data_out                                                                                                           ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|state.STATE_SH_LOW                                                                                                 ;
; 10.051 ; 10.281       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 10.051 ; 10.281       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_datain_reg0  ;
; 10.053 ; 10.283       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 10.053 ; 10.283       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_address_reg0 ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                      ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                      ;
; 10.249 ; 10.249       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                   ;
; 10.249 ; 10.249       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9|clk0                                                                   ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[0]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[10]|clk                                                                                                                 ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[11]|clk                                                                                                                 ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[12]|clk                                                                                                                 ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[13]|clk                                                                                                                 ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[14]|clk                                                                                                                 ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[15]|clk                                                                                                                 ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[1]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[2]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[3]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[4]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[5]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[6]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[7]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[8]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[9]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|data_out|clk                                                                                                                    ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|state.STATE_SH_LOW|clk                                                                                                          ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~input|o                                                                                                                                  ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                        ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                        ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg       ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0 ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg       ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0  ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0  ;
; 49.483 ; 49.699       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                 ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                         ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                  ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                             ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                             ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                             ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                             ;
; 49.523 ; 49.707       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                             ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                    ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]          ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]          ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]          ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]          ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                     ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]              ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]               ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                     ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                      ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                         ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                   ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                   ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                   ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                   ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                   ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                       ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                 ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                  ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                  ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                  ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                  ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                  ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                  ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                  ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                  ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                ;
; 49.524 ; 49.708       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                 ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                             ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                     ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                     ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                         ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                    ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                ;
; 49.525 ; 49.709       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
; 249.848 ; 250.032      ; 0.184          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
; 249.986 ; 249.986      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 249.986 ; 249.986      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 249.991 ; 249.991      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd|clk                                                                      ;
; 250.008 ; 250.008      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd|clk                                                                      ;
; 250.013 ; 250.013      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 250.013 ; 250.013      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 498.000 ; 500.000      ; 2.000          ; Min Period       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ccd_sh_clk'                                                ;
+-------------+--------------+----------------+------------------+------------+------------+------------+
; Slack       ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target     ;
+-------------+--------------+----------------+------------------+------------+------------+------------+
; 499.779     ; 499.963      ; 0.184          ; Low Pulse Width  ; ccd_sh_clk ; Rise       ; for_sh     ;
; 499.939     ; 499.939      ; 0.000          ; Low Pulse Width  ; ccd_sh_clk ; Rise       ; for_sh|clk ;
; 1199999.819 ; 1200000.035  ; 0.216          ; High Pulse Width ; ccd_sh_clk ; Rise       ; for_sh     ;
; 1200000.059 ; 1200000.059  ; 0.000          ; High Pulse Width ; ccd_sh_clk ; Rise       ; for_sh|clk ;
; 1200498.000 ; 1200500.000  ; 2.000          ; Min Period       ; ccd_sh_clk ; Rise       ; for_sh     ;
+-------------+--------------+----------------+------------------+------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                   ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                           ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 999.753  ; 999.969      ; 0.216          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
; 999.846  ; 1000.030     ; 0.184          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
; 999.986  ; 999.986      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 999.986  ; 999.986      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 999.993  ; 999.993      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m|clk                                                                        ;
; 1000.006 ; 1000.006     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m|clk                                                                        ;
; 1000.013 ; 1000.013     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 1000.013 ; 1000.013     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 1998.000 ; 2000.000     ; 2.000          ; Min Period       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.585 ; 2.852 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.772 ; 6.992 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; 2.631 ; 3.143 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; 2.631 ; 3.143 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.215  ; -0.064 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.607 ; -1.839 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; -1.861 ; -2.355 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; -1.861 ; -2.355 ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.593 ; 11.572 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 6.032  ; 5.931  ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 6.032  ; 5.931  ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 3.219  ; 3.080  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 3.219  ; 3.080  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 3.052  ; 2.927  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 3.052  ; 2.927  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.448 ; 9.429 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 5.884 ; 5.782 ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 5.884 ; 5.782 ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 2.842 ; 2.703 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 2.842 ; 2.703 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 2.680 ; 2.556 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 2.680 ; 2.556 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                       ;
+------------------------------------------------------------+-------------+---------------+
; Clock                                                      ; Slack       ; End Point TNS ;
+------------------------------------------------------------+-------------+---------------+
; clk50                                                      ; 18.105      ; 0.000         ;
; altera_reserved_tck                                        ; 48.128      ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.593     ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 1999.593    ; 0.000         ;
; ccd_sh_clk                                                 ; 1200499.606 ; 0.000         ;
+------------------------------------------------------------+-------------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                        ; 0.187 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.195 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.195 ; 0.000         ;
; ccd_sh_clk                                                 ; 0.208 ; 0.000         ;
; clk50                                                      ; 0.212 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.638 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.504 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; clk50                                                      ; 9.203   ; 0.000         ;
; altera_reserved_tck                                        ; 49.286  ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 249.785 ; 0.000         ;
; ccd_sh_clk                                                 ; 499.778 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 999.785 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                           ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.105 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.847      ;
; 18.148 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.804      ;
; 18.184 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.768      ;
; 18.237 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.715      ;
; 18.258 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.695      ;
; 18.275 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.678      ;
; 18.278 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.675      ;
; 18.279 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.674      ;
; 18.281 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.672      ;
; 18.303 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.650      ;
; 18.321 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.631      ;
; 18.335 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.617      ;
; 18.341 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.612      ;
; 18.345 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.607      ;
; 18.347 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.606      ;
; 18.350 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.602      ;
; 18.350 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.602      ;
; 18.356 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.597      ;
; 18.363 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.589      ;
; 18.363 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.589      ;
; 18.363 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.590      ;
; 18.364 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.589      ;
; 18.370 ; sh_generator:sh_generator_inst|counter[11] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.583      ;
; 18.371 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.582      ;
; 18.378 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.574      ;
; 18.378 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.575      ;
; 18.379 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.573      ;
; 18.388 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.564      ;
; 18.393 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.559      ;
; 18.393 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.559      ;
; 18.406 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.546      ;
; 18.406 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.546      ;
; 18.407 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.546      ;
; 18.409 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.544      ;
; 18.414 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.538      ;
; 18.422 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.531      ;
; 18.423 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.530      ;
; 18.424 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.528      ;
; 18.428 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.525      ;
; 18.428 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.525      ;
; 18.429 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.523      ;
; 18.429 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.523      ;
; 18.431 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.522      ;
; 18.435 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.518      ;
; 18.437 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.516      ;
; 18.439 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.514      ;
; 18.439 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.513      ;
; 18.440 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.513      ;
; 18.441 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.512      ;
; 18.442 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.510      ;
; 18.442 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.510      ;
; 18.451 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.502      ;
; 18.467 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.485      ;
; 18.475 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.478      ;
; 18.477 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.475      ;
; 18.482 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.470      ;
; 18.482 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.470      ;
; 18.488 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.465      ;
; 18.488 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.465      ;
; 18.488 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.465      ;
; 18.491 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.462      ;
; 18.492 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.461      ;
; 18.493 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.460      ;
; 18.495 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.457      ;
; 18.495 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.457      ;
; 18.497 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.456      ;
; 18.498 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.455      ;
; 18.503 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.450      ;
; 18.503 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.450      ;
; 18.503 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.450      ;
; 18.505 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.448      ;
; 18.506 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.447      ;
; 18.507 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.445      ;
; 18.507 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.445      ;
; 18.509 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.444      ;
; 18.512 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.441      ;
; 18.515 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.438      ;
; 18.516 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.437      ;
; 18.516 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.437      ;
; 18.519 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.434      ;
; 18.520 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.433      ;
; 18.520 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.433      ;
; 18.521 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.432      ;
; 18.523 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.430      ;
; 18.523 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.430      ;
; 18.524 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.429      ;
; 18.524 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.429      ;
; 18.531 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.421      ;
; 18.537 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.416      ;
; 18.537 ; sh_generator:sh_generator_inst|counter[15] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.416      ;
; 18.549 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.404      ;
; 18.550 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.403      ;
; 18.550 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.402      ;
; 18.551 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.401      ;
; 18.553 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.400      ;
; 18.555 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.397      ;
; 18.556 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.397      ;
; 18.556 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.397      ;
; 18.556 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.034     ; 1.397      ;
; 18.557 ; sh_generator:sh_generator_inst|counter[13] ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.395      ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 2.294      ;
; 48.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 2.082      ;
; 48.464 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.961      ;
; 48.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.771      ;
; 48.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.721      ;
; 48.734 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.703      ;
; 48.800 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.639      ;
; 48.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.604      ;
; 48.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.504      ;
; 48.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.489      ;
; 49.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.382      ;
; 49.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.338      ;
; 49.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.316      ;
; 49.123 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.301      ;
; 49.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 1.203      ;
; 49.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.013      ;
; 49.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 0.973      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.484      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.484      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.484      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.484      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.484      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.484      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.484      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.484      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.484      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.484      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.484      ;
; 97.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.484      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.414      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.414      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.414      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.414      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.414      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.414      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.414      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.414      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.414      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.414      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.414      ;
; 97.535 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.414      ;
; 97.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.339      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.713 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.236      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.220      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.220      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.220      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.220      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.220      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.220      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.220      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.220      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.220      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.220      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.220      ;
; 97.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.220      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.162      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.162      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.162      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.162      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.162      ;
; 97.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.127      ;
; 97.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.127      ;
; 97.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.127      ;
; 97.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.127      ;
; 97.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.127      ;
; 97.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.127      ;
; 97.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.127      ;
; 97.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.127      ;
; 97.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.127      ;
; 97.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.127      ;
; 97.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.101      ;
; 97.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.101      ;
; 97.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.101      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.078      ;
; 97.871 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 1.937      ;
; 97.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.044      ;
; 97.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.044      ;
; 97.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.044      ;
; 97.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.044      ;
; 97.939 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.866      ;
; 97.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.999      ;
; 97.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.999      ;
; 97.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.999      ;
; 97.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.999      ;
; 97.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.999      ;
; 97.967 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 1.838      ;
; 97.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.976      ;
; 97.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.976      ;
; 97.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.976      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 499.593 ; for_ccd   ; for_ccd ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 0.359      ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1999.593 ; for_m     ; for_m   ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 2000.000     ; -0.035     ; 0.359      ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ccd_sh_clk'                                                                ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack       ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 1200499.606 ; for_sh    ; for_sh  ; ccd_sh_clk   ; ccd_sh_clk  ; 1200500.000  ; -0.022     ; 0.359      ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.475      ;
; 0.191 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.477      ;
; 0.193 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.479      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.476      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.484      ;
; 0.198 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.484      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.485      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.486      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.482      ;
; 0.201 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.487      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.185      ; 0.491      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.487      ;
; 0.206 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.492      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.208 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.489      ;
; 0.208 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.209 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.490      ;
; 0.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.211 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.492      ;
; 0.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.331      ;
; 0.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.331      ;
; 0.213 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.494      ;
; 0.218 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.337      ;
; 0.221 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.502      ;
; 0.222 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.180      ; 0.506      ;
; 0.224 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.343      ;
; 0.228 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.509      ;
; 0.233 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.352      ;
; 0.237 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.518      ;
; 0.254 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.373      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.262 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.383      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.392      ;
; 0.274 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.393      ;
; 0.275 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.395      ;
; 0.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.397      ;
; 0.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.398      ;
; 0.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.398      ;
; 0.281 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.401      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.195 ; for_ccd   ; for_ccd ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.195 ; for_m     ; for_m   ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ccd_sh_clk'                                                           ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.208 ; for_sh    ; for_sh  ; ccd_sh_clk   ; ccd_sh_clk  ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.212 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.331      ;
; 0.215 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.334      ;
; 0.390 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.509      ;
; 0.435 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.554      ;
; 0.515 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.633      ;
; 0.529 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.647      ;
; 0.569 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.687      ;
; 0.570 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.688      ;
; 0.571 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.689      ;
; 0.574 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.692      ;
; 0.574 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.692      ;
; 0.574 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.692      ;
; 0.574 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.692      ;
; 0.577 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.695      ;
; 0.606 ; sh_generator:sh_generator_inst|counter[1]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.724      ;
; 0.608 ; sh_generator:sh_generator_inst|counter[3]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.726      ;
; 0.615 ; sh_generator:sh_generator_inst|counter[12]        ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.734      ;
; 0.626 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.744      ;
; 0.627 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.745      ;
; 0.628 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.746      ;
; 0.631 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.749      ;
; 0.631 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.749      ;
; 0.631 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.749      ;
; 0.631 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.749      ;
; 0.634 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.752      ;
; 0.642 ; sh_generator:sh_generator_inst|counter[2]         ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.761      ;
; 0.645 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.764      ;
; 0.646 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.764      ;
; 0.646 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.764      ;
; 0.650 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.768      ;
; 0.653 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.771      ;
; 0.668 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.786      ;
; 0.668 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.786      ;
; 0.670 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.788      ;
; 0.670 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.788      ;
; 0.672 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.790      ;
; 0.675 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.793      ;
; 0.679 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.797      ;
; 0.680 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.798      ;
; 0.683 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.801      ;
; 0.685 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.803      ;
; 0.688 ; sh_generator:sh_generator_inst|counter[14]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.807      ;
; 0.688 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.806      ;
; 0.688 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.806      ;
; 0.688 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.806      ;
; 0.688 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.806      ;
; 0.703 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.821      ;
; 0.703 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.821      ;
; 0.704 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.822      ;
; 0.704 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.822      ;
; 0.705 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.823      ;
; 0.705 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.823      ;
; 0.708 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.826      ;
; 0.708 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.826      ;
; 0.712 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.830      ;
; 0.725 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.843      ;
; 0.727 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.845      ;
; 0.727 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.845      ;
; 0.729 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.847      ;
; 0.736 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.854      ;
; 0.747 ; sh_generator:sh_generator_inst|counter[2]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.865      ;
; 0.747 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.866      ;
; 0.756 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.874      ;
; 0.759 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.878      ;
; 0.760 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.878      ;
; 0.761 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.879      ;
; 0.762 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.880      ;
; 0.762 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.880      ;
; 0.763 ; sh_generator:sh_generator_inst|counter[13]        ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.882      ;
; 0.763 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.881      ;
; 0.764 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.882      ;
; 0.765 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.883      ;
; 0.765 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.883      ;
; 0.765 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.883      ;
; 0.765 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.883      ;
; 0.767 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.885      ;
; 0.767 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.885      ;
; 0.767 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.885      ;
; 0.767 ; sh_generator:sh_generator_inst|counter[9]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.885      ;
; 0.777 ; sh_generator:sh_generator_inst|counter[12]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.896      ;
; 0.784 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.902      ;
; 0.784 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.902      ;
; 0.786 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.904      ;
; 0.793 ; sh_generator:sh_generator_inst|counter[10]        ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.911      ;
; 0.794 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.912      ;
; 0.795 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.913      ;
; 0.796 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.914      ;
; 0.799 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.918      ;
; 0.799 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.917      ;
; 0.799 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.917      ;
; 0.799 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.917      ;
; 0.799 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.917      ;
; 0.804 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.922      ;
; 0.804 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.922      ;
; 0.804 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.034      ; 0.922      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 0.799      ;
; 98.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.358      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.133      ;
; 98.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.120      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.026      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.026      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.026      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.026      ;
; 98.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.984      ;
; 98.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 0.974      ;
; 99.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.944      ;
; 99.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.944      ;
; 99.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.944      ;
; 99.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.944      ;
; 99.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.937      ;
; 99.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.929      ;
; 99.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.907      ;
; 99.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.859      ;
; 99.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.859      ;
; 99.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.859      ;
; 99.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.859      ;
; 99.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.793      ;
; 99.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.793      ;
; 99.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.793      ;
; 99.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.793      ;
; 99.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.793      ;
; 99.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.793      ;
; 99.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.793      ;
; 99.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.793      ;
; 99.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.793      ;
; 99.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.793      ;
; 99.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.777      ;
; 99.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.777      ;
; 99.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.777      ;
; 99.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.777      ;
; 99.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.725      ;
; 99.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.725      ;
; 99.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.725      ;
; 99.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.725      ;
; 99.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.725      ;
; 99.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.725      ;
; 99.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.725      ;
; 99.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.725      ;
; 99.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.725      ;
; 99.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.725      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.699      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.699      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.699      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.699      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.699      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.699      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.699      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.699      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.699      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.623      ;
; 0.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.623      ;
; 0.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.623      ;
; 0.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.623      ;
; 0.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.623      ;
; 0.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.623      ;
; 0.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.623      ;
; 0.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.623      ;
; 0.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.623      ;
; 0.504  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.623      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.506  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.625      ;
; 0.566  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.685      ;
; 0.566  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.685      ;
; 0.566  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.685      ;
; 0.566  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.685      ;
; 0.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.578  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.697      ;
; 0.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.767      ;
; 0.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.767      ;
; 0.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.767      ;
; 0.648  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.767      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.818      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.825      ;
; 0.707  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.841      ;
; 0.719  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.836      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.724  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.843      ;
; 0.733  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.857      ;
; 0.769  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.888      ;
; 0.769  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.888      ;
; 0.769  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.888      ;
; 0.769  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.888      ;
; 0.834  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.961      ;
; 0.835  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.971      ;
; 0.990  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.115      ;
; 50.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.525      ; 0.700      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.203  ; 9.433        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 9.203  ; 9.433        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_address_reg0 ;
; 9.205  ; 9.435        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 9.205  ; 9.435        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_datain_reg0  ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[0]                                                                                                         ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[10]                                                                                                        ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[11]                                                                                                        ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[15]                                                                                                        ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[1]                                                                                                         ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[3]                                                                                                         ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[4]                                                                                                         ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[5]                                                                                                         ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[6]                                                                                                         ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[7]                                                                                                         ;
; 9.265  ; 9.449        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[9]                                                                                                         ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[12]                                                                                                        ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[13]                                                                                                        ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[14]                                                                                                        ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[2]                                                                                                         ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[8]                                                                                                         ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|data_out                                                                                                           ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|state.STATE_SH_LOW                                                                                                 ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                        ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                        ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                              ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~input|o                                                                                                                                  ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[0]|clk                                                                                                                  ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[10]|clk                                                                                                                 ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[11]|clk                                                                                                                 ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[12]|clk                                                                                                                 ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[13]|clk                                                                                                                 ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[14]|clk                                                                                                                 ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[15]|clk                                                                                                                 ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[1]|clk                                                                                                                  ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[2]|clk                                                                                                                  ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[3]|clk                                                                                                                  ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[4]|clk                                                                                                                  ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[5]|clk                                                                                                                  ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[6]|clk                                                                                                                  ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[7]|clk                                                                                                                  ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[8]|clk                                                                                                                  ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[9]|clk                                                                                                                  ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|data_out|clk                                                                                                                    ;
; 9.445  ; 9.445        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|state.STATE_SH_LOW|clk                                                                                                          ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9|clk0                                                                   ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                      ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                    ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~input|i                                                                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~input|i                                                                                                                                  ;
; 10.332 ; 10.562       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 10.332 ; 10.562       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[0]                                                                                                         ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[10]                                                                                                        ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[11]                                                                                                        ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[15]                                                                                                        ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[1]                                                                                                         ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[3]                                                                                                         ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[4]                                                                                                         ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[5]                                                                                                         ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[6]                                                                                                         ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[7]                                                                                                         ;
; 10.332 ; 10.548       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[9]                                                                                                         ;
; 10.333 ; 10.563       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_address_reg0 ;
; 10.333 ; 10.563       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_datain_reg0  ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[12]                                                                                                        ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[13]                                                                                                        ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[14]                                                                                                        ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[2]                                                                                                         ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[8]                                                                                                         ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|data_out                                                                                                           ;
; 10.333 ; 10.549       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|state.STATE_SH_LOW                                                                                                 ;
; 10.544 ; 10.544       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                    ;
; 10.544 ; 10.544       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                      ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                      ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                   ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9|clk0                                                                   ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[0]|clk                                                                                                                  ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[10]|clk                                                                                                                 ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[11]|clk                                                                                                                 ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[12]|clk                                                                                                                 ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[13]|clk                                                                                                                 ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[14]|clk                                                                                                                 ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[15]|clk                                                                                                                 ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[1]|clk                                                                                                                  ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[2]|clk                                                                                                                  ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[3]|clk                                                                                                                  ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[4]|clk                                                                                                                  ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[5]|clk                                                                                                                  ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[6]|clk                                                                                                                  ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[7]|clk                                                                                                                  ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[8]|clk                                                                                                                  ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[9]|clk                                                                                                                  ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|data_out|clk                                                                                                                    ;
; 10.554 ; 10.554       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|state.STATE_SH_LOW|clk                                                                                                          ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~input|o                                                                                                                                  ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                        ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                        ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                           ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                           ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.785 ; 250.001      ; 0.216          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
; 249.812 ; 249.996      ; 0.184          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd|clk                                                                      ;
; 249.999 ; 249.999      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 249.999 ; 249.999      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 250.001 ; 250.001      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 250.001 ; 250.001      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 250.007 ; 250.007      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd|clk                                                                      ;
; 498.000 ; 500.000      ; 2.000          ; Min Period       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ccd_sh_clk'                                                ;
+-------------+--------------+----------------+------------------+------------+------------+------------+
; Slack       ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target     ;
+-------------+--------------+----------------+------------------+------------+------------+------------+
; 499.778     ; 499.962      ; 0.184          ; Low Pulse Width  ; ccd_sh_clk ; Rise       ; for_sh     ;
; 499.958     ; 499.958      ; 0.000          ; Low Pulse Width  ; ccd_sh_clk ; Rise       ; for_sh|clk ;
; 1199999.819 ; 1200000.035  ; 0.216          ; High Pulse Width ; ccd_sh_clk ; Rise       ; for_sh     ;
; 1200000.041 ; 1200000.041  ; 0.000          ; High Pulse Width ; ccd_sh_clk ; Rise       ; for_sh|clk ;
; 1200498.000 ; 1200500.000  ; 2.000          ; Min Period       ; ccd_sh_clk ; Rise       ; for_sh     ;
+-------------+--------------+----------------+------------------+------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                   ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                           ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 999.785  ; 1000.001     ; 0.216          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
; 999.812  ; 999.996      ; 0.184          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
; 999.992  ; 999.992      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m|clk                                                                        ;
; 999.999  ; 999.999      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 999.999  ; 999.999      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 1000.001 ; 1000.001     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 1000.001 ; 1000.001     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 1000.007 ; 1000.007     ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m|clk                                                                        ;
; 1998.000 ; 2000.000     ; 2.000          ; Min Period       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.965 ; 1.491 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.903 ; 3.342 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; 1.695 ; 2.561 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; 1.695 ; 2.561 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.498  ; 0.048  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.227 ; -0.683 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; -1.207 ; -2.039 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; -1.207 ; -2.039 ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.442 ; 7.295 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 3.780 ; 3.774 ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 3.780 ; 3.774 ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 1.949 ; 1.915 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 1.949 ; 1.915 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 1.846 ; 1.804 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 1.846 ; 1.804 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.302 ; 6.154 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 3.684 ; 3.675 ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 3.684 ; 3.675 ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 1.695 ; 1.659 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 1.695 ; 1.659 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 1.596 ; 1.553 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 1.596 ; 1.553 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+-------------------------------------------------------------+-------------+-------+----------+---------+---------------------+
; Clock                                                       ; Setup       ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+-------------+-------+----------+---------+---------------------+
; Worst-case Slack                                            ; 16.658      ; 0.187 ; 48.786   ; 0.504   ; 9.203               ;
;  altera_reserved_tck                                        ; 46.192      ; 0.187 ; 48.786   ; 0.504   ; 49.286              ;
;  ccd_sh_clk                                                 ; 1200499.298 ; 0.208 ; N/A      ; N/A     ; 499.765             ;
;  clk50                                                      ; 16.658      ; 0.212 ; N/A      ; N/A     ; 9.203               ;
;  clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.275     ; 0.195 ; N/A      ; N/A     ; 249.751             ;
;  clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 1999.275    ; 0.195 ; N/A      ; N/A     ; 999.753             ;
; Design-wide TNS                                             ; 0.0         ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                        ; 0.000       ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ccd_sh_clk                                                 ; 0.000       ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk50                                                      ; 0.000       ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000       ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000       ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------+-------------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.585 ; 2.852 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.869 ; 7.044 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; 3.004 ; 3.614 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; 3.004 ; 3.614 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.498  ; 0.135  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.227 ; -0.683 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; -1.207 ; -2.039 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; -1.207 ; -2.039 ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.011 ; 12.036 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 6.402  ; 6.327  ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 6.402  ; 6.327  ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 3.219  ; 3.092  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 3.219  ; 3.092  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 3.052  ; 2.927  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 3.052  ; 2.927  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.302 ; 6.154 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 3.684 ; 3.675 ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 3.684 ; 3.675 ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 1.695 ; 1.659 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 1.695 ; 1.659 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 1.596 ; 1.553 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 1.596 ; 1.553 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO0_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50_2              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_CLKIN[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_CLKIN[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_CLKIN[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_CLKIN[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO0_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO1_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO1_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.08e-06 V                   ; 3.1 V               ; 9.08e-06 V          ; 0.109 V                              ; 0.153 V                              ; 1.19e-09 s                  ; 3.37e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.08e-06 V                  ; 3.1 V              ; 9.08e-06 V         ; 0.109 V                             ; 0.153 V                             ; 1.19e-09 s                 ; 3.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO0_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO1_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO1_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.66e-07 V                   ; 3.51 V              ; -0.00919 V          ; 0.247 V                              ; 0.285 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.66e-07 V                  ; 3.51 V             ; -0.00919 V         ; 0.247 V                             ; 0.285 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                        ; altera_reserved_tck                                        ; 1346     ; 0        ; 34       ; 0        ;
; ccd_sh_clk                                                 ; ccd_sh_clk                                                 ; 1        ; 0        ; 0        ; 0        ;
; clk50                                                      ; clk50                                                      ; 436      ; 0        ; 0        ; 0        ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                        ; altera_reserved_tck                                        ; 1346     ; 0        ; 34       ; 0        ;
; ccd_sh_clk                                                 ; ccd_sh_clk                                                 ; 1        ; 0        ; 0        ; 0        ;
; clk50                                                      ; clk50                                                      ; 436      ; 0        ; 0        ; 0        ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 56       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 56       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 65    ; 65   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Tue Dec 03 22:35:29 2013
Info: Command: quartus_sta de0_debounce_cnt -c de0_debounce_cnt
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de0_debounce_cnt.out.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock clk50_virtual is never referenced in any input or output delay assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 16.658
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.658         0.000 clk50 
    Info (332119):    46.192         0.000 altera_reserved_tck 
    Info (332119):   499.275         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1999.275         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 1200499.298         0.000 ccd_sh_clk 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.359         0.000 altera_reserved_tck 
    Info (332119):     0.362         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.362         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.385         0.000 ccd_sh_clk 
    Info (332119):     0.400         0.000 clk50 
Info (332146): Worst-case recovery slack is 48.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.786         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.904
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.904         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.487         0.000 clk50 
    Info (332119):    49.488         0.000 altera_reserved_tck 
    Info (332119):   249.756         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.765         0.000 ccd_sh_clk 
    Info (332119):   999.757         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock clk50_virtual is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 17.023
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.023         0.000 clk50 
    Info (332119):    46.669         0.000 altera_reserved_tck 
    Info (332119):   499.358         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1999.357         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 1200499.378         0.000 ccd_sh_clk 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 altera_reserved_tck 
    Info (332119):     0.320         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.321         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.341         0.000 ccd_sh_clk 
    Info (332119):     0.356         0.000 clk50 
Info (332146): Worst-case recovery slack is 48.990
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.990         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.806
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.806         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.483
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.483         0.000 clk50 
    Info (332119):    49.427         0.000 altera_reserved_tck 
    Info (332119):   249.751         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.779         0.000 ccd_sh_clk 
    Info (332119):   999.753         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock clk50_virtual is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 18.105
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.105         0.000 clk50 
    Info (332119):    48.128         0.000 altera_reserved_tck 
    Info (332119):   499.593         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1999.593         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 1200499.606         0.000 ccd_sh_clk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 altera_reserved_tck 
    Info (332119):     0.195         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.195         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.208         0.000 ccd_sh_clk 
    Info (332119):     0.212         0.000 clk50 
Info (332146): Worst-case recovery slack is 49.638
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.638         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.504
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.504         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.203
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.203         0.000 clk50 
    Info (332119):    49.286         0.000 altera_reserved_tck 
    Info (332119):   249.785         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.778         0.000 ccd_sh_clk 
    Info (332119):   999.785         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 472 megabytes
    Info: Processing ended: Tue Dec 03 22:35:33 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


