

================================================================
== Vivado HLS Report for 'block_mmul'
================================================================
* Date:           Sun Nov 26 01:56:45 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.380 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      841|      841| 8.410 us | 8.410 us |  841|  841|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_block_mmul_helper_fu_56  |block_mmul_helper  |       50|       50| 0.500 us | 0.500 us |   50|   50|   none  |
        +-----------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      840|      840|       210|          -|          -|     4|    no    |
        | + Loop 1.1  |      208|      208|        52|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     37|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     546|    907|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      18|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|     564|    989|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------+---------+-------+-----+-----+-----+
    |           Instance          |       Module      | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------+-------------------+---------+-------+-----+-----+-----+
    |grp_block_mmul_helper_fu_56  |block_mmul_helper  |        0|     12|  546|  907|    0|
    +-----------------------------+-------------------+---------+-------+-----+-----+-----+
    |Total                        |                   |        0|     12|  546|  907|    0|
    +-----------------------------+-------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ii_fu_90_p2         |     +    |      0|  0|  15|           5|           3|
    |jj_fu_84_p2         |     +    |      0|  0|  13|           4|           2|
    |icmp_ln30_fu_78_p2  |   icmp   |      0|  0|   9|           4|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  37|          13|           9|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  27|          5|    1|          5|
    |ii_0_reg_32  |   9|          2|    5|         10|
    |jj_0_reg_44  |   9|          2|    4|          8|
    +-------------+----+-----------+-----+-----------+
    |Total        |  45|          9|   10|         23|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                 |  4|   0|    4|          0|
    |grp_block_mmul_helper_fu_56_ap_start_reg  |  1|   0|    1|          0|
    |ii_0_reg_32                               |  5|   0|    5|          0|
    |jj_0_reg_44                               |  4|   0|    4|          0|
    |jj_reg_102                                |  4|   0|    4|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     | 18|   0|   18|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  block_mmul  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  block_mmul  | return value |
|A_address0      | out |    6|  ap_memory |       A      |     array    |
|A_ce0           | out |    1|  ap_memory |       A      |     array    |
|A_q0            |  in |   16|  ap_memory |       A      |     array    |
|A_address1      | out |    6|  ap_memory |       A      |     array    |
|A_ce1           | out |    1|  ap_memory |       A      |     array    |
|A_q1            |  in |   16|  ap_memory |       A      |     array    |
|B_address0      | out |    6|  ap_memory |       B      |     array    |
|B_ce0           | out |    1|  ap_memory |       B      |     array    |
|B_q0            |  in |   16|  ap_memory |       B      |     array    |
|B_address1      | out |    6|  ap_memory |       B      |     array    |
|B_ce1           | out |    1|  ap_memory |       B      |     array    |
|B_q1            |  in |   16|  ap_memory |       B      |     array    |
|out_r_address0  | out |    8|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   16|  ap_memory |     out_r    |     array    |
|out_r_q0        |  in |   16|  ap_memory |     out_r    |     array    |
|out_r_address1  | out |    8|  ap_memory |     out_r    |     array    |
|out_r_ce1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we1       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d1        | out |   16|  ap_memory |     out_r    |     array    |
|out_r_q1        |  in |   16|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %A) nounwind, !map !36"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([48 x i16]* %B) nounwind, !map !43"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([192 x i16]* %out_r) nounwind, !map !49"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @block_mmul_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [block_mmult.cc:29]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ii_0 = phi i5 [ 0, %0 ], [ %ii, %3 ]"   --->   Operation 10 'phi' 'ii_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %ii_0, i32 4)" [block_mmult.cc:29]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp, label %4, label %.preheader.preheader" [block_mmult.cc:29]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader" [block_mmult.cc:30]   --->   Operation 14 'br' <Predicate = (!tmp)> <Delay = 1.76>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [block_mmult.cc:34]   --->   Operation 15 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.42>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%jj_0 = phi i4 [ %jj, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 16 'phi' 'jj_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln30 = icmp ult i4 %jj_0, -4" [block_mmult.cc:30]   --->   Operation 17 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 18 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %2, label %3" [block_mmult.cc:30]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (5.42ns)   --->   "call fastcc void @block_mmul_helper([64 x i16]* %A, [48 x i16]* %B, [192 x i16]* %out_r, i5 %ii_0, i4 %jj_0) nounwind" [block_mmult.cc:31]   --->   Operation 20 'call' <Predicate = (icmp_ln30)> <Delay = 5.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%jj = add i4 %jj_0, 3" [block_mmult.cc:30]   --->   Operation 21 'add' 'jj' <Predicate = (icmp_ln30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (1.78ns)   --->   "%ii = add i5 %ii_0, 4" [block_mmult.cc:29]   --->   Operation 22 'add' 'ii' <Predicate = (!icmp_ln30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [block_mmult.cc:29]   --->   Operation 23 'br' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @block_mmul_helper([64 x i16]* %A, [48 x i16]* %B, [192 x i16]* %out_r, i5 %ii_0, i4 %jj_0) nounwind" [block_mmult.cc:31]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "br label %.preheader" [block_mmult.cc:30]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln29           (br               ) [ 01111]
ii_0              (phi              ) [ 00111]
tmp               (bitselect        ) [ 00111]
empty             (speclooptripcount) [ 00000]
br_ln29           (br               ) [ 00000]
br_ln30           (br               ) [ 00111]
ret_ln34          (ret              ) [ 00000]
jj_0              (phi              ) [ 00011]
icmp_ln30         (icmp             ) [ 00111]
empty_3           (speclooptripcount) [ 00000]
br_ln30           (br               ) [ 00000]
jj                (add              ) [ 00111]
ii                (add              ) [ 01111]
br_ln29           (br               ) [ 01111]
call_ln31         (call             ) [ 00000]
br_ln30           (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_mmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_mmul_helper"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1005" name="ii_0_reg_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="5" slack="1"/>
<pin id="34" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ii_0 (phireg) "/>
</bind>
</comp>

<comp id="36" class="1004" name="ii_0_phi_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="1"/>
<pin id="38" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="39" dir="0" index="2" bw="5" slack="1"/>
<pin id="40" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii_0/2 "/>
</bind>
</comp>

<comp id="44" class="1005" name="jj_0_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="1"/>
<pin id="46" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="jj_0 (phireg) "/>
</bind>
</comp>

<comp id="48" class="1004" name="jj_0_phi_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="0"/>
<pin id="50" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="1" slack="1"/>
<pin id="52" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="jj_0/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_block_mmul_helper_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="0" index="2" bw="16" slack="0"/>
<pin id="60" dir="0" index="3" bw="16" slack="0"/>
<pin id="61" dir="0" index="4" bw="5" slack="1"/>
<pin id="62" dir="0" index="5" bw="4" slack="0"/>
<pin id="63" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="5" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="icmp_ln30_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="jj_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="3" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ii_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="1"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii/3 "/>
</bind>
</comp>

<comp id="102" class="1005" name="jj_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="jj "/>
</bind>
</comp>

<comp id="107" class="1005" name="ii_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="1"/>
<pin id="109" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="42"><net_src comp="32" pin="1"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="36" pin="4"/><net_sink comp="32" pin=0"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="44" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="55"><net_src comp="48" pin="4"/><net_sink comp="44" pin=0"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="68"><net_src comp="32" pin="1"/><net_sink comp="56" pin=4"/></net>

<net id="69"><net_src comp="48" pin="4"/><net_sink comp="56" pin=5"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="36" pin="4"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="48" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="48" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="32" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="105"><net_src comp="84" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="110"><net_src comp="90" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="36" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 4 }
 - Input state : 
	Port: block_mmul : A | {3 4 }
	Port: block_mmul : B | {3 4 }
	Port: block_mmul : out_r | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		br_ln29 : 2
	State 3
		icmp_ln30 : 1
		br_ln30 : 2
		call_ln31 : 1
		jj : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   | grp_block_mmul_helper_fu_56 |    12   | 18.6965 |   595   |   861   |
|----------|-----------------------------|---------|---------|---------|---------|
|    add   |           jj_fu_84          |    0    |    0    |    0    |    13   |
|          |           ii_fu_90          |    0    |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|---------|
|   icmp   |       icmp_ln30_fu_78       |    0    |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|---------|
| bitselect|          tmp_fu_70          |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    12   | 18.6965 |   595   |   898   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|ii_0_reg_32|    5   |
| ii_reg_107|    5   |
|jj_0_reg_44|    4   |
| jj_reg_102|    4   |
+-----------+--------+
|   Total   |   18   |
+-----------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| ii_0_reg_32 |  p0  |   2  |   5  |   10   ||    9    |
| jj_0_reg_44 |  p0  |   2  |   4  |    8   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   18   ||  3.538  ||    18   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |   18   |   595  |   898  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   18   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   22   |   613  |   916  |
+-----------+--------+--------+--------+--------+
