// Seed: 2338293177
module module_0 ();
  wire id_1;
  parameter id_2 = id_2;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    output wor  id_2
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4, id_5, id_6;
  wire id_8;
  module_3 modCall_1 (
      id_4,
      id_6,
      id_8
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4 = id_1;
  logic [7:0][-1] id_5;
endmodule
