{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1458179218698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1458179218698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 19:46:58 2016 " "Processing started: Wed Mar 16 19:46:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1458179218698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458179218698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test1 -c test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458179218698 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "nco_1MHz.qip " "Tcl Script File nco_1MHz.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE nco_1MHz.qip " "set_global_assignment -name QIP_FILE nco_1MHz.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458179218870 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458179218870 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "NCO_10MHz.qip " "Tcl Script File NCO_10MHz.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE NCO_10MHz.qip " "set_global_assignment -name QIP_FILE NCO_10MHz.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458179218870 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458179218870 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458179218870 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458179218870 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "add.qip " "Tcl Script File add.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE add.qip " "set_global_assignment -name QIP_FILE add.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458179218870 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458179218870 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "FIR_3MHz_low.qip " "Tcl Script File FIR_3MHz_low.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE FIR_3MHz_low.qip " "set_global_assignment -name QIP_FILE FIR_3MHz_low.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458179218870 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458179218870 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sine_1.qip " "Tcl Script File sine_1.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sine_1.qip " "set_global_assignment -name QIP_FILE sine_1.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458179218870 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458179218870 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "sine_10.qip " "Tcl Script File sine_10.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE sine_10.qip " "set_global_assignment -name QIP_FILE sine_10.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458179218870 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458179218870 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "p_sine.qip " "Tcl Script File p_sine.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE p_sine.qip " "set_global_assignment -name QIP_FILE p_sine.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458179218870 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458179218870 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "a2d_data_b.qip " "Tcl Script File a2d_data_b.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE a2d_data_b.qip " "set_global_assignment -name QIP_FILE a2d_data_b.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458179218870 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458179218870 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "fir_out.qip " "Tcl Script File fir_out.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE fir_out.qip " "set_global_assignment -name QIP_FILE fir_out.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1458179218870 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1458179218870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1458179219088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_data_a.v 1 1 " "Found 1 design units, including 1 entities, in source file a2d_data_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_a " "Found entity 1: a2d_data_a" {  } { { "a2d_data_a.v" "" { Text "C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/a2d_data_a.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458179227388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458179227388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behavior " "Found design unit 1: lfsr-behavior" {  } { { "lfsr.vhd" "" { Text "C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/lfsr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458179228092 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458179228092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458179228092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.v" "" { Text "C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/PLL2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1458179228108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458179228108 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" test1.v(216) " "Verilog HDL syntax error at test1.v(216) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "test1.v" "" { Text "C:/Users/Ayush/fpga-spreadspectrum-adaptivefilt/test1/test1.v" 216 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1458179228108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1.v 0 0 " "Found 0 design units, including 0 entities, in source file test1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1458179228108 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1458179228264 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 16 19:47:08 2016 " "Processing ended: Wed Mar 16 19:47:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1458179228264 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1458179228264 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1458179228264 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458179228264 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1458179228842 ""}
