Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 29 06:38:24 2021
| Host         : Pavel-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file embedded_system_wrapper_control_sets_placed.rpt
| Design       : embedded_system_wrapper
| Device       : xc7a15t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    81 |
| Unused register locations in slices containing registers |   188 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            9 |
|      4 |            4 |
|      6 |            1 |
|      8 |           10 |
|     10 |            2 |
|     12 |            6 |
|     14 |            2 |
|    16+ |           47 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             430 |           82 |
| No           | No                    | Yes                    |              60 |            8 |
| No           | Yes                   | No                     |             850 |          149 |
| Yes          | No                    | No                     |             450 |           60 |
| Yes          | No                    | Yes                    |              30 |            8 |
| Yes          | Yes                   | No                     |            1368 |          230 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                            |                                                                                                   Enable Signal                                                                                                   |                                                                       Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                                   | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset6_out                                                                    |                1 |              2 |
|  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              2 |
|  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0        |                1 |              2 |
|  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0        |                1 |              2 |
|  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                        |                1 |              2 |
| ~embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                                   | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                  |                1 |              2 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                        |                1 |              2 |
| ~embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                    |                1 |              2 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset24_out                                                                              |                1 |              2 |
|  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                                   |                                                                                                                                                              |                2 |              4 |
|  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                |                                                                                                                                                              |                1 |              4 |
|  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1_n_0                                                                | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                |                1 |              4 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                                              |                1 |              4 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                          |                1 |              6 |
|  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | embedded_system_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                        | embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                        |                1 |              8 |
|  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                              |                1 |              8 |
| ~embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           |                                                                                                                                                                                                                   | embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                        | embedded_system_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                        |                1 |              8 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | embedded_system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                               |                1 |              8 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                              |                4 |              8 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                   |                1 |              8 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/mdm_1/U0/MDM_Core_I1/p_5_out                                                                                                                                                                    | embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                              |                1 |              8 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                            | embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                          |                1 |              8 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_hit_reg[0]                                                                                            | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                1 |             10 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                      |                2 |             10 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10][0]                                                                                                              |                                                                                                                                                              |                1 |             12 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                           |                                                                                                                                                              |                3 |             12 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                           |                                                                                                                                                              |                2 |             12 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | embedded_system_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                |                1 |             12 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                3 |             12 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                  |                2 |             12 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                 |                3 |             14 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                  |                2 |             14 |
| ~embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                              |                2 |             16 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                              |                                                                                                                                                              |                2 |             16 |
|  embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_31           | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                         |                                                                                                                                                              |                1 |             16 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                    |                                                                                                                                                              |                2 |             16 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                              |                2 |             16 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                              |                7 |             16 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                                              |                2 |             16 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | embedded_system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                3 |             16 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                               |                                                                                                                                                              |                3 |             16 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                              |                1 |             16 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             16 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                              |                1 |             16 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                              |                4 |             18 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                4 |             20 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                   |                4 |             20 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                              |                3 |             20 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                6 |             26 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                9 |             32 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                         |                2 |             32 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                          |                5 |             34 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                3 |             38 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             40 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                   | embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                 |                4 |             46 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                8 |             50 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                              | embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                9 |             50 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               11 |             52 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                              |                9 |             54 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | embedded_system_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                         |                7 |             56 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |                4 |             56 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                       |               10 |             60 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                              |                9 |             64 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                              |               11 |             64 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                5 |             64 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                     | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |                6 |             64 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                |                                                                                                                                                              |                5 |             64 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                          |               13 |             64 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               10 |             64 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                 |               15 |             64 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | embedded_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                           |                                                                                                                                                              |               10 |             94 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               28 |            144 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                              |                                                                                                                                                              |               10 |            150 |
|  embedded_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                   |                                                                                                                                                              |               30 |            160 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                          |               23 |            228 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[31]                                                                                                                 |                                                                                                                                                              |               16 |            256 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               66 |            296 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                   |                                                                                                                                                              |               58 |            300 |
|  embedded_system_i/clk_wiz_1/inst/clk_out1                         | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | embedded_system_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                               |               87 |            436 |
+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


