// Seed: 3248098585
module module_0 (
    output wire id_0,
    input uwire id_1,
    input tri1 id_2,
    output wire id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    output tri1 id_7,
    output tri0 id_8,
    input supply1 id_9,
    output wor id_10,
    output wor id_11,
    output tri0 id_12,
    input tri1 id_13
    , id_15
);
  wire id_16, id_17, id_18;
  wire id_19;
  assign id_8 = 1;
  genvar id_20;
  assign id_3 = 1'd0;
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1
);
  module_0(
      id_1, id_0, id_0, id_1, id_0, id_0, id_0, id_1, id_1, id_0, id_1, id_1, id_1, id_0
  );
endmodule
