#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jul  6 09:59:45 2020
# Process ID: 11150
# Current directory: /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_to_ddr_writer_0_0_synth_1
# Command line: vivado -log design_1_axis_to_ddr_writer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axis_to_ddr_writer_0_0.tcl
# Log file: /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_to_ddr_writer_0_0_synth_1/design_1_axis_to_ddr_writer_0_0.vds
# Journal file: /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_to_ddr_writer_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axis_to_ddr_writer_0_0.tcl -notrace
Command: synth_design -top design_1_axis_to_ddr_writer_0_0 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11617 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1571.582 ; gain = 0.000 ; free physical = 2129 ; free virtual = 15347
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_to_ddr_writer_0_0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_0_0/synth/design_1_axis_to_ddr_writer_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:12]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state10 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state12 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state13 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state14 bound to: 11'b10000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_BASE_DDR_ADDR_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:195]
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_AXILiteS_s_axi' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_BASE_ADDRESS_DATA_0 bound to: 6'b010000 
	Parameter ADDR_BASE_ADDRESS_CTRL bound to: 6'b010100 
	Parameter ADDR_FRAME_BUFFER_DIM_DATA_0 bound to: 6'b011000 
	Parameter ADDR_FRAME_BUFFER_DIM_CTRL bound to: 6'b011100 
	Parameter ADDR_FRAME_BUFFER_OFFSET_DATA_0 bound to: 6'b100000 
	Parameter ADDR_FRAME_BUFFER_OFFSET_CTRL bound to: 6'b100100 
	Parameter ADDR_FRAME_BUFFER_NUMBER_DATA_0 bound to: 6'b101000 
	Parameter ADDR_FRAME_BUFFER_NUMBER_CTRL bound to: 6'b101100 
	Parameter ADDR_UPDATE_INTR_DATA_0 bound to: 6'b110000 
	Parameter ADDR_UPDATE_INTR_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_AXILiteS_s_axi.v:226]
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_AXILiteS_s_axi' (1#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_throttl' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_throttl' (2#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_write' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:1696]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo' (3#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice' (4#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized0' (4#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_buffer' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_buffer' (5#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized1' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized1' (5#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized2' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized2' (5#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:2063]
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_write' (6#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:1696]
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_read' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:899]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_buffer__parameterized0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_buffer__parameterized0' (6#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice__parameterized0' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:314]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice__parameterized0' (6#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:1247]
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi_read' (7#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:899]
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer_base_ddr_addr_m_axi' (8#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writebkb' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writebkb.v:54]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_to_ddr_writebkb_ram' [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writebkb.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writebkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writebkb_ram' (9#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writebkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writebkb' (10#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writebkb.v:54]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:1188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:1220]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:1230]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:1242]
INFO: [Synth 8-6155] done synthesizing module 'axis_to_ddr_writer' (11#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_to_ddr_writer_0_0' (12#1) [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_0_0/synth/design_1_axis_to_ddr_writer_0_0.v:58]
WARNING: [Synth 8-3331] design axis_to_ddr_writebkb has unconnected port reset
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARLOCK[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1571.582 ; gain = 0.000 ; free physical = 1981 ; free virtual = 15306
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1571.582 ; gain = 0.000 ; free physical = 1962 ; free virtual = 15290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1571.582 ; gain = 0.000 ; free physical = 1962 ; free virtual = 15290
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_0_0/constraints/axis_to_ddr_writer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_0_0/constraints/axis_to_ddr_writer_ooc.xdc] for cell 'inst'
Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_to_ddr_writer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_to_ddr_writer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2326.859 ; gain = 0.000 ; free physical = 117 ; free virtual = 13604
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:28 . Memory (MB): peak = 2326.859 ; gain = 755.277 ; free physical = 135 ; free virtual = 13066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:28 . Memory (MB): peak = 2326.859 ; gain = 755.277 ; free physical = 133 ; free virtual = 13066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_to_ddr_writer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:28 . Memory (MB): peak = 2326.859 ; gain = 755.277 ; free physical = 130 ; free virtual = 13065
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'axis_to_ddr_writer_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'axis_to_ddr_writer_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:506]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[5] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[6] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[7] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[8] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[9] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[10] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[11] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[12] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[13] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[14] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[0] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[2] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[3] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[4] was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:519]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_515_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_607_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ifzero_fu_587_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_4_fu_533_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'axis_to_ddr_writer_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'axis_to_ddr_writer_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:31 . Memory (MB): peak = 2326.859 ; gain = 755.277 ; free physical = 120 ; free virtual = 12935
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     20 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               72 Bit    Registers := 3     
	               67 Bit    Registers := 3     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 11    
	               32 Bit    Registers := 23    
	               29 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 70    
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
	              18K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 15    
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 36    
	   3 Input      2 Bit        Muxes := 9     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 74    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_to_ddr_writer_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axis_to_ddr_writer_base_ddr_addr_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axis_to_ddr_writer_base_ddr_addr_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axis_to_ddr_writer_base_ddr_addr_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               72 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axis_to_ddr_writer_base_ddr_addr_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module axis_to_ddr_writer_base_ddr_addr_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               67 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   3 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axis_to_ddr_writer_base_ddr_addr_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 6     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module axis_to_ddr_writebkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module axis_to_ddr_writer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               29 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Multipliers : 
	                 8x32  Multipliers := 1     
+---Muxes : 
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer_base_ddr_addr_m_axi.v:456]
INFO: [Synth 8-5546] ROM "exitcond_fu_607_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_515_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:1240]
WARNING: [Synth 8-6014] Unused sequential element i_op_assign_reg_251_reg was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:717]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:1240]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:1240]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:1240]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ipshared/23a8/hdl/verilog/axis_to_ddr_writer.v:1240]
DSP Report: Generating DSP r_V_fu_404_p2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP r_V_fu_404_p2.
DSP Report: register A is absorbed into DSP r_V_fu_404_p2.
DSP Report: operator r_V_fu_404_p2 is absorbed into DSP r_V_fu_404_p2.
DSP Report: operator r_V_fu_404_p2 is absorbed into DSP r_V_fu_404_p2.
DSP Report: Generating DSP r_V_fu_404_p2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP r_V_fu_404_p2.
DSP Report: register A is absorbed into DSP r_V_fu_404_p2.
DSP Report: operator r_V_fu_404_p2 is absorbed into DSP r_V_fu_404_p2.
DSP Report: operator r_V_fu_404_p2 is absorbed into DSP r_V_fu_404_p2.
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port RID[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port RUSER[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_cache[3]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_cache[2]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_cache[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_cache[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_prot[2]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_prot[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_prot[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_read has unconnected port rreq_user[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port BID[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port BUSER[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_cache[3]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_cache[2]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_cache[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_cache[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_prot[2]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_prot[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_prot[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wreq_user[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi_write has unconnected port wdata_user[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWID[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWSIZE[2]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWSIZE[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWSIZE[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWBURST[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWBURST[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWLOCK[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_AWLOCK[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_WID[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_WLAST
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARID[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARSIZE[2]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARSIZE[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARSIZE[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARBURST[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARBURST[0]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARLOCK[1]
WARNING: [Synth 8-3331] design axis_to_ddr_writer_base_ddr_addr_m_axi has unconnected port I_ARLOCK[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_95)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[62]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[61]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[60]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[59]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[58]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[57]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/start_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[64]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[65]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[66]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[67]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[68]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[69]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[70]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/q_tmp_reg[71]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[62]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[61]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[60]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[59]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[58]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[57]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[56]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[55]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[54]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[53]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[52]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[51]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[50]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[49]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[48]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[47]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[46]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[45]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[44]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[43]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[42]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[41] )
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[40]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[39]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[38]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[37]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[36]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[35]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[34]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[33]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[32]' (FDE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[31]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[41]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[31]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[30]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/data_p1_reg[29]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[29]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/align_len_reg[2]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/align_len_reg[1]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[2]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/end_addr_buf_reg[2]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/end_addr_buf_reg[1]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/end_addr_buf_reg[0]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_buf_reg[2]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_buf_reg[1]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_buf_reg[0]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/sect_addr_buf_reg[2]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bresp_tmp_reg[1]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bresp_tmp_reg[0]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/waddr_reg[7]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/waddr_reg[6]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/waddr_reg[5]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/waddr_reg[4]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/waddr_reg[3]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/waddr_reg[2]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/waddr_reg[1]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/buff_rdata/waddr_reg[0]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/s_ready_t_reg) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[62]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[61]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[60]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[59]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[58]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[57]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[56]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[55]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[54]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[53]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[52]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[51]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[50]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[49]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[48]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[47]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[46]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[45]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[44]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[43]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[42]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[41]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[40]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[39]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[38]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[37]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[36]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[35]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[34]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[33]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[32]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[31]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[30]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[28]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[27]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[26]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[25]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[24]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[23]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[22]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[21]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[20]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[19]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[18]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[17]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[16]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[15]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[14]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[13]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[12]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[11]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[10]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[9]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[8]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[7]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[6]) is unused and will be removed from module axis_to_ddr_writer.
WARNING: [Synth 8-3332] Sequential element (axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_read/rs_rreq/data_p2_reg[5]) is unused and will be removed from module axis_to_ddr_writer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[62]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[61]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[60]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[59]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[58]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[57]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[56]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[55]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[54]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[53]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[52]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[51]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[50]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[49]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[48]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[47]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[46]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Synth 8-3886] merging instance 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[45]' (FDRE) to 'inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[32]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:42 . Memory (MB): peak = 2326.859 ; gain = 755.277 ; free physical = 120 ; free virtual = 12630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axis_to_ddr_writer_base_ddr_addr_m_axi_buffer: | mem_reg    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|axis_to_ddr_writebkb_ram:                      | ram_reg    | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|axis_to_ddr_writer | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|axis_to_ddr_writer | (PCIN>>17)+A2*B2 | 16     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_2_4/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:03:12 . Memory (MB): peak = 2739.273 ; gain = 1167.691 ; free physical = 142 ; free virtual = 11193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:03:13 . Memory (MB): peak = 2744.273 ; gain = 1172.691 ; free physical = 119 ; free virtual = 11142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|axis_to_ddr_writer_base_ddr_addr_m_axi_buffer: | mem_reg    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|axis_to_ddr_writebkb_ram:                      | ram_reg    | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+-----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:03:16 . Memory (MB): peak = 2767.367 ; gain = 1195.785 ; free physical = 127 ; free virtual = 10923
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:03:18 . Memory (MB): peak = 2767.367 ; gain = 1195.785 ; free physical = 132 ; free virtual = 10761
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:03:19 . Memory (MB): peak = 2767.367 ; gain = 1195.785 ; free physical = 124 ; free virtual = 10756
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:01 ; elapsed = 00:03:19 . Memory (MB): peak = 2767.367 ; gain = 1195.785 ; free physical = 122 ; free virtual = 10757
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:01 ; elapsed = 00:03:19 . Memory (MB): peak = 2767.367 ; gain = 1195.785 ; free physical = 120 ; free virtual = 10756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:03:19 . Memory (MB): peak = 2767.367 ; gain = 1195.785 ; free physical = 117 ; free virtual = 10753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:03:19 . Memory (MB): peak = 2767.367 ; gain = 1195.785 ; free physical = 116 ; free virtual = 10753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    39|
|2     |DSP_ALU         |     2|
|3     |DSP_A_B_DATA    |     2|
|4     |DSP_C_DATA      |     2|
|5     |DSP_MULTIPLIER  |     2|
|6     |DSP_M_DATA      |     2|
|7     |DSP_OUTPUT      |     2|
|8     |DSP_PREADD      |     2|
|9     |DSP_PREADD_DATA |     2|
|10    |LUT1            |    21|
|11    |LUT2            |   150|
|12    |LUT3            |   386|
|13    |LUT4            |   128|
|14    |LUT5            |   117|
|15    |LUT6            |   127|
|16    |MUXF7           |     2|
|17    |RAMB36E2        |     1|
|18    |RAMB36E2_1      |     1|
|19    |SRL16E          |    36|
|20    |FDRE            |  1198|
|21    |FDSE            |     4|
+------+----------------+------+

Report Instance Areas: 
+------+---------------------------------------------+-----------------------------------------------------------------+------+
|      |Instance                                     |Module                                                           |Cells |
+------+---------------------------------------------+-----------------------------------------------------------------+------+
|1     |top                                          |                                                                 |  2226|
|2     |  inst                                       |axis_to_ddr_writer                                               |  2226|
|3     |    r_V_fu_404_p2                            |r_V_fu_404_p2_funnel                                             |     8|
|4     |    r_V_fu_404_p2__0                         |r_V_fu_404_p2_funnel__1                                          |     8|
|5     |    axis_to_ddr_writer_AXILiteS_s_axi_U      |axis_to_ddr_writer_AXILiteS_s_axi                                |   441|
|6     |    axis_to_ddr_writer_base_ddr_addr_m_axi_U |axis_to_ddr_writer_base_ddr_addr_m_axi                           |  1143|
|7     |      bus_read                               |axis_to_ddr_writer_base_ddr_addr_m_axi_read                      |    41|
|8     |        buff_rdata                           |axis_to_ddr_writer_base_ddr_addr_m_axi_buffer__parameterized0    |    30|
|9     |        rs_rdata                             |axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice__parameterized0 |     6|
|10    |        rs_rreq                              |axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice_0               |     3|
|11    |      bus_write                              |axis_to_ddr_writer_base_ddr_addr_m_axi_write                     |  1081|
|12    |        buff_wdata                           |axis_to_ddr_writer_base_ddr_addr_m_axi_buffer                    |   296|
|13    |        \bus_equal_gen.fifo_burst            |axis_to_ddr_writer_base_ddr_addr_m_axi_fifo                      |    36|
|14    |        fifo_resp                            |axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized1      |    26|
|15    |        fifo_resp_to_user                    |axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized2      |    82|
|16    |        fifo_wreq                            |axis_to_ddr_writer_base_ddr_addr_m_axi_fifo__parameterized0      |   110|
|17    |        rs_wreq                              |axis_to_ddr_writer_base_ddr_addr_m_axi_reg_slice                 |   103|
|18    |      wreq_throttl                           |axis_to_ddr_writer_base_ddr_addr_m_axi_throttl                   |    21|
|19    |    buffer_U                                 |axis_to_ddr_writebkb                                             |    67|
|20    |      axis_to_ddr_writebkb_ram_U             |axis_to_ddr_writebkb_ram                                         |    67|
+------+---------------------------------------------+-----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:03:19 . Memory (MB): peak = 2767.367 ; gain = 1195.785 ; free physical = 115 ; free virtual = 10752
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 927 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:02:30 . Memory (MB): peak = 2767.367 ; gain = 440.508 ; free physical = 154 ; free virtual = 10804
Synthesis Optimization Complete : Time (s): cpu = 00:02:01 ; elapsed = 00:03:19 . Memory (MB): peak = 2767.375 ; gain = 1195.785 ; free physical = 148 ; free virtual = 10803
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
255 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:03:30 . Memory (MB): peak = 2807.383 ; gain = 1243.805 ; free physical = 368 ; free virtual = 10288
INFO: [Common 17-1381] The checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_to_ddr_writer_0_0_synth_1/design_1_axis_to_ddr_writer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axis_to_ddr_writer_0_0/design_1_axis_to_ddr_writer_0_0.xci
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
INFO: [Common 17-1381] The checkpoint '/media/kidre/Dati/GIT_TEST/bare-metalProva/myproj/project_1.runs/design_1_axis_to_ddr_writer_0_0_synth_1/design_1_axis_to_ddr_writer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axis_to_ddr_writer_0_0_utilization_synth.rpt -pb design_1_axis_to_ddr_writer_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:02 . Memory (MB): peak = 2831.395 ; gain = 0.000 ; free physical = 156 ; free virtual = 9881
INFO: [Common 17-206] Exiting Vivado at Mon Jul  6 10:04:53 2020...
