#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55d0b8a5aba0 .scope module, "spi_slave_tb" "spi_slave_tb" 2 7;
 .timescale -9 -12;
P_0x55d0b8a81560 .param/l "DATA_WIDTH" 0 2 11, +C4<00000000000000000000000000001000>;
P_0x55d0b8a815a0 .param/l "DEFAULT_DATA_ENABLED" 0 2 17, +C4<00000000000000000000000000000000>;
P_0x55d0b8a815e0 .param/str "DEFAULT_DATA_PATTERN" 0 2 18, "Custom";
P_0x55d0b8a81620 .param/l "DEFAULT_DATA_VALUE" 0 2 19, C4<0000000000001110>;
P_0x55d0b8a81660 .param/l "FIFO_DEPTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_0x55d0b8a816a0 .param/l "MAX_SLAVES" 0 2 16, +C4<00000000000000000000000000001000>;
P_0x55d0b8a816e0 .param/l "MODE" 0 2 10, +C4<00000000000000000000000000000000>;
P_0x55d0b8a81720 .param/l "MSB_FIRST" 0 2 14, +C4<00000000000000000000000000000001>;
P_0x55d0b8a81760 .param/l "NUM_SLAVES" 0 2 12, +C4<00000000000000000000000000000001>;
P_0x55d0b8a817a0 .param/l "SLAVE_ACTIVE_LOW" 0 2 13, +C4<00000000000000000000000000000001>;
v0x55d0b8aae670_0 .net "busy", 0 0, L_0x55d0b8a624a0;  1 drivers
v0x55d0b8aae730_0 .var "clk", 0 0;
v0x55d0b8aae800_0 .net "irq", 0 0, L_0x55d0b8aaf400;  1 drivers
v0x55d0b8aae900_0 .net "miso_out", 0 0, L_0x55d0b8a61950;  1 drivers
v0x55d0b8aae9d0_0 .var "mosi_in", 0 0;
v0x55d0b8aaea70_0 .var "rst_n", 0 0;
v0x55d0b8aaeb40_0 .net "rx_data", 7 0, L_0x55d0b8a60c80;  1 drivers
v0x55d0b8aaec10_0 .net "rx_valid", 0 0, L_0x55d0b8aaf040;  1 drivers
v0x55d0b8aaece0_0 .var "sclk_in", 0 0;
v0x55d0b8aaedb0_0 .var "ss_in", 0 0;
v0x55d0b8aaee80_0 .var "tx_data", 7 0;
v0x55d0b8aaef50_0 .net "tx_ready", 0 0, L_0x55d0b8aaf180;  1 drivers
S_0x55d0b8a5ae40 .scope module, "dut" "spi_slave" 2 46, 3 5 0, S_0x55d0b8a5aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "sclk";
    .port_info 3 /INPUT 1 "mosi";
    .port_info 4 /OUTPUT 1 "miso";
    .port_info 5 /INPUT 1 "ss_n";
    .port_info 6 /OUTPUT 8 "rx_data";
    .port_info 7 /INPUT 8 "tx_data";
    .port_info 8 /OUTPUT 1 "rx_valid";
    .port_info 9 /OUTPUT 1 "tx_ready";
    .port_info 10 /INPUT 1 "tx_valid";
    .port_info 11 /OUTPUT 1 "busy";
    .port_info 12 /OUTPUT 1 "irq";
    .port_info 13 /INPUT 1 "irq_clear";
P_0x55d0b8a8ee40 .param/l "COMPLETE" 1 3 85, C4<011>;
P_0x55d0b8a8ee80 .param/l "CPHA" 1 3 47, +C4<00000000000000000000000000000000>;
P_0x55d0b8a8eec0 .param/l "CPOL" 1 3 46, +C4<00000000000000000000000000000000>;
P_0x55d0b8a8ef00 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x55d0b8a8ef40 .param/l "DEFAULT_DATA_ENABLED" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x55d0b8a8ef80 .param/str "DEFAULT_DATA_PATTERN" 0 3 13, "Custom";
P_0x55d0b8a8efc0 .param/l "DEFAULT_DATA_VALUE" 0 3 14, C4<0000000000001110>;
P_0x55d0b8a8f000 .param/l "ERROR" 1 3 86, C4<100>;
P_0x55d0b8a8f040 .param/l "FIFO_DEPTH" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x55d0b8a8f080 .param/l "FIFO_WIDTH" 1 3 42, +C4<00000000000000000000000000000100>;
P_0x55d0b8a8f0c0 .param/l "IDLE" 1 3 82, C4<000>;
P_0x55d0b8a8f100 .param/l "MAX_SLAVES" 0 3 11, +C4<00000000000000000000000000001000>;
P_0x55d0b8a8f140 .param/l "MODE" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x55d0b8a8f180 .param/l "MSB_FIRST" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x55d0b8a8f1c0 .param/l "RECEIVE" 1 3 83, C4<001>;
P_0x55d0b8a8f200 .param/l "SLAVE_ACTIVE_LOW" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x55d0b8a8f240 .param/l "SLAVE_ID" 1 3 43, +C4<00000000000000000000000000000000>;
P_0x55d0b8a8f280 .param/l "TRANSMIT" 1 3 84, C4<010>;
L_0x55d0b8a60c80 .functor BUFZ 8, v0x55d0b8aad850_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55d0b8a61950 .functor BUFZ 1, v0x55d0b8aad450_0, C4<0>, C4<0>, C4<0>;
L_0x55d0b8a624a0 .functor BUFZ 1, v0x55d0b8a62690_0, C4<0>, C4<0>, C4<0>;
L_0x7f4795b860a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55d0b8aaf360 .functor NOT 1, L_0x7f4795b860a8, C4<0>, C4<0>, C4<0>;
L_0x55d0b8aaf400 .functor AND 1, v0x55d0b8aad2d0_0, L_0x55d0b8aaf360, C4<1>, C4<1>;
L_0x55d0b8aaf510 .functor BUFZ 3, v0x55d0b8aae1b0_0, C4<000>, C4<000>, C4<000>;
L_0x55d0b8aaf5c0 .functor BUFZ 3, v0x55d0b8a61b40_0, C4<000>, C4<000>, C4<000>;
v0x55d0b8a60d50_0 .net *"_ivl_14", 0 0, L_0x55d0b8aaf360;  1 drivers
L_0x7f4795b86018 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55d0b8a60e20_0 .net/2u *"_ivl_2", 2 0, L_0x7f4795b86018;  1 drivers
L_0x7f4795b86060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55d0b8a61a70_0 .net/2u *"_ivl_6", 2 0, L_0x7f4795b86060;  1 drivers
v0x55d0b8a61b40_0 .var "bit_counter", 2 0;
v0x55d0b8a625c0_0 .net "busy", 0 0, L_0x55d0b8a624a0;  alias, 1 drivers
v0x55d0b8a62690_0 .var "busy_reg", 0 0;
v0x55d0b8aacdf0_0 .net "clk", 0 0, v0x55d0b8aae730_0;  1 drivers
v0x55d0b8aaceb0_0 .net "debug_bit_count", 2 0, L_0x55d0b8aaf5c0;  1 drivers
v0x55d0b8aacf90_0 .net "debug_state", 2 0, L_0x55d0b8aaf510;  1 drivers
v0x55d0b8aad070_0 .var "default_data", 7 0;
v0x55d0b8aad150_0 .net "irq", 0 0, L_0x55d0b8aaf400;  alias, 1 drivers
v0x55d0b8aad210_0 .net "irq_clear", 0 0, L_0x7f4795b860a8;  1 drivers
v0x55d0b8aad2d0_0 .var "irq_reg", 0 0;
v0x55d0b8aad390_0 .net "miso", 0 0, L_0x55d0b8a61950;  alias, 1 drivers
v0x55d0b8aad450_0 .var "miso_reg", 0 0;
v0x55d0b8aad510_0 .net "mosi", 0 0, v0x55d0b8aae9d0_0;  1 drivers
v0x55d0b8aad5d0_0 .var "next_state", 2 0;
v0x55d0b8aad6b0_0 .net "rst_n", 0 0, v0x55d0b8aaea70_0;  1 drivers
v0x55d0b8aad770_0 .net "rx_data", 7 0, L_0x55d0b8a60c80;  alias, 1 drivers
v0x55d0b8aad850_0 .var "rx_data_reg", 7 0;
v0x55d0b8aad930_0 .net "rx_valid", 0 0, L_0x55d0b8aaf040;  alias, 1 drivers
v0x55d0b8aad9f0_0 .var "sample_edge", 0 0;
v0x55d0b8aadab0_0 .net "sclk", 0 0, v0x55d0b8aaece0_0;  1 drivers
v0x55d0b8aadb70_0 .var "sclk_prev", 0 0;
v0x55d0b8aadc30_0 .var "sclk_sync", 0 0;
v0x55d0b8aadcf0_0 .var "shift_edge", 0 0;
v0x55d0b8aaddb0_0 .var "shift_reg_rx", 7 0;
v0x55d0b8aade90_0 .var "shift_reg_tx", 7 0;
v0x55d0b8aadf70_0 .net "ss_n", 0 0, v0x55d0b8aaedb0_0;  1 drivers
v0x55d0b8aae030_0 .var "ss_n_prev", 0 0;
v0x55d0b8aae0f0_0 .var "ss_n_sync", 0 0;
v0x55d0b8aae1b0_0 .var "state", 2 0;
v0x55d0b8aae290_0 .net "tx_data", 7 0, v0x55d0b8aaee80_0;  1 drivers
v0x55d0b8aae370_0 .net "tx_ready", 0 0, L_0x55d0b8aaf180;  alias, 1 drivers
v0x55d0b8aae430_0 .net "tx_valid", 0 0, L_0x55d0b8aaf180;  alias, 1 drivers
E_0x55d0b8a6ad10 .event anyedge, v0x55d0b8aae1b0_0, v0x55d0b8aae0f0_0, v0x55d0b8a61b40_0;
E_0x55d0b8a6b210/0 .event negedge, v0x55d0b8aad6b0_0;
E_0x55d0b8a6b210/1 .event posedge, v0x55d0b8aacdf0_0;
E_0x55d0b8a6b210 .event/or E_0x55d0b8a6b210/0, E_0x55d0b8a6b210/1;
L_0x55d0b8aaf040 .cmp/eq 3, v0x55d0b8aae1b0_0, L_0x7f4795b86018;
L_0x55d0b8aaf180 .cmp/eq 3, v0x55d0b8aae1b0_0, L_0x7f4795b86060;
    .scope S_0x55d0b8a5ae40;
T_0 ;
    %wait E_0x55d0b8a6b210;
    %load/vec4 v0x55d0b8aad6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v0x55d0b8aad070_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d0b8a5ae40;
T_1 ;
    %wait E_0x55d0b8a6b210;
    %load/vec4 v0x55d0b8aad6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d0b8aae0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d0b8aae030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0b8aadc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0b8aadb70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d0b8aadf70_0;
    %assign/vec4 v0x55d0b8aae0f0_0, 0;
    %load/vec4 v0x55d0b8aae0f0_0;
    %assign/vec4 v0x55d0b8aae030_0, 0;
    %load/vec4 v0x55d0b8aadab0_0;
    %assign/vec4 v0x55d0b8aadc30_0, 0;
    %load/vec4 v0x55d0b8aadc30_0;
    %assign/vec4 v0x55d0b8aadb70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d0b8a5ae40;
T_2 ;
    %wait E_0x55d0b8a6b210;
    %load/vec4 v0x55d0b8aad6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0b8aad9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0b8aadcf0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d0b8aadb70_0;
    %inv;
    %load/vec4 v0x55d0b8aadc30_0;
    %and;
    %assign/vec4 v0x55d0b8aad9f0_0, 0;
    %load/vec4 v0x55d0b8aadb70_0;
    %load/vec4 v0x55d0b8aadc30_0;
    %inv;
    %and;
    %assign/vec4 v0x55d0b8aadcf0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d0b8a5ae40;
T_3 ;
    %wait E_0x55d0b8a6b210;
    %load/vec4 v0x55d0b8aad6b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d0b8aae1b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d0b8a61b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d0b8aaddb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d0b8aade90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d0b8aad850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0b8aad450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0b8a62690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0b8aad2d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d0b8aad5d0_0;
    %assign/vec4 v0x55d0b8aae1b0_0, 0;
    %load/vec4 v0x55d0b8aae1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d0b8a61b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d0b8a62690_0, 0;
    %load/vec4 v0x55d0b8aae0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d0b8a62690_0, 0;
    %load/vec4 v0x55d0b8aae430_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %load/vec4 v0x55d0b8aae290_0;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %load/vec4 v0x55d0b8aad070_0;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v0x55d0b8aade90_0, 0;
T_3.8 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x55d0b8aad9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %load/vec4 v0x55d0b8aaddb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55d0b8aad510_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d0b8aaddb0_0, 0;
    %load/vec4 v0x55d0b8a61b40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d0b8a61b40_0, 0;
T_3.12 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x55d0b8aadcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %load/vec4 v0x55d0b8aade90_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x55d0b8aad450_0, 0;
    %load/vec4 v0x55d0b8aade90_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55d0b8aade90_0, 0;
    %load/vec4 v0x55d0b8a61b40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d0b8a61b40_0, 0;
T_3.14 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x55d0b8aaddb0_0;
    %assign/vec4 v0x55d0b8aad850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d0b8aad2d0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d0b8a61b40_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d0b8a5ae40;
T_4 ;
    %wait E_0x55d0b8a6ad10;
    %load/vec4 v0x55d0b8aae1b0_0;
    %store/vec4 v0x55d0b8aad5d0_0, 0, 3;
    %load/vec4 v0x55d0b8aae1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d0b8aad5d0_0, 0, 3;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55d0b8aae0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55d0b8aad5d0_0, 0, 3;
T_4.5 ;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55d0b8a61b40_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.7, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55d0b8aad5d0_0, 0, 3;
T_4.7 ;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55d0b8aae0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d0b8aad5d0_0, 0, 3;
T_4.9 ;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d0b8a5aba0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d0b8aae730_0, 0, 1;
T_5.0 ;
    %delay 10000, 0;
    %load/vec4 v0x55d0b8aae730_0;
    %inv;
    %store/vec4 v0x55d0b8aae730_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x55d0b8a5aba0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d0b8aaea70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d0b8aaece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d0b8aae9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d0b8aaedb0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d0b8aaee80_0, 0, 8;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d0b8aaea70_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 82 "$display", "=== SPI Slave RTL Testbench Starting ===" {0 0 0};
    %vpi_call 2 83 "$display", "Configuration: Mode %d, %d-bit data, Slave mode", P_0x55d0b8a816e0, P_0x55d0b8a81560 {0 0 0};
    %vpi_call 2 86 "$display", "--- Testing Slave with Master Transactions ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d0b8aaece0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d0b8aae9d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d0b8aaedb0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d0b8aaedb0_0, 0, 1;
    %vpi_call 2 95 "$display", "Slave selected - starting transaction" {0 0 0};
    %pushi/vec4 8, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50000, 0;
    %load/vec4 v0x55d0b8aaece0_0;
    %inv;
    %store/vec4 v0x55d0b8aaece0_0, 0, 1;
    %load/vec4 v0x55d0b8aaece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_func 2 102 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x55d0b8aae9d0_0, 0, 1;
T_6.2 ;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d0b8aaedb0_0, 0, 1;
    %vpi_call 2 108 "$display", "\342\234\223 Slave transaction test complete" {0 0 0};
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d0b8aaedb0_0, 0, 1;
    %vpi_call 2 113 "$display", "Starting second slave transaction" {0 0 0};
    %pushi/vec4 16, 0, 32;
T_6.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.5, 5;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 25000, 0;
    %load/vec4 v0x55d0b8aaece0_0;
    %inv;
    %store/vec4 v0x55d0b8aaece0_0, 0, 1;
    %jmp T_6.4;
T_6.5 ;
    %pop/vec4 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d0b8aaedb0_0, 0, 1;
    %vpi_call 2 122 "$display", "\342\234\223 Second slave transaction complete" {0 0 0};
    %vpi_call 2 124 "$display", "=== All Slave Tests Completed Successfully ===" {0 0 0};
    %vpi_call 2 125 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55d0b8a5aba0;
T_7 ;
    %vpi_call 2 130 "$dumpfile", "spi_waveform.vcd" {0 0 0};
    %vpi_call 2 131 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d0b8a5aba0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "results/issue-14/spi_slave_tb.v";
    "results/issue-14/spi_master_mode0_8bit.v";
