#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep 16 17:25:54 2019
# Process ID: 5568
# Current directory: /home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.runs/my_AD_DA_Exp_my_Vector_Length_Mod_0_0_synth_1
# Command line: vivado -log my_AD_DA_Exp_my_Vector_Length_Mod_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source my_AD_DA_Exp_my_Vector_Length_Mod_0_0.tcl
# Log file: /home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.runs/my_AD_DA_Exp_my_Vector_Length_Mod_0_0_synth_1/my_AD_DA_Exp_my_Vector_Length_Mod_0_0.vds
# Journal file: /home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.runs/my_AD_DA_Exp_my_Vector_Length_Mod_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source my_AD_DA_Exp_my_Vector_Length_Mod_0_0.tcl -notrace
Command: synth_design -top my_AD_DA_Exp_my_Vector_Length_Mod_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5611 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1286.410 ; gain = 81.828 ; free physical = 152 ; free virtual = 8289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'my_AD_DA_Exp_my_Vector_Length_Mod_0_0' [/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.srcs/sources_1/bd/my_AD_DA_Exp/ip/my_AD_DA_Exp_my_Vector_Length_Mod_0_0/synth/my_AD_DA_Exp_my_Vector_Length_Mod_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'my_Vector_Length_Mod' [/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.srcs/sources_1/bd/my_AD_DA_Exp/ipshared/dac1/my_Vector_Length_Mod.v:23]
	Parameter INPUT_LENGTH bound to: 8 - type: integer 
	Parameter OUTPUT_LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'my_Vector_Length_Mod' (1#1) [/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.srcs/sources_1/bd/my_AD_DA_Exp/ipshared/dac1/my_Vector_Length_Mod.v:23]
INFO: [Synth 8-6155] done synthesizing module 'my_AD_DA_Exp_my_Vector_Length_Mod_0_0' (2#1) [/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.srcs/sources_1/bd/my_AD_DA_Exp/ip/my_AD_DA_Exp_my_Vector_Length_Mod_0_0/synth/my_AD_DA_Exp_my_Vector_Length_Mod_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1331.035 ; gain = 126.453 ; free physical = 222 ; free virtual = 8260
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1331.035 ; gain = 126.453 ; free physical = 187 ; free virtual = 8226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1331.035 ; gain = 126.453 ; free physical = 187 ; free virtual = 8226
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1557.660 ; gain = 1.000 ; free physical = 124 ; free virtual = 7478
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1557.660 ; gain = 353.078 ; free physical = 277 ; free virtual = 7453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1557.660 ; gain = 353.078 ; free physical = 277 ; free virtual = 7453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1557.660 ; gain = 353.078 ; free physical = 277 ; free virtual = 7455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1557.660 ; gain = 353.078 ; free physical = 275 ; free virtual = 7454
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design my_AD_DA_Exp_my_Vector_Length_Mod_0_0 has an empty top module
INFO: [Synth 8-3917] design my_AD_DA_Exp_my_Vector_Length_Mod_0_0 has port output_vector[7] driven by constant 0
INFO: [Synth 8-3917] design my_AD_DA_Exp_my_Vector_Length_Mod_0_0 has port output_vector[6] driven by constant 0
INFO: [Synth 8-3917] design my_AD_DA_Exp_my_Vector_Length_Mod_0_0 has port output_vector[5] driven by constant 0
INFO: [Synth 8-3917] design my_AD_DA_Exp_my_Vector_Length_Mod_0_0 has port output_vector[4] driven by constant 0
INFO: [Synth 8-3917] design my_AD_DA_Exp_my_Vector_Length_Mod_0_0 has port output_vector[3] driven by constant 0
INFO: [Synth 8-3917] design my_AD_DA_Exp_my_Vector_Length_Mod_0_0 has port output_vector[2] driven by constant 0
INFO: [Synth 8-3917] design my_AD_DA_Exp_my_Vector_Length_Mod_0_0 has port output_vector[1] driven by constant 0
INFO: [Synth 8-3917] design my_AD_DA_Exp_my_Vector_Length_Mod_0_0 has port output_vector[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:17 . Memory (MB): peak = 1557.660 ; gain = 353.078 ; free physical = 276 ; free virtual = 7494
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:49 . Memory (MB): peak = 1603.660 ; gain = 399.078 ; free physical = 130 ; free virtual = 7199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:49 . Memory (MB): peak = 1603.660 ; gain = 399.078 ; free physical = 130 ; free virtual = 7199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:49 . Memory (MB): peak = 1603.660 ; gain = 399.078 ; free physical = 130 ; free virtual = 7199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1603.660 ; gain = 399.078 ; free physical = 164 ; free virtual = 7197
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1603.660 ; gain = 399.078 ; free physical = 164 ; free virtual = 7197
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1603.660 ; gain = 399.078 ; free physical = 164 ; free virtual = 7197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1603.660 ; gain = 399.078 ; free physical = 164 ; free virtual = 7197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1603.660 ; gain = 399.078 ; free physical = 163 ; free virtual = 7196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1603.660 ; gain = 399.078 ; free physical = 162 ; free virtual = 7196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1603.660 ; gain = 399.078 ; free physical = 162 ; free virtual = 7195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:54 . Memory (MB): peak = 1603.660 ; gain = 172.453 ; free physical = 207 ; free virtual = 7245
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:01:51 . Memory (MB): peak = 1603.668 ; gain = 399.078 ; free physical = 218 ; free virtual = 7256
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:54 . Memory (MB): peak = 1623.660 ; gain = 430.703 ; free physical = 152 ; free virtual = 7204
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.runs/my_AD_DA_Exp_my_Vector_Length_Mod_0_0_synth_1/my_AD_DA_Exp_my_Vector_Length_Mod_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.srcs/sources_1/bd/my_AD_DA_Exp/ip/my_AD_DA_Exp_my_Vector_Length_Mod_0_0/my_AD_DA_Exp_my_Vector_Length_Mod_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/pabele/HTWG/Skripte/SoC/Labor_Vorlesung/02d_Block_Design_erzeugen/Vivado_Projekte/AD_DA_Exp/AD_DA_Exp.runs/my_AD_DA_Exp_my_Vector_Length_Mod_0_0_synth_1/my_AD_DA_Exp_my_Vector_Length_Mod_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file my_AD_DA_Exp_my_Vector_Length_Mod_0_0_utilization_synth.rpt -pb my_AD_DA_Exp_my_Vector_Length_Mod_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1623.660 ; gain = 0.000 ; free physical = 215 ; free virtual = 7193
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 17:28:10 2019...
