.PHONY: test compile clean

export LIBPYTHON_LOC=$(shell cocotb-config --libpython)

# Make is typically ran with :
# - make test_matadd
# - make compile_matadd
# - make show_matadd

VERILATOR_ARGS = "--cc --exe --build --trace -Isrc -Wno-WIDTHEXPAND -Wno-ASCRANGE -Wno-WIDTHTRUNC -Wno-CASEINCOMPLETE -Wno-UNSIGNED -Wno-MULTIDRIVEN -Wno-IMPLICITSTATIC --compiler gcc -O3 -CFLAGS "-O3""
VERILOG_SOURCE_FILES := $(shell find src -name '*.sv' | sort)
VERILOG_HEADER_FILES := $(shell find src -name '*.svh' | sort)
VERILOG_SOURCES = "$(VERILOG_SOURCE_FILES)"
VERILOG_HEADER = "$(VERILOG_HEADER_FILES)"
clean: 
	rm -rf build/*
	rm -rf sim_build/*

SIM ?= icarus
TOPLEVEL = gpu
BUILD_DIR = build
TOP_V = $(BUILD_DIR)/gpu.v

test_%: MODULE = test.test_$*
test_%: 
ifeq ($(SIM),icarus)
	iverilog -o $(BUILD_DIR)/sim.vvp -s $(TOPLEVEL) -g2012 $(TOP_V)
	COCOTB_TEST_MODULES=$(MODULE) PYGPI_PYTHON_BIN=$(shell cocotb-config --python-bin) MODULE=$(MODULE) vvp -M $(shell cocotb-config --lib-dir) -m libcocotbvpi_icarus $(BUILD_DIR)/sim.vvp
else ifeq ($(SIM),verilator)
	
	MODULE=$(MODULE) \
	TOPLEVEL=$(TOPLEVEL) \
	VERILOG_SOURCES=$(VERILOG_SOURCES) \
	VERILOG_HEADER=$(VERILOG_HEADER) \
	SIM=verilator \
	EXTRA_ARGS=$(VERILATOR_ARGS) \
	$(MAKE) -f $(shell cocotb-config --makefiles)/Makefile.sim
else
	$(error Unknown SIM '$(SIM)')
endif

$(BUILD_DIR)/gpu.v: $(VERILOG_SOURCE_FILES) $(VERILOG_HEADER_FILES)
	mkdir -p $(BUILD_DIR)
# Convert alu 
	#make compile_alu
# build convert all source files to v and dump them into gpu.v
	sv2v -I --siloed src/* -w $(TOP_V)
# add newline to end of gpu.v (?)
	echo "" >> $(TOP_V)
# add alu.v contents to gpu.v (not sure why alu not included by first sv2v call)
	#cat build/alu.v >> build/gpu.v
# add "timescale 1ns/1ns" line to gpu.v 
	echo '`timescale 1ns/1ns' > $(BUILD_DIR)/temp.v
	cat $(TOP_V) >> $(BUILD_DIR)/temp.v
	mv $(BUILD_DIR)/temp.v $(TOP_V)

### compile GPU.v into simulatable sim.VVP format, set top level module to gpu
##	iverilog -o build/sim.vvp -s gpu -g2012 build/gpu.v
### run cocotb testbench at test/test_$, using icarus (vvp)  
##	MODULE=test.test_$* vvp -M $$(cocotb-config --prefix)/cocotb/libs -m libcocotbvpi_icarus build/sim.vvp

## This does not currently work, as SV support is iffy at best for the open source toolchain
# test_direct_%:
# # create gpu.v from all sv files in src
# #	make compile
# # compile GPU.v into simulatable sim.VVP format, set top level module to gpu
# 	iverilog -sv -o build/sim.vvp -s gpu -g2012 src/*.sv
# # run cocotb testbench at test/test_$, using icarus (vvp)  
# 	MODULE=test.test_$* vvp -M $$(cocotb-config --prefix)/cocotb/libs -m libcocotbvpi_icarus build/sim.vvp
# compile_alu or other module

compile_verilog:
# compile source/*.sv and write it to build/*.v 
	sv2v src/*.sv src/*.svh -w $(TOP_V) 

# GTKWave Visualization Rule
show_%: build/gpu.vcd
# Launch GTKWave with the specified VCD file
	gtkwave $<

# Catch-all rule to view a specific waveform
build/%.vcd: test_%
# Run the test to generate the corresponding VCD file
	make test_$*

### recent end to end build tests:
# TODO:
# these probably don't need to recompile the hardware and software,
# and restart the cocotb stuff every time... 
# but they do because I havent fixed the reset bug in the verilog yet.

#runs tiny-gpu-assembler
assemble_%:
	cd ./tiny-gpu-assembler && \
	cargo build && \
	./target/debug/tiny-gpu-assembler asm_src/test_$*.asm -o asm_build/test_$*.json

compile_all_binaries:
	make assemble_alldmem
	make assemble_alldmem_64
	make assemble_alldmem_hash
	make assemble_alldmem_unrolled
	make assemble_load
	make assemble_load_8_threads
	make assemble_matadd_8_threads
	make assemble_matadd_32_threads
	make assemble_matmul_2x2
	make assemble_matmul_4x4
	make assemble_negatives
	make assemble_reverse

#fulltest
ft_%: compile_all_binaries
	$(MAKE) SIM=$(SIM) test_$*

record_benchmark: compile_all_binaries measure_hardware_yosys
	make test_all > ./test/results/test_all.log

# must have proper verilog build, and proper vcd prior to sta and power
measure_hardware_yosys: compile_verilog
	cd yosys && yosys -s synth.ys > synth_stat.multithreaded.log
	cd yosys && sta -exit open_sta.tcl > open_sta.multithreaded.result 
	

generate_plots:
	cd test && python ./parse_test_logs.py ./results/test_all_*.log
