[2024-04-02, 21:20:57.465534] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2024-04-02, 21:20:57.481619] place: INFO : Progress    0%: parsing commands ...
[2024-04-02, 21:20:57.481619] place: INFO : Progress   10%: loading arch library "C:\FDE2021\hw_lib\fdp3p7_arch.xml" ...
[2024-04-02, 21:20:58.995098] place: INFO : Progress   20%: loading netlist "keyboardYosys_fde_yosys_pack.xml" ...
[2024-04-02, 21:20:59.028222] place: INFO : Progress   30%: loading constraint "C:\Users\hp\Desktop\mmmm\keyboardYosys\src\ps2keyboard_cons.xml" ...
[2024-04-02, 21:20:59.028222] place: INFO : Effort Level  : 10
[2024-04-02, 21:20:59.028222] place: INFO : Mode          : Bounding Box
[2024-04-02, 21:20:59.106188] place: INFO : Design        : "top", resource statistic:
[2024-04-02, 21:20:59.106188] place: INFO :   * Amount of GCLK: 1
[2024-04-02, 21:20:59.106188] place: INFO :   * Amount of GCLKIOB: 1
[2024-04-02, 21:20:59.106188] place: INFO :   * Amount of IOB: 48
[2024-04-02, 21:20:59.106188] place: INFO :   * Amount of SLICE: 165
[2024-04-02, 21:20:59.106188] place: INFO :   * Amount of Net: 383
[2024-04-02, 21:20:59.106188] place: INFO : Device        : "fdp3000k", resource usage:
[2024-04-02, 21:20:59.106188] place: INFO :   * Proportion of GCLK: 25.00%
[2024-04-02, 21:20:59.106188] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2024-04-02, 21:20:59.106188] place: INFO :   * Proportion of IOB: 33.80%
[2024-04-02, 21:20:59.106188] place: INFO :   * Proportion of SLICE(LUT0): 5.37%
[2024-04-02, 21:20:59.130255] place: INFO : Progress   50%: build FPGA architecture ...
[2024-04-02, 21:20:59.342352] place: INFO : Progress   60%: begin to initially place ...
[2024-04-02, 21:20:59.359069] place: INFO :   * Initial cost = 257.551
[2024-04-02, 21:20:59.359069] place: INFO : Progress   70%: begin to perform place iteration ...
[2024-04-02, 21:21:03.309240] place: INFO :   * After 20 iterations cost = 223.277
[2024-04-02, 21:21:05.949734] place: INFO :   * After 40 iterations cost = 164.072
[2024-04-02, 21:21:08.247227] place: INFO :   * After 60 iterations cost = 95.0976
[2024-04-02, 21:21:10.887217] place: INFO :   * After 80 iterations cost = 58.7592
[2024-04-02, 21:21:13.137197] place: INFO :   * After 100 iterations cost = 47.9116
[2024-04-02, 21:21:14.262215] place: INFO :   * After 120 iterations cost = 44.4322
[2024-04-02, 21:21:14.325075] place: INFO : Progress   80%: begin to perform final place iteration ...
[2024-04-02, 21:21:14.372260] place: INFO :   * Final cost = 44.4322
[2024-04-02, 21:21:14.372260] place: INFO : Progress   90%: begin to write placed netlist ...
[2024-04-02, 21:21:14.403361] place: INFO : Successfully finish placement. Elapsed Time: 17s
[2024-04-02, 21:21:22.967594] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2024-04-02, 21:21:22.967594] place: INFO : Progress    0%: parsing commands ...
[2024-04-02, 21:21:22.967594] place: INFO : Progress   10%: loading arch library "C:\FDE2021\hw_lib\fdp3p7_arch.xml" ...
[2024-04-02, 21:21:23.514374] place: INFO : Progress   20%: loading netlist "keyboardYosys_fde_yosys_pack.xml" ...
[2024-04-02, 21:21:23.530082] place: INFO : Progress   30%: loading constraint "C:\Users\hp\Desktop\mmmm\keyboardYosys\src\ps2keyboard_cons.xml" ...
[2024-04-02, 21:21:23.530082] place: INFO : Effort Level  : 10
[2024-04-02, 21:21:23.530082] place: INFO : Mode          : Timing Driven
[2024-04-02, 21:21:23.530082] place: INFO : Progress   40%: loading delay library "C:\FDE2021\hw_lib\fdp3p7_dly.xml" ...
[2024-04-02, 21:21:23.577110] place: INFO : Design        : "top", resource statistic:
[2024-04-02, 21:21:23.577110] place: INFO :   * Amount of GCLK: 1
[2024-04-02, 21:21:23.577110] place: INFO :   * Amount of GCLKIOB: 1
[2024-04-02, 21:21:23.577110] place: INFO :   * Amount of IOB: 48
[2024-04-02, 21:21:23.577110] place: INFO :   * Amount of SLICE: 165
[2024-04-02, 21:21:23.577110] place: INFO :   * Amount of Net: 383
[2024-04-02, 21:21:23.577110] place: INFO : Device        : "fdp3000k", resource usage:
[2024-04-02, 21:21:23.577110] place: INFO :   * Proportion of GCLK: 25.00%
[2024-04-02, 21:21:23.577110] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2024-04-02, 21:21:23.577110] place: INFO :   * Proportion of IOB: 33.80%
[2024-04-02, 21:21:23.577110] place: INFO :   * Proportion of SLICE(LUT0): 5.37%
[2024-04-02, 21:21:23.577110] place: INFO : Progress   50%: build FPGA architecture ...
[2024-04-02, 21:21:23.733294] place: INFO : Progress   60%: begin to initially place ...
[2024-04-02, 21:21:23.754818] place: INFO :   * Initial cost = 1
[2024-04-02, 21:21:23.754818] place: INFO : Progress   70%: begin to perform place iteration ...
[2024-04-02, 21:21:23.754818] place: INFO : Progress   80%: begin to perform final place iteration ...
[2024-04-02, 21:21:24.002323] place: INFO :   * Final cost = 1
[2024-04-02, 21:21:24.002323] place: INFO : Progress   90%: begin to write placed netlist ...
[2024-04-02, 21:21:24.092811] place: INFO : Successfully finish placement. Elapsed Time: 2s
[2024-04-02, 21:22:36.689719] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2024-04-02, 21:22:36.689719] place: INFO : Progress    0%: parsing commands ...
[2024-04-02, 21:22:36.689719] place: INFO : Progress   10%: loading arch library "C:\FDE2021\hw_lib\fdp3p7_arch.xml" ...
[2024-04-02, 21:22:37.112000] place: INFO : Progress   20%: loading netlist "keyboardYosys_fde_yosys_pack.xml" ...
[2024-04-02, 21:22:37.127990] place: INFO : Progress   30%: loading constraint "C:\Users\hp\Desktop\mmmm\keyboardYosys\src\ps2keyboard_cons.xml" ...
[2024-04-02, 21:22:37.127990] place: INFO : Effort Level  : 10
[2024-04-02, 21:22:37.127990] place: INFO : Mode          : Timing Driven
[2024-04-02, 21:22:37.127990] place: INFO : Progress   40%: loading delay library "C:\FDE2021\hw_lib\fdp3p7_dly.xml" ...
[2024-04-02, 21:22:37.174007] place: INFO : Design        : "top", resource statistic:
[2024-04-02, 21:22:37.174007] place: INFO :   * Amount of GCLK: 1
[2024-04-02, 21:22:37.174007] place: INFO :   * Amount of GCLKIOB: 1
[2024-04-02, 21:22:37.174007] place: INFO :   * Amount of IOB: 48
[2024-04-02, 21:22:37.174007] place: INFO :   * Amount of SLICE: 165
[2024-04-02, 21:22:37.174007] place: INFO :   * Amount of Net: 383
[2024-04-02, 21:22:37.174007] place: INFO : Device        : "fdp3000k", resource usage:
[2024-04-02, 21:22:37.174007] place: INFO :   * Proportion of GCLK: 25.00%
[2024-04-02, 21:22:37.174007] place: INFO :   * Proportion of GCLKIOB: 25.00%
[2024-04-02, 21:22:37.174007] place: INFO :   * Proportion of IOB: 33.80%
[2024-04-02, 21:22:37.174007] place: INFO :   * Proportion of SLICE(LUT0): 5.37%
[2024-04-02, 21:22:37.174007] place: INFO : Progress   50%: build FPGA architecture ...
[2024-04-02, 21:22:37.455759] place: INFO : Progress   60%: begin to initially place ...
[2024-04-02, 21:22:37.490098] place: INFO :   * Initial cost = 1
[2024-04-02, 21:22:37.490098] place: INFO : Progress   70%: begin to perform place iteration ...
[2024-04-02, 21:22:37.490098] place: INFO : Progress   80%: begin to perform final place iteration ...
[2024-04-02, 21:22:37.728723] place: INFO :   * Final cost = 1
[2024-04-02, 21:22:37.728723] place: INFO : Progress   90%: begin to write placed netlist ...
[2024-04-02, 21:22:37.799399] place: INFO : Successfully finish placement. Elapsed Time: 1s
