

================================================================
== Vivado HLS Report for 'wrapperAdmin'
================================================================
* Date:           Mon Nov 11 13:38:00 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        prj.hlsObj
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+-----+-----+-----+-----+---------+
        |                 |              |  Latency  |  Interval | Pipeline|
        |     Instance    |    Module    | min | max | min | max |   Type  |
        +-----------------+--------------+-----+-----+-----+-----+---------+
        |Block_proc11_U0  |Block_proc11  |    ?|    ?|    ?|    ?|   none  |
        +-----------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     242|    668|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       1|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     243|    668|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------+--------------+---------+-------+-----+-----+
    |Block_proc11_U0  |Block_proc11  |        0|      0|  242|  668|
    +-----------------+--------------+---------+-------+-----+-----+
    |Total            |              |        0|      0|  242|  668|
    +-----------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |Block_proc11_U0_ap_start  |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------------+-----+-----+--------------+--------------+--------------+
|din_V_dout          |  in |   32|    ap_fifo   |     din_V    |    pointer   |
|din_V_empty_n       |  in |    1|    ap_fifo   |     din_V    |    pointer   |
|din_V_read          | out |    1|    ap_fifo   |     din_V    |    pointer   |
|dout_V_din          | out |   32|    ap_fifo   |    dout_V    |    pointer   |
|dout_V_full_n       |  in |    1|    ap_fifo   |    dout_V    |    pointer   |
|dout_V_write        | out |    1|    ap_fifo   |    dout_V    |    pointer   |
|pr_V_addr_din       | out |   32|    ap_fifo   |   pr_V_addr  |    pointer   |
|pr_V_addr_full_n    |  in |    1|    ap_fifo   |   pr_V_addr  |    pointer   |
|pr_V_addr_write     | out |    1|    ap_fifo   |   pr_V_addr  |    pointer   |
|pr_V_areaID_din     | out |   16|    ap_fifo   |  pr_V_areaID |    pointer   |
|pr_V_areaID_full_n  |  in |    1|    ap_fifo   |  pr_V_areaID |    pointer   |
|pr_V_areaID_write   | out |    1|    ap_fifo   |  pr_V_areaID |    pointer   |
|prDone_V_dout       |  in |    1|    ap_fifo   |   prDone_V   |    pointer   |
|prDone_V_empty_n    |  in |    1|    ap_fifo   |   prDone_V   |    pointer   |
|prDone_V_read       | out |    1|    ap_fifo   |   prDone_V   |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_none | wrapperAdmin | return value |
|ap_rst              |  in |    1| ap_ctrl_none | wrapperAdmin | return value |
+--------------------+-----+-----+--------------+--------------+--------------+

