#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 27 11:27:29 2020
# Process ID: 27708
# Current directory: E:/Github/sea/MD5_CRC/CRC_MD5/CRC_MD5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18384 E:\Github\sea\MD5_CRC\CRC_MD5\CRC_MD5\CRC_MD5.xpr
# Log file: E:/Github/sea/MD5_CRC/CRC_MD5/CRC_MD5/vivado.log
# Journal file: E:/Github/sea/MD5_CRC/CRC_MD5/CRC_MD5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Github/sea/MD5_CRC/CRC_MD5/CRC_MD5/CRC_MD5.xpr
update_compile_order -fileset sources_1
launch_simulation
source testbench.tcl
restart
current_wave_config {Untitled 1}
add_wave {{/testbench/test/md5/case_c1}} 
current_wave_config {Untitled 1}
add_wave {{/testbench/test/md5/in_data_reg}} 
run all
close_sim
launch_simulation
source testbench.tcl
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 3}
add_wave {{/testbench/test/md5/case_c1}} 
current_wave_config {Untitled 3}
add_wave {{/testbench/test/md5/in_data_reg}} 
run all
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files E:/Github/sea/MD5_CRC/CRC_MD5/CRC_MD5/CRC_MD5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 E:/Github/sea/MD5_CRC/CRC_MD5/CRC_MD5/CRC_MD5.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
export_ip_user_files -of_objects  [get_files E:/Github/sea/MD5_CRC/md5.coe] -no_script -reset -force -quiet
remove_files  E:/Github/sea/MD5_CRC/md5.coe
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
source testbench.tcl
run all
current_sim simulation_3
close_sim
launch_simulation
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
source testbench.tcl
run all
close_sim
launch_simulation
source testbench.tcl
run all
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 7}
add_wave {{/testbench/test/md5/a}} 
current_wave_config {Untitled 7}
add_wave {{/testbench/test/md5/b}} 
current_wave_config {Untitled 7}
add_wave {{/testbench/test/md5/c}} 
current_wave_config {Untitled 7}
add_wave {{/testbench/test/md5/d}} 
restart
run all
run all
restart
run all
current_wave_config {Untitled 7}
add_wave {{/testbench/test/md5/case_c1}} 
restart
run all
run all
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
current_sim simulation_4
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
source testbench.tcl
run all
current_sim simulation_7
close_sim
launch_simulation
source testbench.tcl
current_wave_config {Untitled 9}
add_wave {{/testbench/test/md5/a}} 
current_wave_config {Untitled 9}
add_wave {{/testbench/test/md5/b}} 
current_wave_config {Untitled 9}
add_wave {{/testbench/test/md5/c}} 
current_wave_config {Untitled 9}
add_wave {{/testbench/test/md5/d}} 
current_wave_config {Untitled 9}
add_wave {{/testbench/test/md5/in_data_reg}} 
run all
restart
run all
close_sim
close_sim
