
mcu-demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079e0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08007a9c  08007a9c  00017a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ce4  08007ce4  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08007ce4  08007ce4  00017ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cec  08007cec  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cec  08007cec  00017cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007cf0  08007cf0  00017cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08007cf4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  2000005c  08007d50  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004f0  08007d50  000204f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017c9a  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002f83  00000000  00000000  00037d61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001568  00000000  00000000  0003ace8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010ce  00000000  00000000  0003c250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b179  00000000  00000000  0003d31e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019feb  00000000  00000000  00058497  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000aef80  00000000  00000000  00072482  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005364  00000000  00000000  00121404  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00126768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08007a84 	.word	0x08007a84

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08007a84 	.word	0x08007a84

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	d434      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048a:	469b      	mov	fp, r3
 800048c:	4653      	mov	r3, sl
 800048e:	465a      	mov	r2, fp
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83b      	bhi.n	8000518 <__udivmoddi4+0xc4>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e079      	b.n	800059a <__udivmoddi4+0x146>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e076      	b.n	80005a0 <__udivmoddi4+0x14c>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e029      	b.n	8000520 <__udivmoddi4+0xcc>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	469b      	mov	fp, r3
 80004f8:	2320      	movs	r3, #32
 80004fa:	1a9b      	subs	r3, r3, r2
 80004fc:	4652      	mov	r2, sl
 80004fe:	40da      	lsrs	r2, r3
 8000500:	4641      	mov	r1, r8
 8000502:	0013      	movs	r3, r2
 8000504:	464a      	mov	r2, r9
 8000506:	408a      	lsls	r2, r1
 8000508:	0017      	movs	r7, r2
 800050a:	4642      	mov	r2, r8
 800050c:	431f      	orrs	r7, r3
 800050e:	4653      	mov	r3, sl
 8000510:	4093      	lsls	r3, r2
 8000512:	001e      	movs	r6, r3
 8000514:	42af      	cmp	r7, r5
 8000516:	d9c3      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000518:	2200      	movs	r2, #0
 800051a:	2300      	movs	r3, #0
 800051c:	9200      	str	r2, [sp, #0]
 800051e:	9301      	str	r3, [sp, #4]
 8000520:	4643      	mov	r3, r8
 8000522:	2b00      	cmp	r3, #0
 8000524:	d0d8      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000526:	07fb      	lsls	r3, r7, #31
 8000528:	0872      	lsrs	r2, r6, #1
 800052a:	431a      	orrs	r2, r3
 800052c:	4646      	mov	r6, r8
 800052e:	087b      	lsrs	r3, r7, #1
 8000530:	e00e      	b.n	8000550 <__udivmoddi4+0xfc>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d101      	bne.n	800053a <__udivmoddi4+0xe6>
 8000536:	42a2      	cmp	r2, r4
 8000538:	d80c      	bhi.n	8000554 <__udivmoddi4+0x100>
 800053a:	1aa4      	subs	r4, r4, r2
 800053c:	419d      	sbcs	r5, r3
 800053e:	2001      	movs	r0, #1
 8000540:	1924      	adds	r4, r4, r4
 8000542:	416d      	adcs	r5, r5
 8000544:	2100      	movs	r1, #0
 8000546:	3e01      	subs	r6, #1
 8000548:	1824      	adds	r4, r4, r0
 800054a:	414d      	adcs	r5, r1
 800054c:	2e00      	cmp	r6, #0
 800054e:	d006      	beq.n	800055e <__udivmoddi4+0x10a>
 8000550:	42ab      	cmp	r3, r5
 8000552:	d9ee      	bls.n	8000532 <__udivmoddi4+0xde>
 8000554:	3e01      	subs	r6, #1
 8000556:	1924      	adds	r4, r4, r4
 8000558:	416d      	adcs	r5, r5
 800055a:	2e00      	cmp	r6, #0
 800055c:	d1f8      	bne.n	8000550 <__udivmoddi4+0xfc>
 800055e:	9800      	ldr	r0, [sp, #0]
 8000560:	9901      	ldr	r1, [sp, #4]
 8000562:	465b      	mov	r3, fp
 8000564:	1900      	adds	r0, r0, r4
 8000566:	4169      	adcs	r1, r5
 8000568:	2b00      	cmp	r3, #0
 800056a:	db24      	blt.n	80005b6 <__udivmoddi4+0x162>
 800056c:	002b      	movs	r3, r5
 800056e:	465a      	mov	r2, fp
 8000570:	4644      	mov	r4, r8
 8000572:	40d3      	lsrs	r3, r2
 8000574:	002a      	movs	r2, r5
 8000576:	40e2      	lsrs	r2, r4
 8000578:	001c      	movs	r4, r3
 800057a:	465b      	mov	r3, fp
 800057c:	0015      	movs	r5, r2
 800057e:	2b00      	cmp	r3, #0
 8000580:	db2a      	blt.n	80005d8 <__udivmoddi4+0x184>
 8000582:	0026      	movs	r6, r4
 8000584:	409e      	lsls	r6, r3
 8000586:	0033      	movs	r3, r6
 8000588:	0026      	movs	r6, r4
 800058a:	4647      	mov	r7, r8
 800058c:	40be      	lsls	r6, r7
 800058e:	0032      	movs	r2, r6
 8000590:	1a80      	subs	r0, r0, r2
 8000592:	4199      	sbcs	r1, r3
 8000594:	9000      	str	r0, [sp, #0]
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	e79e      	b.n	80004d8 <__udivmoddi4+0x84>
 800059a:	42a3      	cmp	r3, r4
 800059c:	d8bc      	bhi.n	8000518 <__udivmoddi4+0xc4>
 800059e:	e782      	b.n	80004a6 <__udivmoddi4+0x52>
 80005a0:	4642      	mov	r2, r8
 80005a2:	2320      	movs	r3, #32
 80005a4:	2100      	movs	r1, #0
 80005a6:	1a9b      	subs	r3, r3, r2
 80005a8:	2200      	movs	r2, #0
 80005aa:	9100      	str	r1, [sp, #0]
 80005ac:	9201      	str	r2, [sp, #4]
 80005ae:	2201      	movs	r2, #1
 80005b0:	40da      	lsrs	r2, r3
 80005b2:	9201      	str	r2, [sp, #4]
 80005b4:	e785      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b6:	4642      	mov	r2, r8
 80005b8:	2320      	movs	r3, #32
 80005ba:	1a9b      	subs	r3, r3, r2
 80005bc:	002a      	movs	r2, r5
 80005be:	4646      	mov	r6, r8
 80005c0:	409a      	lsls	r2, r3
 80005c2:	0023      	movs	r3, r4
 80005c4:	40f3      	lsrs	r3, r6
 80005c6:	4644      	mov	r4, r8
 80005c8:	4313      	orrs	r3, r2
 80005ca:	002a      	movs	r2, r5
 80005cc:	40e2      	lsrs	r2, r4
 80005ce:	001c      	movs	r4, r3
 80005d0:	465b      	mov	r3, fp
 80005d2:	0015      	movs	r5, r2
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	dad4      	bge.n	8000582 <__udivmoddi4+0x12e>
 80005d8:	4642      	mov	r2, r8
 80005da:	002f      	movs	r7, r5
 80005dc:	2320      	movs	r3, #32
 80005de:	0026      	movs	r6, r4
 80005e0:	4097      	lsls	r7, r2
 80005e2:	1a9b      	subs	r3, r3, r2
 80005e4:	40de      	lsrs	r6, r3
 80005e6:	003b      	movs	r3, r7
 80005e8:	4333      	orrs	r3, r6
 80005ea:	e7cd      	b.n	8000588 <__udivmoddi4+0x134>

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000646:	f001 f8bb 	bl	80017c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064a:	f000 f89d 	bl	8000788 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064e:	f000 fb51 	bl	8000cf4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000652:	f000 fb01 	bl	8000c58 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000656:	f000 f8df 	bl	8000818 <MX_ADC1_Init>
  MX_I2C1_Init();
 800065a:	f000 f943 	bl	80008e4 <MX_I2C1_Init>
  MX_TIM2_Init();
 800065e:	f000 f981 	bl	8000964 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000662:	f000 f9d3 	bl	8000a0c <MX_TIM3_Init>
  MX_TIM6_Init();
 8000666:	f000 fa53 	bl	8000b10 <MX_TIM6_Init>
  MX_TIM7_Init();
 800066a:	f000 fa8f 	bl	8000b8c <MX_TIM7_Init>
  MX_TIM14_Init();
 800066e:	f000 facb 	bl	8000c08 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

  // Enable the TIM2 peripheral
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000672:	4b3d      	ldr	r3, [pc, #244]	; (8000768 <main+0x128>)
 8000674:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000676:	4b3c      	ldr	r3, [pc, #240]	; (8000768 <main+0x128>)
 8000678:	2101      	movs	r1, #1
 800067a:	430a      	orrs	r2, r1
 800067c:	63da      	str	r2, [r3, #60]	; 0x3c
 800067e:	4b3a      	ldr	r3, [pc, #232]	; (8000768 <main+0x128>)
 8000680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000682:	2201      	movs	r2, #1
 8000684:	4013      	ands	r3, r2
 8000686:	60fb      	str	r3, [r7, #12]
 8000688:	68fb      	ldr	r3, [r7, #12]

  // Enable the TIM6 peripheral
  __HAL_RCC_TIM6_CLK_ENABLE();
 800068a:	4b37      	ldr	r3, [pc, #220]	; (8000768 <main+0x128>)
 800068c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800068e:	4b36      	ldr	r3, [pc, #216]	; (8000768 <main+0x128>)
 8000690:	2110      	movs	r1, #16
 8000692:	430a      	orrs	r2, r1
 8000694:	63da      	str	r2, [r3, #60]	; 0x3c
 8000696:	4b34      	ldr	r3, [pc, #208]	; (8000768 <main+0x128>)
 8000698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800069a:	2210      	movs	r2, #16
 800069c:	4013      	ands	r3, r2
 800069e:	60bb      	str	r3, [r7, #8]
 80006a0:	68bb      	ldr	r3, [r7, #8]

  // Enable the TIM7 peripheral
  __HAL_RCC_TIM7_CLK_ENABLE();
 80006a2:	4b31      	ldr	r3, [pc, #196]	; (8000768 <main+0x128>)
 80006a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80006a6:	4b30      	ldr	r3, [pc, #192]	; (8000768 <main+0x128>)
 80006a8:	2120      	movs	r1, #32
 80006aa:	430a      	orrs	r2, r1
 80006ac:	63da      	str	r2, [r3, #60]	; 0x3c
 80006ae:	4b2e      	ldr	r3, [pc, #184]	; (8000768 <main+0x128>)
 80006b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80006b2:	2220      	movs	r2, #32
 80006b4:	4013      	ands	r3, r2
 80006b6:	607b      	str	r3, [r7, #4]
 80006b8:	687b      	ldr	r3, [r7, #4]

  // Enable the TIM14 peripheral
   __HAL_RCC_TIM14_CLK_ENABLE();
 80006ba:	4b2b      	ldr	r3, [pc, #172]	; (8000768 <main+0x128>)
 80006bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006be:	4b2a      	ldr	r3, [pc, #168]	; (8000768 <main+0x128>)
 80006c0:	2180      	movs	r1, #128	; 0x80
 80006c2:	0209      	lsls	r1, r1, #8
 80006c4:	430a      	orrs	r2, r1
 80006c6:	641a      	str	r2, [r3, #64]	; 0x40
 80006c8:	4b27      	ldr	r3, [pc, #156]	; (8000768 <main+0x128>)
 80006ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80006cc:	2380      	movs	r3, #128	; 0x80
 80006ce:	021b      	lsls	r3, r3, #8
 80006d0:	4013      	ands	r3, r2
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	683b      	ldr	r3, [r7, #0]

  // Enable the peripheral IRQ for TIM2
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80006d6:	2200      	movs	r2, #0
 80006d8:	2100      	movs	r1, #0
 80006da:	200f      	movs	r0, #15
 80006dc:	f002 f830 	bl	8002740 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80006e0:	200f      	movs	r0, #15
 80006e2:	f002 f842 	bl	800276a <HAL_NVIC_EnableIRQ>

  // Enable the peripheral IRQ for TIM6
  HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2100      	movs	r1, #0
 80006ea:	2011      	movs	r0, #17
 80006ec:	f002 f828 	bl	8002740 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 80006f0:	2011      	movs	r0, #17
 80006f2:	f002 f83a 	bl	800276a <HAL_NVIC_EnableIRQ>

  // Enable the peripheral IRQ for TIM7
  HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 80006f6:	2200      	movs	r2, #0
 80006f8:	2100      	movs	r1, #0
 80006fa:	2012      	movs	r0, #18
 80006fc:	f002 f820 	bl	8002740 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 8000700:	2012      	movs	r0, #18
 8000702:	f002 f832 	bl	800276a <HAL_NVIC_EnableIRQ>

  // Enable the peripheral IRQ for TIM14
  HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8000706:	2200      	movs	r2, #0
 8000708:	2100      	movs	r1, #0
 800070a:	2013      	movs	r0, #19
 800070c:	f002 f818 	bl	8002740 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8000710:	2013      	movs	r0, #19
 8000712:	f002 f82a 	bl	800276a <HAL_NVIC_EnableIRQ>

  // Start the timers
  HAL_TIM_Base_Start_IT(&htim2);
 8000716:	4b15      	ldr	r3, [pc, #84]	; (800076c <main+0x12c>)
 8000718:	0018      	movs	r0, r3
 800071a:	f003 fe8f 	bl	800443c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 800071e:	4b14      	ldr	r3, [pc, #80]	; (8000770 <main+0x130>)
 8000720:	0018      	movs	r0, r3
 8000722:	f003 fe8b 	bl	800443c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 8000726:	4b13      	ldr	r3, [pc, #76]	; (8000774 <main+0x134>)
 8000728:	0018      	movs	r0, r3
 800072a:	f003 fe87 	bl	800443c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim14);
 800072e:	4b12      	ldr	r3, [pc, #72]	; (8000778 <main+0x138>)
 8000730:	0018      	movs	r0, r3
 8000732:	f003 fe83 	bl	800443c <HAL_TIM_Base_Start_IT>

  // Enable PWM on TIM3 (for motor control)
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000736:	4b11      	ldr	r3, [pc, #68]	; (800077c <main+0x13c>)
 8000738:	2100      	movs	r1, #0
 800073a:	0018      	movs	r0, r3
 800073c:	f003 ff3a 	bl	80045b4 <HAL_TIM_PWM_Start>

  // Scan I2C addresses on startup
  //i2cScanner();

  // I2C Display
  hardwareTestLCD();
 8000740:	f000 fbb8 	bl	8000eb4 <hardwareTestLCD>

  // Variables
  int servoAngle;
  int adcValue;
  stateTracker = 1;
 8000744:	4b0e      	ldr	r3, [pc, #56]	; (8000780 <main+0x140>)
 8000746:	2201      	movs	r2, #1
 8000748:	601a      	str	r2, [r3, #0]

	  // Testing UART receiving
	  //HAL_UART_Receive_IT(&huart2, 1, 1);

	  // Get potentiometer value
	  HAL_ADC_Start_IT(&hadc1);	// Start conversion after each ADC cycle
 800074a:	4b0e      	ldr	r3, [pc, #56]	; (8000784 <main+0x144>)
 800074c:	0018      	movs	r0, r3
 800074e:	f001 fc69 	bl	8002024 <HAL_ADC_Start_IT>
	  hardwareTestPot();
 8000752:	f000 fb81 	bl	8000e58 <hardwareTestPot>
	 // Debug message
	 //sprintf(msg, "Current State: %hu\n\r", stateTracker);
	 //HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);

	 // State decider
	 stateMachineDecider();
 8000756:	f000 fc43 	bl	8000fe0 <stateMachineDecider>
	 stateMachineController(stateTracker);
 800075a:	4b09      	ldr	r3, [pc, #36]	; (8000780 <main+0x140>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	0018      	movs	r0, r3
 8000760:	f000 fbf4 	bl	8000f4c <stateMachineController>
	  HAL_ADC_Start_IT(&hadc1);	// Start conversion after each ADC cycle
 8000764:	e7f1      	b.n	800074a <main+0x10a>
 8000766:	46c0      	nop			; (mov r8, r8)
 8000768:	40021000 	.word	0x40021000
 800076c:	20000130 	.word	0x20000130
 8000770:	200001c8 	.word	0x200001c8
 8000774:	20000214 	.word	0x20000214
 8000778:	20000260 	.word	0x20000260
 800077c:	2000017c 	.word	0x2000017c
 8000780:	20000398 	.word	0x20000398
 8000784:	20000078 	.word	0x20000078

08000788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000788:	b590      	push	{r4, r7, lr}
 800078a:	b093      	sub	sp, #76	; 0x4c
 800078c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078e:	2410      	movs	r4, #16
 8000790:	193b      	adds	r3, r7, r4
 8000792:	0018      	movs	r0, r3
 8000794:	2338      	movs	r3, #56	; 0x38
 8000796:	001a      	movs	r2, r3
 8000798:	2100      	movs	r1, #0
 800079a:	f006 fced 	bl	8007178 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800079e:	003b      	movs	r3, r7
 80007a0:	0018      	movs	r0, r3
 80007a2:	2310      	movs	r3, #16
 80007a4:	001a      	movs	r2, r3
 80007a6:	2100      	movs	r1, #0
 80007a8:	f006 fce6 	bl	8007178 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007ac:	2380      	movs	r3, #128	; 0x80
 80007ae:	009b      	lsls	r3, r3, #2
 80007b0:	0018      	movs	r0, r3
 80007b2:	f002 ff23 	bl	80035fc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007b6:	193b      	adds	r3, r7, r4
 80007b8:	2202      	movs	r2, #2
 80007ba:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007bc:	193b      	adds	r3, r7, r4
 80007be:	2280      	movs	r2, #128	; 0x80
 80007c0:	0052      	lsls	r2, r2, #1
 80007c2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80007c4:	193b      	adds	r3, r7, r4
 80007c6:	2200      	movs	r2, #0
 80007c8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007ca:	193b      	adds	r3, r7, r4
 80007cc:	2240      	movs	r2, #64	; 0x40
 80007ce:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007d0:	193b      	adds	r3, r7, r4
 80007d2:	2200      	movs	r2, #0
 80007d4:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d6:	193b      	adds	r3, r7, r4
 80007d8:	0018      	movs	r0, r3
 80007da:	f002 ff5b 	bl	8003694 <HAL_RCC_OscConfig>
 80007de:	1e03      	subs	r3, r0, #0
 80007e0:	d001      	beq.n	80007e6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80007e2:	f000 fd2d 	bl	8001240 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e6:	003b      	movs	r3, r7
 80007e8:	2207      	movs	r2, #7
 80007ea:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007ec:	003b      	movs	r3, r7
 80007ee:	2200      	movs	r2, #0
 80007f0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f2:	003b      	movs	r3, r7
 80007f4:	2200      	movs	r2, #0
 80007f6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007f8:	003b      	movs	r3, r7
 80007fa:	2200      	movs	r2, #0
 80007fc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007fe:	003b      	movs	r3, r7
 8000800:	2100      	movs	r1, #0
 8000802:	0018      	movs	r0, r3
 8000804:	f003 fa60 	bl	8003cc8 <HAL_RCC_ClockConfig>
 8000808:	1e03      	subs	r3, r0, #0
 800080a:	d001      	beq.n	8000810 <SystemClock_Config+0x88>
  {
    Error_Handler();
 800080c:	f000 fd18 	bl	8001240 <Error_Handler>
  }
}
 8000810:	46c0      	nop			; (mov r8, r8)
 8000812:	46bd      	mov	sp, r7
 8000814:	b013      	add	sp, #76	; 0x4c
 8000816:	bd90      	pop	{r4, r7, pc}

08000818 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	0018      	movs	r0, r3
 8000822:	230c      	movs	r3, #12
 8000824:	001a      	movs	r2, r3
 8000826:	2100      	movs	r1, #0
 8000828:	f006 fca6 	bl	8007178 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800082c:	4b2b      	ldr	r3, [pc, #172]	; (80008dc <MX_ADC1_Init+0xc4>)
 800082e:	4a2c      	ldr	r2, [pc, #176]	; (80008e0 <MX_ADC1_Init+0xc8>)
 8000830:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000832:	4b2a      	ldr	r3, [pc, #168]	; (80008dc <MX_ADC1_Init+0xc4>)
 8000834:	2280      	movs	r2, #128	; 0x80
 8000836:	05d2      	lsls	r2, r2, #23
 8000838:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800083a:	4b28      	ldr	r3, [pc, #160]	; (80008dc <MX_ADC1_Init+0xc4>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000840:	4b26      	ldr	r3, [pc, #152]	; (80008dc <MX_ADC1_Init+0xc4>)
 8000842:	2200      	movs	r2, #0
 8000844:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000846:	4b25      	ldr	r3, [pc, #148]	; (80008dc <MX_ADC1_Init+0xc4>)
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800084c:	4b23      	ldr	r3, [pc, #140]	; (80008dc <MX_ADC1_Init+0xc4>)
 800084e:	2204      	movs	r2, #4
 8000850:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000852:	4b22      	ldr	r3, [pc, #136]	; (80008dc <MX_ADC1_Init+0xc4>)
 8000854:	2200      	movs	r2, #0
 8000856:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000858:	4b20      	ldr	r3, [pc, #128]	; (80008dc <MX_ADC1_Init+0xc4>)
 800085a:	2200      	movs	r2, #0
 800085c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800085e:	4b1f      	ldr	r3, [pc, #124]	; (80008dc <MX_ADC1_Init+0xc4>)
 8000860:	2201      	movs	r2, #1
 8000862:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000864:	4b1d      	ldr	r3, [pc, #116]	; (80008dc <MX_ADC1_Init+0xc4>)
 8000866:	2201      	movs	r2, #1
 8000868:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800086a:	4b1c      	ldr	r3, [pc, #112]	; (80008dc <MX_ADC1_Init+0xc4>)
 800086c:	2200      	movs	r2, #0
 800086e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000870:	4b1a      	ldr	r3, [pc, #104]	; (80008dc <MX_ADC1_Init+0xc4>)
 8000872:	2200      	movs	r2, #0
 8000874:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000876:	4b19      	ldr	r3, [pc, #100]	; (80008dc <MX_ADC1_Init+0xc4>)
 8000878:	222c      	movs	r2, #44	; 0x2c
 800087a:	2100      	movs	r1, #0
 800087c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800087e:	4b17      	ldr	r3, [pc, #92]	; (80008dc <MX_ADC1_Init+0xc4>)
 8000880:	2200      	movs	r2, #0
 8000882:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000884:	4b15      	ldr	r3, [pc, #84]	; (80008dc <MX_ADC1_Init+0xc4>)
 8000886:	2200      	movs	r2, #0
 8000888:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800088a:	4b14      	ldr	r3, [pc, #80]	; (80008dc <MX_ADC1_Init+0xc4>)
 800088c:	2200      	movs	r2, #0
 800088e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000890:	4b12      	ldr	r3, [pc, #72]	; (80008dc <MX_ADC1_Init+0xc4>)
 8000892:	223c      	movs	r2, #60	; 0x3c
 8000894:	2100      	movs	r1, #0
 8000896:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000898:	4b10      	ldr	r3, [pc, #64]	; (80008dc <MX_ADC1_Init+0xc4>)
 800089a:	2200      	movs	r2, #0
 800089c:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800089e:	4b0f      	ldr	r3, [pc, #60]	; (80008dc <MX_ADC1_Init+0xc4>)
 80008a0:	0018      	movs	r0, r3
 80008a2:	f001 f983 	bl	8001bac <HAL_ADC_Init>
 80008a6:	1e03      	subs	r3, r0, #0
 80008a8:	d001      	beq.n	80008ae <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80008aa:	f000 fcc9 	bl	8001240 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008ae:	1d3b      	adds	r3, r7, #4
 80008b0:	2201      	movs	r2, #1
 80008b2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	2200      	movs	r2, #0
 80008b8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008c0:	1d3a      	adds	r2, r7, #4
 80008c2:	4b06      	ldr	r3, [pc, #24]	; (80008dc <MX_ADC1_Init+0xc4>)
 80008c4:	0011      	movs	r1, r2
 80008c6:	0018      	movs	r0, r3
 80008c8:	f001 fc30 	bl	800212c <HAL_ADC_ConfigChannel>
 80008cc:	1e03      	subs	r3, r0, #0
 80008ce:	d001      	beq.n	80008d4 <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 80008d0:	f000 fcb6 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008d4:	46c0      	nop			; (mov r8, r8)
 80008d6:	46bd      	mov	sp, r7
 80008d8:	b004      	add	sp, #16
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	20000078 	.word	0x20000078
 80008e0:	40012400 	.word	0x40012400

080008e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008e8:	4b1b      	ldr	r3, [pc, #108]	; (8000958 <MX_I2C1_Init+0x74>)
 80008ea:	4a1c      	ldr	r2, [pc, #112]	; (800095c <MX_I2C1_Init+0x78>)
 80008ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80008ee:	4b1a      	ldr	r3, [pc, #104]	; (8000958 <MX_I2C1_Init+0x74>)
 80008f0:	4a1b      	ldr	r2, [pc, #108]	; (8000960 <MX_I2C1_Init+0x7c>)
 80008f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008f4:	4b18      	ldr	r3, [pc, #96]	; (8000958 <MX_I2C1_Init+0x74>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008fa:	4b17      	ldr	r3, [pc, #92]	; (8000958 <MX_I2C1_Init+0x74>)
 80008fc:	2201      	movs	r2, #1
 80008fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000900:	4b15      	ldr	r3, [pc, #84]	; (8000958 <MX_I2C1_Init+0x74>)
 8000902:	2200      	movs	r2, #0
 8000904:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000906:	4b14      	ldr	r3, [pc, #80]	; (8000958 <MX_I2C1_Init+0x74>)
 8000908:	2200      	movs	r2, #0
 800090a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800090c:	4b12      	ldr	r3, [pc, #72]	; (8000958 <MX_I2C1_Init+0x74>)
 800090e:	2200      	movs	r2, #0
 8000910:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000912:	4b11      	ldr	r3, [pc, #68]	; (8000958 <MX_I2C1_Init+0x74>)
 8000914:	2200      	movs	r2, #0
 8000916:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000918:	4b0f      	ldr	r3, [pc, #60]	; (8000958 <MX_I2C1_Init+0x74>)
 800091a:	2200      	movs	r2, #0
 800091c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800091e:	4b0e      	ldr	r3, [pc, #56]	; (8000958 <MX_I2C1_Init+0x74>)
 8000920:	0018      	movs	r0, r3
 8000922:	f002 f9c5 	bl	8002cb0 <HAL_I2C_Init>
 8000926:	1e03      	subs	r3, r0, #0
 8000928:	d001      	beq.n	800092e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800092a:	f000 fc89 	bl	8001240 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800092e:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <MX_I2C1_Init+0x74>)
 8000930:	2100      	movs	r1, #0
 8000932:	0018      	movs	r0, r3
 8000934:	f002 fdca 	bl	80034cc <HAL_I2CEx_ConfigAnalogFilter>
 8000938:	1e03      	subs	r3, r0, #0
 800093a:	d001      	beq.n	8000940 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800093c:	f000 fc80 	bl	8001240 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000940:	4b05      	ldr	r3, [pc, #20]	; (8000958 <MX_I2C1_Init+0x74>)
 8000942:	2100      	movs	r1, #0
 8000944:	0018      	movs	r0, r3
 8000946:	f002 fe0d 	bl	8003564 <HAL_I2CEx_ConfigDigitalFilter>
 800094a:	1e03      	subs	r3, r0, #0
 800094c:	d001      	beq.n	8000952 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800094e:	f000 fc77 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	200000dc 	.word	0x200000dc
 800095c:	40005400 	.word	0x40005400
 8000960:	00303d5b 	.word	0x00303d5b

08000964 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b088      	sub	sp, #32
 8000968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800096a:	2310      	movs	r3, #16
 800096c:	18fb      	adds	r3, r7, r3
 800096e:	0018      	movs	r0, r3
 8000970:	2310      	movs	r3, #16
 8000972:	001a      	movs	r2, r3
 8000974:	2100      	movs	r1, #0
 8000976:	f006 fbff 	bl	8007178 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800097a:	1d3b      	adds	r3, r7, #4
 800097c:	0018      	movs	r0, r3
 800097e:	230c      	movs	r3, #12
 8000980:	001a      	movs	r2, r3
 8000982:	2100      	movs	r1, #0
 8000984:	f006 fbf8 	bl	8007178 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000988:	4b1e      	ldr	r3, [pc, #120]	; (8000a04 <MX_TIM2_Init+0xa0>)
 800098a:	2280      	movs	r2, #128	; 0x80
 800098c:	05d2      	lsls	r2, r2, #23
 800098e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 999;
 8000990:	4b1c      	ldr	r3, [pc, #112]	; (8000a04 <MX_TIM2_Init+0xa0>)
 8000992:	4a1d      	ldr	r2, [pc, #116]	; (8000a08 <MX_TIM2_Init+0xa4>)
 8000994:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000996:	4b1b      	ldr	r3, [pc, #108]	; (8000a04 <MX_TIM2_Init+0xa0>)
 8000998:	2200      	movs	r2, #0
 800099a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800099c:	4b19      	ldr	r3, [pc, #100]	; (8000a04 <MX_TIM2_Init+0xa0>)
 800099e:	4a1a      	ldr	r2, [pc, #104]	; (8000a08 <MX_TIM2_Init+0xa4>)
 80009a0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009a2:	4b18      	ldr	r3, [pc, #96]	; (8000a04 <MX_TIM2_Init+0xa0>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009a8:	4b16      	ldr	r3, [pc, #88]	; (8000a04 <MX_TIM2_Init+0xa0>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009ae:	4b15      	ldr	r3, [pc, #84]	; (8000a04 <MX_TIM2_Init+0xa0>)
 80009b0:	0018      	movs	r0, r3
 80009b2:	f003 fceb 	bl	800438c <HAL_TIM_Base_Init>
 80009b6:	1e03      	subs	r3, r0, #0
 80009b8:	d001      	beq.n	80009be <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80009ba:	f000 fc41 	bl	8001240 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009be:	2110      	movs	r1, #16
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2280      	movs	r2, #128	; 0x80
 80009c4:	0152      	lsls	r2, r2, #5
 80009c6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009c8:	187a      	adds	r2, r7, r1
 80009ca:	4b0e      	ldr	r3, [pc, #56]	; (8000a04 <MX_TIM2_Init+0xa0>)
 80009cc:	0011      	movs	r1, r2
 80009ce:	0018      	movs	r0, r3
 80009d0:	f004 f8e2 	bl	8004b98 <HAL_TIM_ConfigClockSource>
 80009d4:	1e03      	subs	r3, r0, #0
 80009d6:	d001      	beq.n	80009dc <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80009d8:	f000 fc32 	bl	8001240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009dc:	1d3b      	adds	r3, r7, #4
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009e2:	1d3b      	adds	r3, r7, #4
 80009e4:	2200      	movs	r2, #0
 80009e6:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009e8:	1d3a      	adds	r2, r7, #4
 80009ea:	4b06      	ldr	r3, [pc, #24]	; (8000a04 <MX_TIM2_Init+0xa0>)
 80009ec:	0011      	movs	r1, r2
 80009ee:	0018      	movs	r0, r3
 80009f0:	f004 fdda 	bl	80055a8 <HAL_TIMEx_MasterConfigSynchronization>
 80009f4:	1e03      	subs	r3, r0, #0
 80009f6:	d001      	beq.n	80009fc <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80009f8:	f000 fc22 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009fc:	46c0      	nop			; (mov r8, r8)
 80009fe:	46bd      	mov	sp, r7
 8000a00:	b008      	add	sp, #32
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	20000130 	.word	0x20000130
 8000a08:	000003e7 	.word	0x000003e7

08000a0c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08e      	sub	sp, #56	; 0x38
 8000a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a12:	2328      	movs	r3, #40	; 0x28
 8000a14:	18fb      	adds	r3, r7, r3
 8000a16:	0018      	movs	r0, r3
 8000a18:	2310      	movs	r3, #16
 8000a1a:	001a      	movs	r2, r3
 8000a1c:	2100      	movs	r1, #0
 8000a1e:	f006 fbab 	bl	8007178 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a22:	231c      	movs	r3, #28
 8000a24:	18fb      	adds	r3, r7, r3
 8000a26:	0018      	movs	r0, r3
 8000a28:	230c      	movs	r3, #12
 8000a2a:	001a      	movs	r2, r3
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	f006 fba3 	bl	8007178 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a32:	003b      	movs	r3, r7
 8000a34:	0018      	movs	r0, r3
 8000a36:	231c      	movs	r3, #28
 8000a38:	001a      	movs	r2, r3
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	f006 fb9c 	bl	8007178 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a40:	4b30      	ldr	r3, [pc, #192]	; (8000b04 <MX_TIM3_Init+0xf8>)
 8000a42:	4a31      	ldr	r2, [pc, #196]	; (8000b08 <MX_TIM3_Init+0xfc>)
 8000a44:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 319;
 8000a46:	4b2f      	ldr	r3, [pc, #188]	; (8000b04 <MX_TIM3_Init+0xf8>)
 8000a48:	2240      	movs	r2, #64	; 0x40
 8000a4a:	32ff      	adds	r2, #255	; 0xff
 8000a4c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a4e:	4b2d      	ldr	r3, [pc, #180]	; (8000b04 <MX_TIM3_Init+0xf8>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000a54:	4b2b      	ldr	r3, [pc, #172]	; (8000b04 <MX_TIM3_Init+0xf8>)
 8000a56:	4a2d      	ldr	r2, [pc, #180]	; (8000b0c <MX_TIM3_Init+0x100>)
 8000a58:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5a:	4b2a      	ldr	r3, [pc, #168]	; (8000b04 <MX_TIM3_Init+0xf8>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a60:	4b28      	ldr	r3, [pc, #160]	; (8000b04 <MX_TIM3_Init+0xf8>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a66:	4b27      	ldr	r3, [pc, #156]	; (8000b04 <MX_TIM3_Init+0xf8>)
 8000a68:	0018      	movs	r0, r3
 8000a6a:	f003 fc8f 	bl	800438c <HAL_TIM_Base_Init>
 8000a6e:	1e03      	subs	r3, r0, #0
 8000a70:	d001      	beq.n	8000a76 <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 8000a72:	f000 fbe5 	bl	8001240 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a76:	2128      	movs	r1, #40	; 0x28
 8000a78:	187b      	adds	r3, r7, r1
 8000a7a:	2280      	movs	r2, #128	; 0x80
 8000a7c:	0152      	lsls	r2, r2, #5
 8000a7e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a80:	187a      	adds	r2, r7, r1
 8000a82:	4b20      	ldr	r3, [pc, #128]	; (8000b04 <MX_TIM3_Init+0xf8>)
 8000a84:	0011      	movs	r1, r2
 8000a86:	0018      	movs	r0, r3
 8000a88:	f004 f886 	bl	8004b98 <HAL_TIM_ConfigClockSource>
 8000a8c:	1e03      	subs	r3, r0, #0
 8000a8e:	d001      	beq.n	8000a94 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000a90:	f000 fbd6 	bl	8001240 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a94:	4b1b      	ldr	r3, [pc, #108]	; (8000b04 <MX_TIM3_Init+0xf8>)
 8000a96:	0018      	movs	r0, r3
 8000a98:	f003 fd2c 	bl	80044f4 <HAL_TIM_PWM_Init>
 8000a9c:	1e03      	subs	r3, r0, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000aa0:	f000 fbce 	bl	8001240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa4:	211c      	movs	r1, #28
 8000aa6:	187b      	adds	r3, r7, r1
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	2200      	movs	r2, #0
 8000ab0:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ab2:	187a      	adds	r2, r7, r1
 8000ab4:	4b13      	ldr	r3, [pc, #76]	; (8000b04 <MX_TIM3_Init+0xf8>)
 8000ab6:	0011      	movs	r1, r2
 8000ab8:	0018      	movs	r0, r3
 8000aba:	f004 fd75 	bl	80055a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000abe:	1e03      	subs	r3, r0, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8000ac2:	f000 fbbd 	bl	8001240 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ac6:	003b      	movs	r3, r7
 8000ac8:	2260      	movs	r2, #96	; 0x60
 8000aca:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000acc:	003b      	movs	r3, r7
 8000ace:	2200      	movs	r2, #0
 8000ad0:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ad2:	003b      	movs	r3, r7
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ad8:	003b      	movs	r3, r7
 8000ada:	2200      	movs	r2, #0
 8000adc:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ade:	0039      	movs	r1, r7
 8000ae0:	4b08      	ldr	r3, [pc, #32]	; (8000b04 <MX_TIM3_Init+0xf8>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	0018      	movs	r0, r3
 8000ae6:	f003 ff57 	bl	8004998 <HAL_TIM_PWM_ConfigChannel>
 8000aea:	1e03      	subs	r3, r0, #0
 8000aec:	d001      	beq.n	8000af2 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 8000aee:	f000 fba7 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000af2:	4b04      	ldr	r3, [pc, #16]	; (8000b04 <MX_TIM3_Init+0xf8>)
 8000af4:	0018      	movs	r0, r3
 8000af6:	f000 fd05 	bl	8001504 <HAL_TIM_MspPostInit>

}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	46bd      	mov	sp, r7
 8000afe:	b00e      	add	sp, #56	; 0x38
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	2000017c 	.word	0x2000017c
 8000b08:	40000400 	.word	0x40000400
 8000b0c:	000003e7 	.word	0x000003e7

08000b10 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b084      	sub	sp, #16
 8000b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b16:	1d3b      	adds	r3, r7, #4
 8000b18:	0018      	movs	r0, r3
 8000b1a:	230c      	movs	r3, #12
 8000b1c:	001a      	movs	r2, r3
 8000b1e:	2100      	movs	r1, #0
 8000b20:	f006 fb2a 	bl	8007178 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000b24:	4b15      	ldr	r3, [pc, #84]	; (8000b7c <MX_TIM6_Init+0x6c>)
 8000b26:	4a16      	ldr	r2, [pc, #88]	; (8000b80 <MX_TIM6_Init+0x70>)
 8000b28:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1999;
 8000b2a:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <MX_TIM6_Init+0x6c>)
 8000b2c:	4a15      	ldr	r2, [pc, #84]	; (8000b84 <MX_TIM6_Init+0x74>)
 8000b2e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b30:	4b12      	ldr	r3, [pc, #72]	; (8000b7c <MX_TIM6_Init+0x6c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8000b36:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <MX_TIM6_Init+0x6c>)
 8000b38:	4a13      	ldr	r2, [pc, #76]	; (8000b88 <MX_TIM6_Init+0x78>)
 8000b3a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	; (8000b7c <MX_TIM6_Init+0x6c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000b42:	4b0e      	ldr	r3, [pc, #56]	; (8000b7c <MX_TIM6_Init+0x6c>)
 8000b44:	0018      	movs	r0, r3
 8000b46:	f003 fc21 	bl	800438c <HAL_TIM_Base_Init>
 8000b4a:	1e03      	subs	r3, r0, #0
 8000b4c:	d001      	beq.n	8000b52 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000b4e:	f000 fb77 	bl	8001240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b52:	1d3b      	adds	r3, r7, #4
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b58:	1d3b      	adds	r3, r7, #4
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000b5e:	1d3a      	adds	r2, r7, #4
 8000b60:	4b06      	ldr	r3, [pc, #24]	; (8000b7c <MX_TIM6_Init+0x6c>)
 8000b62:	0011      	movs	r1, r2
 8000b64:	0018      	movs	r0, r3
 8000b66:	f004 fd1f 	bl	80055a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b6a:	1e03      	subs	r3, r0, #0
 8000b6c:	d001      	beq.n	8000b72 <MX_TIM6_Init+0x62>
  {
    Error_Handler();
 8000b6e:	f000 fb67 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000b72:	46c0      	nop			; (mov r8, r8)
 8000b74:	46bd      	mov	sp, r7
 8000b76:	b004      	add	sp, #16
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	46c0      	nop			; (mov r8, r8)
 8000b7c:	200001c8 	.word	0x200001c8
 8000b80:	40001000 	.word	0x40001000
 8000b84:	000007cf 	.word	0x000007cf
 8000b88:	000003e7 	.word	0x000003e7

08000b8c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b92:	1d3b      	adds	r3, r7, #4
 8000b94:	0018      	movs	r0, r3
 8000b96:	230c      	movs	r3, #12
 8000b98:	001a      	movs	r2, r3
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	f006 faec 	bl	8007178 <memset>

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000ba0:	4b15      	ldr	r3, [pc, #84]	; (8000bf8 <MX_TIM7_Init+0x6c>)
 8000ba2:	4a16      	ldr	r2, [pc, #88]	; (8000bfc <MX_TIM7_Init+0x70>)
 8000ba4:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 3332;
 8000ba6:	4b14      	ldr	r3, [pc, #80]	; (8000bf8 <MX_TIM7_Init+0x6c>)
 8000ba8:	4a15      	ldr	r2, [pc, #84]	; (8000c00 <MX_TIM7_Init+0x74>)
 8000baa:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bac:	4b12      	ldr	r3, [pc, #72]	; (8000bf8 <MX_TIM7_Init+0x6c>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	; (8000bf8 <MX_TIM7_Init+0x6c>)
 8000bb4:	4a13      	ldr	r2, [pc, #76]	; (8000c04 <MX_TIM7_Init+0x78>)
 8000bb6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <MX_TIM7_Init+0x6c>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000bbe:	4b0e      	ldr	r3, [pc, #56]	; (8000bf8 <MX_TIM7_Init+0x6c>)
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	f003 fbe3 	bl	800438c <HAL_TIM_Base_Init>
 8000bc6:	1e03      	subs	r3, r0, #0
 8000bc8:	d001      	beq.n	8000bce <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8000bca:	f000 fb39 	bl	8001240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bd4:	1d3b      	adds	r3, r7, #4
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000bda:	1d3a      	adds	r2, r7, #4
 8000bdc:	4b06      	ldr	r3, [pc, #24]	; (8000bf8 <MX_TIM7_Init+0x6c>)
 8000bde:	0011      	movs	r1, r2
 8000be0:	0018      	movs	r0, r3
 8000be2:	f004 fce1 	bl	80055a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000be6:	1e03      	subs	r3, r0, #0
 8000be8:	d001      	beq.n	8000bee <MX_TIM7_Init+0x62>
  {
    Error_Handler();
 8000bea:	f000 fb29 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	b004      	add	sp, #16
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	46c0      	nop			; (mov r8, r8)
 8000bf8:	20000214 	.word	0x20000214
 8000bfc:	40001400 	.word	0x40001400
 8000c00:	00000d04 	.word	0x00000d04
 8000c04:	000003e7 	.word	0x000003e7

08000c08 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000c0c:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <MX_TIM14_Init+0x40>)
 8000c0e:	4a0f      	ldr	r2, [pc, #60]	; (8000c4c <MX_TIM14_Init+0x44>)
 8000c10:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 997;
 8000c12:	4b0d      	ldr	r3, [pc, #52]	; (8000c48 <MX_TIM14_Init+0x40>)
 8000c14:	4a0e      	ldr	r2, [pc, #56]	; (8000c50 <MX_TIM14_Init+0x48>)
 8000c16:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c18:	4b0b      	ldr	r3, [pc, #44]	; (8000c48 <MX_TIM14_Init+0x40>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 999;
 8000c1e:	4b0a      	ldr	r3, [pc, #40]	; (8000c48 <MX_TIM14_Init+0x40>)
 8000c20:	4a0c      	ldr	r2, [pc, #48]	; (8000c54 <MX_TIM14_Init+0x4c>)
 8000c22:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c24:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <MX_TIM14_Init+0x40>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c2a:	4b07      	ldr	r3, [pc, #28]	; (8000c48 <MX_TIM14_Init+0x40>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000c30:	4b05      	ldr	r3, [pc, #20]	; (8000c48 <MX_TIM14_Init+0x40>)
 8000c32:	0018      	movs	r0, r3
 8000c34:	f003 fbaa 	bl	800438c <HAL_TIM_Base_Init>
 8000c38:	1e03      	subs	r3, r0, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000c3c:	f000 fb00 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000c40:	46c0      	nop			; (mov r8, r8)
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	20000260 	.word	0x20000260
 8000c4c:	40002000 	.word	0x40002000
 8000c50:	000003e5 	.word	0x000003e5
 8000c54:	000003e7 	.word	0x000003e7

08000c58 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c5c:	4b23      	ldr	r3, [pc, #140]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000c5e:	4a24      	ldr	r2, [pc, #144]	; (8000cf0 <MX_USART2_UART_Init+0x98>)
 8000c60:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c62:	4b22      	ldr	r3, [pc, #136]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000c64:	22e1      	movs	r2, #225	; 0xe1
 8000c66:	0252      	lsls	r2, r2, #9
 8000c68:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c6a:	4b20      	ldr	r3, [pc, #128]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c70:	4b1e      	ldr	r3, [pc, #120]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c76:	4b1d      	ldr	r3, [pc, #116]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c7c:	4b1b      	ldr	r3, [pc, #108]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000c7e:	220c      	movs	r2, #12
 8000c80:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c82:	4b1a      	ldr	r3, [pc, #104]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c88:	4b18      	ldr	r3, [pc, #96]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c8e:	4b17      	ldr	r3, [pc, #92]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c94:	4b15      	ldr	r3, [pc, #84]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c9a:	4b14      	ldr	r3, [pc, #80]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ca0:	4b12      	ldr	r3, [pc, #72]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000ca2:	0018      	movs	r0, r3
 8000ca4:	f004 fd06 	bl	80056b4 <HAL_UART_Init>
 8000ca8:	1e03      	subs	r3, r0, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000cac:	f000 fac8 	bl	8001240 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cb0:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f005 fec1 	bl	8006a3c <HAL_UARTEx_SetTxFifoThreshold>
 8000cba:	1e03      	subs	r3, r0, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000cbe:	f000 fabf 	bl	8001240 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cc2:	4b0a      	ldr	r3, [pc, #40]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	0018      	movs	r0, r3
 8000cc8:	f005 fef8 	bl	8006abc <HAL_UARTEx_SetRxFifoThreshold>
 8000ccc:	1e03      	subs	r3, r0, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000cd0:	f000 fab6 	bl	8001240 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000cd4:	4b05      	ldr	r3, [pc, #20]	; (8000cec <MX_USART2_UART_Init+0x94>)
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	f005 fe76 	bl	80069c8 <HAL_UARTEx_DisableFifoMode>
 8000cdc:	1e03      	subs	r3, r0, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000ce0:	f000 faae 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ce4:	46c0      	nop			; (mov r8, r8)
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	200002ac 	.word	0x200002ac
 8000cf0:	40004400 	.word	0x40004400

08000cf4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cf4:	b590      	push	{r4, r7, lr}
 8000cf6:	b08b      	sub	sp, #44	; 0x2c
 8000cf8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfa:	2414      	movs	r4, #20
 8000cfc:	193b      	adds	r3, r7, r4
 8000cfe:	0018      	movs	r0, r3
 8000d00:	2314      	movs	r3, #20
 8000d02:	001a      	movs	r2, r3
 8000d04:	2100      	movs	r1, #0
 8000d06:	f006 fa37 	bl	8007178 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d0a:	4b4f      	ldr	r3, [pc, #316]	; (8000e48 <MX_GPIO_Init+0x154>)
 8000d0c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d0e:	4b4e      	ldr	r3, [pc, #312]	; (8000e48 <MX_GPIO_Init+0x154>)
 8000d10:	2104      	movs	r1, #4
 8000d12:	430a      	orrs	r2, r1
 8000d14:	635a      	str	r2, [r3, #52]	; 0x34
 8000d16:	4b4c      	ldr	r3, [pc, #304]	; (8000e48 <MX_GPIO_Init+0x154>)
 8000d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d1a:	2204      	movs	r2, #4
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	613b      	str	r3, [r7, #16]
 8000d20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d22:	4b49      	ldr	r3, [pc, #292]	; (8000e48 <MX_GPIO_Init+0x154>)
 8000d24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d26:	4b48      	ldr	r3, [pc, #288]	; (8000e48 <MX_GPIO_Init+0x154>)
 8000d28:	2120      	movs	r1, #32
 8000d2a:	430a      	orrs	r2, r1
 8000d2c:	635a      	str	r2, [r3, #52]	; 0x34
 8000d2e:	4b46      	ldr	r3, [pc, #280]	; (8000e48 <MX_GPIO_Init+0x154>)
 8000d30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d32:	2220      	movs	r2, #32
 8000d34:	4013      	ands	r3, r2
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3a:	4b43      	ldr	r3, [pc, #268]	; (8000e48 <MX_GPIO_Init+0x154>)
 8000d3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d3e:	4b42      	ldr	r3, [pc, #264]	; (8000e48 <MX_GPIO_Init+0x154>)
 8000d40:	2101      	movs	r1, #1
 8000d42:	430a      	orrs	r2, r1
 8000d44:	635a      	str	r2, [r3, #52]	; 0x34
 8000d46:	4b40      	ldr	r3, [pc, #256]	; (8000e48 <MX_GPIO_Init+0x154>)
 8000d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	60bb      	str	r3, [r7, #8]
 8000d50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d52:	4b3d      	ldr	r3, [pc, #244]	; (8000e48 <MX_GPIO_Init+0x154>)
 8000d54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d56:	4b3c      	ldr	r3, [pc, #240]	; (8000e48 <MX_GPIO_Init+0x154>)
 8000d58:	2102      	movs	r1, #2
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	635a      	str	r2, [r3, #52]	; 0x34
 8000d5e:	4b3a      	ldr	r3, [pc, #232]	; (8000e48 <MX_GPIO_Init+0x154>)
 8000d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d62:	2202      	movs	r2, #2
 8000d64:	4013      	ands	r3, r2
 8000d66:	607b      	str	r3, [r7, #4]
 8000d68:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000d6a:	23a0      	movs	r3, #160	; 0xa0
 8000d6c:	05db      	lsls	r3, r3, #23
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2120      	movs	r1, #32
 8000d72:	0018      	movs	r0, r3
 8000d74:	f001 ff63 	bl	8002c3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_2_Pin|LED_3_Pin, GPIO_PIN_RESET);
 8000d78:	4934      	ldr	r1, [pc, #208]	; (8000e4c <MX_GPIO_Init+0x158>)
 8000d7a:	4b35      	ldr	r3, [pc, #212]	; (8000e50 <MX_GPIO_Init+0x15c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	0018      	movs	r0, r3
 8000d80:	f001 ff5d 	bl	8002c3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8000d84:	4b33      	ldr	r3, [pc, #204]	; (8000e54 <MX_GPIO_Init+0x160>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	2180      	movs	r1, #128	; 0x80
 8000d8a:	0018      	movs	r0, r3
 8000d8c:	f001 ff57 	bl	8002c3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_INPUT_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_INPUT_2_Pin;
 8000d90:	193b      	adds	r3, r7, r4
 8000d92:	2280      	movs	r2, #128	; 0x80
 8000d94:	0192      	lsls	r2, r2, #6
 8000d96:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d98:	193b      	adds	r3, r7, r4
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d9e:	193b      	adds	r3, r7, r4
 8000da0:	2201      	movs	r2, #1
 8000da2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_INPUT_2_GPIO_Port, &GPIO_InitStruct);
 8000da4:	193b      	adds	r3, r7, r4
 8000da6:	4a2b      	ldr	r2, [pc, #172]	; (8000e54 <MX_GPIO_Init+0x160>)
 8000da8:	0019      	movs	r1, r3
 8000daa:	0010      	movs	r0, r2
 8000dac:	f001 fdc6 	bl	800293c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000db0:	193b      	adds	r3, r7, r4
 8000db2:	2220      	movs	r2, #32
 8000db4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db6:	193b      	adds	r3, r7, r4
 8000db8:	2201      	movs	r2, #1
 8000dba:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbc:	193b      	adds	r3, r7, r4
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dc2:	193b      	adds	r3, r7, r4
 8000dc4:	2202      	movs	r2, #2
 8000dc6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000dc8:	193a      	adds	r2, r7, r4
 8000dca:	23a0      	movs	r3, #160	; 0xa0
 8000dcc:	05db      	lsls	r3, r3, #23
 8000dce:	0011      	movs	r1, r2
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	f001 fdb3 	bl	800293c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_2_Pin LED_3_Pin */
  GPIO_InitStruct.Pin = LED_2_Pin|LED_3_Pin;
 8000dd6:	193b      	adds	r3, r7, r4
 8000dd8:	4a1c      	ldr	r2, [pc, #112]	; (8000e4c <MX_GPIO_Init+0x158>)
 8000dda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ddc:	193b      	adds	r3, r7, r4
 8000dde:	2201      	movs	r2, #1
 8000de0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	193b      	adds	r3, r7, r4
 8000de4:	2200      	movs	r2, #0
 8000de6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de8:	193b      	adds	r3, r7, r4
 8000dea:	2200      	movs	r2, #0
 8000dec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dee:	193b      	adds	r3, r7, r4
 8000df0:	4a17      	ldr	r2, [pc, #92]	; (8000e50 <MX_GPIO_Init+0x15c>)
 8000df2:	0019      	movs	r1, r3
 8000df4:	0010      	movs	r0, r2
 8000df6:	f001 fda1 	bl	800293c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_1_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin;
 8000dfa:	193b      	adds	r3, r7, r4
 8000dfc:	2280      	movs	r2, #128	; 0x80
 8000dfe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e00:	193b      	adds	r3, r7, r4
 8000e02:	2201      	movs	r2, #1
 8000e04:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e06:	193b      	adds	r3, r7, r4
 8000e08:	2200      	movs	r2, #0
 8000e0a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e0c:	193b      	adds	r3, r7, r4
 8000e0e:	2200      	movs	r2, #0
 8000e10:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8000e12:	193b      	adds	r3, r7, r4
 8000e14:	4a0f      	ldr	r2, [pc, #60]	; (8000e54 <MX_GPIO_Init+0x160>)
 8000e16:	0019      	movs	r1, r3
 8000e18:	0010      	movs	r0, r2
 8000e1a:	f001 fd8f 	bl	800293c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_INPUT_Pin */
  GPIO_InitStruct.Pin = BUTTON_INPUT_Pin;
 8000e1e:	0021      	movs	r1, r4
 8000e20:	187b      	adds	r3, r7, r1
 8000e22:	2208      	movs	r2, #8
 8000e24:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e26:	187b      	adds	r3, r7, r1
 8000e28:	2200      	movs	r2, #0
 8000e2a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2c:	187b      	adds	r3, r7, r1
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_INPUT_GPIO_Port, &GPIO_InitStruct);
 8000e32:	187b      	adds	r3, r7, r1
 8000e34:	4a06      	ldr	r2, [pc, #24]	; (8000e50 <MX_GPIO_Init+0x15c>)
 8000e36:	0019      	movs	r1, r3
 8000e38:	0010      	movs	r0, r2
 8000e3a:	f001 fd7f 	bl	800293c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	46bd      	mov	sp, r7
 8000e42:	b00b      	add	sp, #44	; 0x2c
 8000e44:	bd90      	pop	{r4, r7, pc}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	00004010 	.word	0x00004010
 8000e50:	50000400 	.word	0x50000400
 8000e54:	50000800 	.word	0x50000800

08000e58 <hardwareTestPot>:
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
		HAL_Delay(100);
	}

	/* Test potentiometer is working */
	void hardwareTestPot(void){
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0

		/* Init variable for pot value */
		//uint16_t potValue;

		/* Get pot value */
		HAL_ADC_PollForConversion(&hadc1, 5);
 8000e5c:	4b07      	ldr	r3, [pc, #28]	; (8000e7c <hardwareTestPot+0x24>)
 8000e5e:	2105      	movs	r1, #5
 8000e60:	0018      	movs	r0, r3
 8000e62:	f001 f84b 	bl	8001efc <HAL_ADC_PollForConversion>
		potValue = HAL_ADC_GetValue(&hadc1);
 8000e66:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <hardwareTestPot+0x24>)
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f001 f953 	bl	8002114 <HAL_ADC_GetValue>
 8000e6e:	0003      	movs	r3, r0
 8000e70:	b29a      	uxth	r2, r3
 8000e72:	4b03      	ldr	r3, [pc, #12]	; (8000e80 <hardwareTestPot+0x28>)
 8000e74:	801a      	strh	r2, [r3, #0]

		/* Print value */
		//sprintf(msg, "potValue: %hu\r\n", potValue);
		//HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);

	}
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	20000078 	.word	0x20000078
 8000e80:	20000394 	.word	0x20000394

08000e84 <getAdcFromPot>:

	/* getADC from Pot */
	int getAdcFromPot(){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
		/* Get pot value */
		uint16_t potValue;
		HAL_ADC_PollForConversion(&hadc1, 5);
 8000e8a:	4b09      	ldr	r3, [pc, #36]	; (8000eb0 <getAdcFromPot+0x2c>)
 8000e8c:	2105      	movs	r1, #5
 8000e8e:	0018      	movs	r0, r3
 8000e90:	f001 f834 	bl	8001efc <HAL_ADC_PollForConversion>
		potValue = HAL_ADC_GetValue(&hadc1);
 8000e94:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <getAdcFromPot+0x2c>)
 8000e96:	0018      	movs	r0, r3
 8000e98:	f001 f93c 	bl	8002114 <HAL_ADC_GetValue>
 8000e9c:	0002      	movs	r2, r0
 8000e9e:	1dbb      	adds	r3, r7, #6
 8000ea0:	801a      	strh	r2, [r3, #0]
		return potValue;
 8000ea2:	1dbb      	adds	r3, r7, #6
 8000ea4:	881b      	ldrh	r3, [r3, #0]
	}
 8000ea6:	0018      	movs	r0, r3
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	b002      	add	sp, #8
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	46c0      	nop			; (mov r8, r8)
 8000eb0:	20000078 	.word	0x20000078

08000eb4 <hardwareTestLCD>:
			HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
	 	}
	}

	/* Test LCD is working */
	void hardwareTestLCD(void){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
		I2C_LCD_Init(MyI2C_LCD);
 8000eb8:	2000      	movs	r0, #0
 8000eba:	f005 ffc1 	bl	8006e40 <I2C_LCD_Init>
		I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	2000      	movs	r0, #0
 8000ec4:	f006 f8cc 	bl	8007060 <I2C_LCD_SetCursor>
		I2C_LCD_WriteString(MyI2C_LCD, "SID: 24429298");
 8000ec8:	4b08      	ldr	r3, [pc, #32]	; (8000eec <hardwareTestLCD+0x38>)
 8000eca:	0019      	movs	r1, r3
 8000ecc:	2000      	movs	r0, #0
 8000ece:	f006 f917 	bl	8007100 <I2C_LCD_WriteString>
		I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	f006 f8c2 	bl	8007060 <I2C_LCD_SetCursor>
		I2C_LCD_WriteString(MyI2C_LCD, "Mechatronics 1");
 8000edc:	4b04      	ldr	r3, [pc, #16]	; (8000ef0 <hardwareTestLCD+0x3c>)
 8000ede:	0019      	movs	r1, r3
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	f006 f90d 	bl	8007100 <I2C_LCD_WriteString>
	}
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	08007ac4 	.word	0x08007ac4
 8000ef0:	08007ad4 	.word	0x08007ad4

08000ef4 <motorControl>:

	/* Motor control */
	void motorControl(int adcValue){
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SET_COMPARE (&htim3, TIM_CHANNEL_1, adcValue); // Interpolate pot values to PWM range
 8000efc:	4b03      	ldr	r3, [pc, #12]	; (8000f0c <motorControl+0x18>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	687a      	ldr	r2, [r7, #4]
 8000f02:	635a      	str	r2, [r3, #52]	; 0x34

	}
 8000f04:	46c0      	nop			; (mov r8, r8)
 8000f06:	46bd      	mov	sp, r7
 8000f08:	b002      	add	sp, #8
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	2000017c 	.word	0x2000017c

08000f10 <myMap>:
		HAL_UART_Transmit(&huart2, EndMSG, sizeof(EndMSG), 10000);
		/*--[ Scanning Done ]--*/
	}

	/* Mapping function */
	 int myMap(int x, int in_min, int in_max, int out_min, int out_max){
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	60f8      	str	r0, [r7, #12]
 8000f18:	60b9      	str	r1, [r7, #8]
 8000f1a:	607a      	str	r2, [r7, #4]
 8000f1c:	603b      	str	r3, [r7, #0]
		 return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000f1e:	68fa      	ldr	r2, [r7, #12]
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	69b9      	ldr	r1, [r7, #24]
 8000f26:	683a      	ldr	r2, [r7, #0]
 8000f28:	1a8a      	subs	r2, r1, r2
 8000f2a:	435a      	muls	r2, r3
 8000f2c:	0010      	movs	r0, r2
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	0019      	movs	r1, r3
 8000f36:	f7ff f981 	bl	800023c <__divsi3>
 8000f3a:	0003      	movs	r3, r0
 8000f3c:	001a      	movs	r2, r3
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	18d3      	adds	r3, r2, r3
	 }
 8000f42:	0018      	movs	r0, r3
 8000f44:	46bd      	mov	sp, r7
 8000f46:	b004      	add	sp, #16
 8000f48:	bd80      	pop	{r7, pc}
	...

08000f4c <stateMachineController>:

	 /* State Machine Controller */
	 // Description: Determines which state the program will execute.
	 //  Input:		 Integer corresponding to state (1 = A, 2 = B, 3 = C)
	 // Output:		 None
	 void stateMachineController(int state){
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]

		 switch(state){
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	2b03      	cmp	r3, #3
 8000f58:	d021      	beq.n	8000f9e <stateMachineController+0x52>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2b03      	cmp	r3, #3
 8000f5e:	dc33      	bgt.n	8000fc8 <stateMachineController+0x7c>
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d003      	beq.n	8000f6e <stateMachineController+0x22>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d003      	beq.n	8000f74 <stateMachineController+0x28>
				 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);

				 stateHandlerC();
				 break;
		 }
	 }
 8000f6c:	e02c      	b.n	8000fc8 <stateMachineController+0x7c>
				 stateHandlerA();
 8000f6e:	f000 f8b1 	bl	80010d4 <stateHandlerA>
				 break;
 8000f72:	e029      	b.n	8000fc8 <stateMachineController+0x7c>
				 sprintf(msg, "Executing B.\n\r");
 8000f74:	4a16      	ldr	r2, [pc, #88]	; (8000fd0 <stateMachineController+0x84>)
 8000f76:	4b17      	ldr	r3, [pc, #92]	; (8000fd4 <stateMachineController+0x88>)
 8000f78:	0011      	movs	r1, r2
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	f006 f8dc 	bl	8007138 <siprintf>
				 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000f80:	4b14      	ldr	r3, [pc, #80]	; (8000fd4 <stateMachineController+0x88>)
 8000f82:	0018      	movs	r0, r3
 8000f84:	f7ff f8be 	bl	8000104 <strlen>
 8000f88:	0003      	movs	r3, r0
 8000f8a:	b29a      	uxth	r2, r3
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	425b      	negs	r3, r3
 8000f90:	4910      	ldr	r1, [pc, #64]	; (8000fd4 <stateMachineController+0x88>)
 8000f92:	4811      	ldr	r0, [pc, #68]	; (8000fd8 <stateMachineController+0x8c>)
 8000f94:	f004 fbe4 	bl	8005760 <HAL_UART_Transmit>
				 stateHandlerB();
 8000f98:	f000 f8da 	bl	8001150 <stateHandlerB>
				 break;
 8000f9c:	e014      	b.n	8000fc8 <stateMachineController+0x7c>
				 sprintf(msg, "Executing C.\n\r");
 8000f9e:	4a0f      	ldr	r2, [pc, #60]	; (8000fdc <stateMachineController+0x90>)
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <stateMachineController+0x88>)
 8000fa2:	0011      	movs	r1, r2
 8000fa4:	0018      	movs	r0, r3
 8000fa6:	f006 f8c7 	bl	8007138 <siprintf>
				 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8000faa:	4b0a      	ldr	r3, [pc, #40]	; (8000fd4 <stateMachineController+0x88>)
 8000fac:	0018      	movs	r0, r3
 8000fae:	f7ff f8a9 	bl	8000104 <strlen>
 8000fb2:	0003      	movs	r3, r0
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	425b      	negs	r3, r3
 8000fba:	4906      	ldr	r1, [pc, #24]	; (8000fd4 <stateMachineController+0x88>)
 8000fbc:	4806      	ldr	r0, [pc, #24]	; (8000fd8 <stateMachineController+0x8c>)
 8000fbe:	f004 fbcf 	bl	8005760 <HAL_UART_Transmit>
				 stateHandlerC();
 8000fc2:	f000 f8cf 	bl	8001164 <stateHandlerC>
				 break;
 8000fc6:	46c0      	nop			; (mov r8, r8)
	 }
 8000fc8:	46c0      	nop			; (mov r8, r8)
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	b002      	add	sp, #8
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	08007b28 	.word	0x08007b28
 8000fd4:	20000340 	.word	0x20000340
 8000fd8:	200002ac 	.word	0x200002ac
 8000fdc:	08007b38 	.word	0x08007b38

08000fe0 <stateMachineDecider>:

	 void stateMachineDecider(){
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
		 // Go to State B if it is State A
		 if (HAL_GPIO_ReadPin(BUTTON_INPUT_GPIO_Port, BUTTON_INPUT_Pin) && stateTracker == 1){
 8000fe4:	4b33      	ldr	r3, [pc, #204]	; (80010b4 <stateMachineDecider+0xd4>)
 8000fe6:	2108      	movs	r1, #8
 8000fe8:	0018      	movs	r0, r3
 8000fea:	f001 fe0b 	bl	8002c04 <HAL_GPIO_ReadPin>
 8000fee:	1e03      	subs	r3, r0, #0
 8000ff0:	d019      	beq.n	8001026 <stateMachineDecider+0x46>
 8000ff2:	4b31      	ldr	r3, [pc, #196]	; (80010b8 <stateMachineDecider+0xd8>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d115      	bne.n	8001026 <stateMachineDecider+0x46>

			 // Debug message
			 sprintf(msg, "Going to State B.\n\r");
 8000ffa:	4a30      	ldr	r2, [pc, #192]	; (80010bc <stateMachineDecider+0xdc>)
 8000ffc:	4b30      	ldr	r3, [pc, #192]	; (80010c0 <stateMachineDecider+0xe0>)
 8000ffe:	0011      	movs	r1, r2
 8001000:	0018      	movs	r0, r3
 8001002:	f006 f899 	bl	8007138 <siprintf>
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8001006:	4b2e      	ldr	r3, [pc, #184]	; (80010c0 <stateMachineDecider+0xe0>)
 8001008:	0018      	movs	r0, r3
 800100a:	f7ff f87b 	bl	8000104 <strlen>
 800100e:	0003      	movs	r3, r0
 8001010:	b29a      	uxth	r2, r3
 8001012:	2301      	movs	r3, #1
 8001014:	425b      	negs	r3, r3
 8001016:	492a      	ldr	r1, [pc, #168]	; (80010c0 <stateMachineDecider+0xe0>)
 8001018:	482a      	ldr	r0, [pc, #168]	; (80010c4 <stateMachineDecider+0xe4>)
 800101a:	f004 fba1 	bl	8005760 <HAL_UART_Transmit>

			 // Go to State B
			 stateTracker = 2;
 800101e:	4b26      	ldr	r3, [pc, #152]	; (80010b8 <stateMachineDecider+0xd8>)
 8001020:	2202      	movs	r2, #2
 8001022:	601a      	str	r2, [r3, #0]
 8001024:	e043      	b.n	80010ae <stateMachineDecider+0xce>


		 // Go to State A if it is State B
		 } else if (HAL_GPIO_ReadPin(BUTTON_INPUT_GPIO_Port, BUTTON_INPUT_Pin) && stateTracker == 2){
 8001026:	4b23      	ldr	r3, [pc, #140]	; (80010b4 <stateMachineDecider+0xd4>)
 8001028:	2108      	movs	r1, #8
 800102a:	0018      	movs	r0, r3
 800102c:	f001 fdea 	bl	8002c04 <HAL_GPIO_ReadPin>
 8001030:	1e03      	subs	r3, r0, #0
 8001032:	d019      	beq.n	8001068 <stateMachineDecider+0x88>
 8001034:	4b20      	ldr	r3, [pc, #128]	; (80010b8 <stateMachineDecider+0xd8>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2b02      	cmp	r3, #2
 800103a:	d115      	bne.n	8001068 <stateMachineDecider+0x88>

			 // Debug message
			 sprintf(msg, "Going to State A.\n\r");
 800103c:	4a22      	ldr	r2, [pc, #136]	; (80010c8 <stateMachineDecider+0xe8>)
 800103e:	4b20      	ldr	r3, [pc, #128]	; (80010c0 <stateMachineDecider+0xe0>)
 8001040:	0011      	movs	r1, r2
 8001042:	0018      	movs	r0, r3
 8001044:	f006 f878 	bl	8007138 <siprintf>
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 8001048:	4b1d      	ldr	r3, [pc, #116]	; (80010c0 <stateMachineDecider+0xe0>)
 800104a:	0018      	movs	r0, r3
 800104c:	f7ff f85a 	bl	8000104 <strlen>
 8001050:	0003      	movs	r3, r0
 8001052:	b29a      	uxth	r2, r3
 8001054:	2301      	movs	r3, #1
 8001056:	425b      	negs	r3, r3
 8001058:	4919      	ldr	r1, [pc, #100]	; (80010c0 <stateMachineDecider+0xe0>)
 800105a:	481a      	ldr	r0, [pc, #104]	; (80010c4 <stateMachineDecider+0xe4>)
 800105c:	f004 fb80 	bl	8005760 <HAL_UART_Transmit>

			 // Stay in State A
			 stateTracker = 1;
 8001060:	4b15      	ldr	r3, [pc, #84]	; (80010b8 <stateMachineDecider+0xd8>)
 8001062:	2201      	movs	r2, #1
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	e022      	b.n	80010ae <stateMachineDecider+0xce>

		// Button 2 pressed (State C)
		 } else if (!HAL_GPIO_ReadPin(BUTTON_INPUT_2_GPIO_Port, BUTTON_INPUT_2_Pin) && stateTracker == 1){
 8001068:	2380      	movs	r3, #128	; 0x80
 800106a:	019b      	lsls	r3, r3, #6
 800106c:	4a17      	ldr	r2, [pc, #92]	; (80010cc <stateMachineDecider+0xec>)
 800106e:	0019      	movs	r1, r3
 8001070:	0010      	movs	r0, r2
 8001072:	f001 fdc7 	bl	8002c04 <HAL_GPIO_ReadPin>
 8001076:	1e03      	subs	r3, r0, #0
 8001078:	d119      	bne.n	80010ae <stateMachineDecider+0xce>
 800107a:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <stateMachineDecider+0xd8>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	2b01      	cmp	r3, #1
 8001080:	d115      	bne.n	80010ae <stateMachineDecider+0xce>

			 // Debug message
			 sprintf(msg, "Going to State C.\n\r");
 8001082:	4a13      	ldr	r2, [pc, #76]	; (80010d0 <stateMachineDecider+0xf0>)
 8001084:	4b0e      	ldr	r3, [pc, #56]	; (80010c0 <stateMachineDecider+0xe0>)
 8001086:	0011      	movs	r1, r2
 8001088:	0018      	movs	r0, r3
 800108a:	f006 f855 	bl	8007138 <siprintf>
			 HAL_UART_Transmit(&huart2, (uint8_t*) msg, strlen(msg), HAL_MAX_DELAY);
 800108e:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <stateMachineDecider+0xe0>)
 8001090:	0018      	movs	r0, r3
 8001092:	f7ff f837 	bl	8000104 <strlen>
 8001096:	0003      	movs	r3, r0
 8001098:	b29a      	uxth	r2, r3
 800109a:	2301      	movs	r3, #1
 800109c:	425b      	negs	r3, r3
 800109e:	4908      	ldr	r1, [pc, #32]	; (80010c0 <stateMachineDecider+0xe0>)
 80010a0:	4808      	ldr	r0, [pc, #32]	; (80010c4 <stateMachineDecider+0xe4>)
 80010a2:	f004 fb5d 	bl	8005760 <HAL_UART_Transmit>

			 // Go to State C
			 stateTracker = 3;
 80010a6:	4b04      	ldr	r3, [pc, #16]	; (80010b8 <stateMachineDecider+0xd8>)
 80010a8:	2203      	movs	r2, #3
 80010aa:	601a      	str	r2, [r3, #0]
		 }
	 }
 80010ac:	e7ff      	b.n	80010ae <stateMachineDecider+0xce>
 80010ae:	46c0      	nop			; (mov r8, r8)
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	50000400 	.word	0x50000400
 80010b8:	20000398 	.word	0x20000398
 80010bc:	08007b48 	.word	0x08007b48
 80010c0:	20000340 	.word	0x20000340
 80010c4:	200002ac 	.word	0x200002ac
 80010c8:	08007b5c 	.word	0x08007b5c
 80010cc:	50000800 	.word	0x50000800
 80010d0:	08007b70 	.word	0x08007b70

080010d4 <stateHandlerA>:

	 /* State Handler A */
	 // Description:
	 //  Input:
	 // Output:	State variable
	 void stateHandlerA(void){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af02      	add	r7, sp, #8

		 // LCD Control
		 I2C_LCD_SetCursor(MyI2C_LCD, 0, 0);
 80010da:	2200      	movs	r2, #0
 80010dc:	2100      	movs	r1, #0
 80010de:	2000      	movs	r0, #0
 80010e0:	f005 ffbe 	bl	8007060 <I2C_LCD_SetCursor>
		 I2C_LCD_WriteString(MyI2C_LCD, "SID: 24429298");
 80010e4:	4b15      	ldr	r3, [pc, #84]	; (800113c <stateHandlerA+0x68>)
 80010e6:	0019      	movs	r1, r3
 80010e8:	2000      	movs	r0, #0
 80010ea:	f006 f809 	bl	8007100 <I2C_LCD_WriteString>
		 I2C_LCD_SetCursor(MyI2C_LCD, 0, 1);
 80010ee:	2201      	movs	r2, #1
 80010f0:	2100      	movs	r1, #0
 80010f2:	2000      	movs	r0, #0
 80010f4:	f005 ffb4 	bl	8007060 <I2C_LCD_SetCursor>
		 I2C_LCD_WriteString(MyI2C_LCD, "Mechatronics 1");
 80010f8:	4b11      	ldr	r3, [pc, #68]	; (8001140 <stateHandlerA+0x6c>)
 80010fa:	0019      	movs	r1, r3
 80010fc:	2000      	movs	r0, #0
 80010fe:	f005 ffff 	bl	8007100 <I2C_LCD_WriteString>

		 // Get potentiometer value
		 HAL_ADC_Start_IT(&hadc1);	// Start conversion after each ADC cycle
 8001102:	4b10      	ldr	r3, [pc, #64]	; (8001144 <stateHandlerA+0x70>)
 8001104:	0018      	movs	r0, r3
 8001106:	f000 ff8d 	bl	8002024 <HAL_ADC_Start_IT>
		 hardwareTestPot();
 800110a:	f7ff fea5 	bl	8000e58 <hardwareTestPot>

		 // Motor control
		 int servoAngle = myMap(getAdcFromPot(), 60, 4095, 0, 180);
 800110e:	f7ff feb9 	bl	8000e84 <getAdcFromPot>
 8001112:	4a0d      	ldr	r2, [pc, #52]	; (8001148 <stateHandlerA+0x74>)
 8001114:	23b4      	movs	r3, #180	; 0xb4
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	2300      	movs	r3, #0
 800111a:	213c      	movs	r1, #60	; 0x3c
 800111c:	f7ff fef8 	bl	8000f10 <myMap>
 8001120:	0003      	movs	r3, r0
 8001122:	607b      	str	r3, [r7, #4]
		 motorControl(servoAngle);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	0018      	movs	r0, r3
 8001128:	f7ff fee4 	bl	8000ef4 <motorControl>
		 // LED 2 Control

		 // LED 3 Control

		 // No button pushes - Stay in State A
		 stateTracker = 1;
 800112c:	4b07      	ldr	r3, [pc, #28]	; (800114c <stateHandlerA+0x78>)
 800112e:	2201      	movs	r2, #1
 8001130:	601a      	str	r2, [r3, #0]
	 }
 8001132:	46c0      	nop			; (mov r8, r8)
 8001134:	46bd      	mov	sp, r7
 8001136:	b002      	add	sp, #8
 8001138:	bd80      	pop	{r7, pc}
 800113a:	46c0      	nop			; (mov r8, r8)
 800113c:	08007ac4 	.word	0x08007ac4
 8001140:	08007ad4 	.word	0x08007ad4
 8001144:	20000078 	.word	0x20000078
 8001148:	00000fff 	.word	0x00000fff
 800114c:	20000398 	.word	0x20000398

08001150 <stateHandlerB>:

	 /* State Handler B */
	 // Description:
	 //  Input:
	 // Output:
	 void stateHandlerB(void){
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
		 // LED 2 Control

		 // LED 3 Control

		 // No button pushes - Stay in State B
		 stateTracker = 2;
 8001154:	4b02      	ldr	r3, [pc, #8]	; (8001160 <stateHandlerB+0x10>)
 8001156:	2202      	movs	r2, #2
 8001158:	601a      	str	r2, [r3, #0]
	 }
 800115a:	46c0      	nop			; (mov r8, r8)
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000398 	.word	0x20000398

08001164 <stateHandlerC>:

	 /* State Handler C */
	 // Description:
	 //  Input:
	 // Output:
	 void stateHandlerC(void){
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0

		 HAL_Delay(2000);
 8001168:	23fa      	movs	r3, #250	; 0xfa
 800116a:	00db      	lsls	r3, r3, #3
 800116c:	0018      	movs	r0, r3
 800116e:	f000 fbad 	bl	80018cc <HAL_Delay>
		 // LED 2 Control

		 // LED 3 Control

		//Return to State A
		 stateTracker = 1;
 8001172:	4b03      	ldr	r3, [pc, #12]	; (8001180 <stateHandlerC+0x1c>)
 8001174:	2201      	movs	r2, #1
 8001176:	601a      	str	r2, [r3, #0]
	 }
 8001178:	46c0      	nop			; (mov r8, r8)
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	20000398 	.word	0x20000398

08001184 <HAL_TIM_PeriodElapsedCallback>:
	 /* Controller Function for LED1, LED2 and LED3*/
	 // Description: Frequency currently determined by each timer's PSC
	 // 			 and ARR value.
	 //  Input:
	 // Output:
	 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]

		 // This callback is automatically called by the HAL on the UEV event
		 if(htim->Instance == TIM2){
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	2380      	movs	r3, #128	; 0x80
 8001192:	05db      	lsls	r3, r3, #23
 8001194:	429a      	cmp	r2, r3
 8001196:	d105      	bne.n	80011a4 <HAL_TIM_PeriodElapsedCallback+0x20>
			 HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 8001198:	4b1f      	ldr	r3, [pc, #124]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800119a:	2180      	movs	r1, #128	; 0x80
 800119c:	0018      	movs	r0, r3
 800119e:	f001 fd6b 	bl	8002c78 <HAL_GPIO_TogglePin>
			 if (stateTracker == 1){
				 sprintf(msg2, "Autumn2024 MX1 SID: 24429298, ADC Reading: %hu\r\n", potValue);
				 HAL_UART_Transmit(&huart2, (uint8_t*) msg2, strlen(msg2), HAL_MAX_DELAY);
			 }
		 }
	 }
 80011a2:	e034      	b.n	800120e <HAL_TIM_PeriodElapsedCallback+0x8a>
		 } else if(htim->Instance == TIM6){
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a1c      	ldr	r2, [pc, #112]	; (800121c <HAL_TIM_PeriodElapsedCallback+0x98>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d107      	bne.n	80011be <HAL_TIM_PeriodElapsedCallback+0x3a>
			 HAL_GPIO_TogglePin(LED_2_GPIO_Port, LED_2_Pin);
 80011ae:	2380      	movs	r3, #128	; 0x80
 80011b0:	01db      	lsls	r3, r3, #7
 80011b2:	4a1b      	ldr	r2, [pc, #108]	; (8001220 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80011b4:	0019      	movs	r1, r3
 80011b6:	0010      	movs	r0, r2
 80011b8:	f001 fd5e 	bl	8002c78 <HAL_GPIO_TogglePin>
	 }
 80011bc:	e027      	b.n	800120e <HAL_TIM_PeriodElapsedCallback+0x8a>
		 } else if(htim->Instance == TIM7){
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a18      	ldr	r2, [pc, #96]	; (8001224 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d105      	bne.n	80011d4 <HAL_TIM_PeriodElapsedCallback+0x50>
			 HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
 80011c8:	4b15      	ldr	r3, [pc, #84]	; (8001220 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80011ca:	2110      	movs	r1, #16
 80011cc:	0018      	movs	r0, r3
 80011ce:	f001 fd53 	bl	8002c78 <HAL_GPIO_TogglePin>
	 }
 80011d2:	e01c      	b.n	800120e <HAL_TIM_PeriodElapsedCallback+0x8a>
		 } else if(htim->Instance == TIM14){
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a13      	ldr	r2, [pc, #76]	; (8001228 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d117      	bne.n	800120e <HAL_TIM_PeriodElapsedCallback+0x8a>
			 if (stateTracker == 1){
 80011de:	4b13      	ldr	r3, [pc, #76]	; (800122c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d113      	bne.n	800120e <HAL_TIM_PeriodElapsedCallback+0x8a>
				 sprintf(msg2, "Autumn2024 MX1 SID: 24429298, ADC Reading: %hu\r\n", potValue);
 80011e6:	4b12      	ldr	r3, [pc, #72]	; (8001230 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80011e8:	881b      	ldrh	r3, [r3, #0]
 80011ea:	001a      	movs	r2, r3
 80011ec:	4911      	ldr	r1, [pc, #68]	; (8001234 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80011ee:	4b12      	ldr	r3, [pc, #72]	; (8001238 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80011f0:	0018      	movs	r0, r3
 80011f2:	f005 ffa1 	bl	8007138 <siprintf>
				 HAL_UART_Transmit(&huart2, (uint8_t*) msg2, strlen(msg2), HAL_MAX_DELAY);
 80011f6:	4b10      	ldr	r3, [pc, #64]	; (8001238 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80011f8:	0018      	movs	r0, r3
 80011fa:	f7fe ff83 	bl	8000104 <strlen>
 80011fe:	0003      	movs	r3, r0
 8001200:	b29a      	uxth	r2, r3
 8001202:	2301      	movs	r3, #1
 8001204:	425b      	negs	r3, r3
 8001206:	490c      	ldr	r1, [pc, #48]	; (8001238 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001208:	480c      	ldr	r0, [pc, #48]	; (800123c <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800120a:	f004 faa9 	bl	8005760 <HAL_UART_Transmit>
	 }
 800120e:	46c0      	nop			; (mov r8, r8)
 8001210:	46bd      	mov	sp, r7
 8001212:	b002      	add	sp, #8
 8001214:	bd80      	pop	{r7, pc}
 8001216:	46c0      	nop			; (mov r8, r8)
 8001218:	50000800 	.word	0x50000800
 800121c:	40001000 	.word	0x40001000
 8001220:	50000400 	.word	0x50000400
 8001224:	40001400 	.word	0x40001400
 8001228:	40002000 	.word	0x40002000
 800122c:	20000398 	.word	0x20000398
 8001230:	20000394 	.word	0x20000394
 8001234:	08007b84 	.word	0x08007b84
 8001238:	20000358 	.word	0x20000358
 800123c:	200002ac 	.word	0x200002ac

08001240 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001244:	b672      	cpsid	i
}
 8001246:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001248:	e7fe      	b.n	8001248 <Error_Handler+0x8>
	...

0800124c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001252:	4b11      	ldr	r3, [pc, #68]	; (8001298 <HAL_MspInit+0x4c>)
 8001254:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001256:	4b10      	ldr	r3, [pc, #64]	; (8001298 <HAL_MspInit+0x4c>)
 8001258:	2101      	movs	r1, #1
 800125a:	430a      	orrs	r2, r1
 800125c:	641a      	str	r2, [r3, #64]	; 0x40
 800125e:	4b0e      	ldr	r3, [pc, #56]	; (8001298 <HAL_MspInit+0x4c>)
 8001260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001262:	2201      	movs	r2, #1
 8001264:	4013      	ands	r3, r2
 8001266:	607b      	str	r3, [r7, #4]
 8001268:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800126a:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <HAL_MspInit+0x4c>)
 800126c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800126e:	4b0a      	ldr	r3, [pc, #40]	; (8001298 <HAL_MspInit+0x4c>)
 8001270:	2180      	movs	r1, #128	; 0x80
 8001272:	0549      	lsls	r1, r1, #21
 8001274:	430a      	orrs	r2, r1
 8001276:	63da      	str	r2, [r3, #60]	; 0x3c
 8001278:	4b07      	ldr	r3, [pc, #28]	; (8001298 <HAL_MspInit+0x4c>)
 800127a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800127c:	2380      	movs	r3, #128	; 0x80
 800127e:	055b      	lsls	r3, r3, #21
 8001280:	4013      	ands	r3, r2
 8001282:	603b      	str	r3, [r7, #0]
 8001284:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8001286:	23c0      	movs	r3, #192	; 0xc0
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	0018      	movs	r0, r3
 800128c:	f000 fb42 	bl	8001914 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001290:	46c0      	nop			; (mov r8, r8)
 8001292:	46bd      	mov	sp, r7
 8001294:	b002      	add	sp, #8
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40021000 	.word	0x40021000

0800129c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800129c:	b590      	push	{r4, r7, lr}
 800129e:	b08b      	sub	sp, #44	; 0x2c
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a4:	2414      	movs	r4, #20
 80012a6:	193b      	adds	r3, r7, r4
 80012a8:	0018      	movs	r0, r3
 80012aa:	2314      	movs	r3, #20
 80012ac:	001a      	movs	r2, r3
 80012ae:	2100      	movs	r1, #0
 80012b0:	f005 ff62 	bl	8007178 <memset>
  if(hadc->Instance==ADC1)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	4a18      	ldr	r2, [pc, #96]	; (800131c <HAL_ADC_MspInit+0x80>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d129      	bne.n	8001312 <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80012be:	4b18      	ldr	r3, [pc, #96]	; (8001320 <HAL_ADC_MspInit+0x84>)
 80012c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012c2:	4b17      	ldr	r3, [pc, #92]	; (8001320 <HAL_ADC_MspInit+0x84>)
 80012c4:	2180      	movs	r1, #128	; 0x80
 80012c6:	0349      	lsls	r1, r1, #13
 80012c8:	430a      	orrs	r2, r1
 80012ca:	641a      	str	r2, [r3, #64]	; 0x40
 80012cc:	4b14      	ldr	r3, [pc, #80]	; (8001320 <HAL_ADC_MspInit+0x84>)
 80012ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80012d0:	2380      	movs	r3, #128	; 0x80
 80012d2:	035b      	lsls	r3, r3, #13
 80012d4:	4013      	ands	r3, r2
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012da:	4b11      	ldr	r3, [pc, #68]	; (8001320 <HAL_ADC_MspInit+0x84>)
 80012dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80012de:	4b10      	ldr	r3, [pc, #64]	; (8001320 <HAL_ADC_MspInit+0x84>)
 80012e0:	2101      	movs	r1, #1
 80012e2:	430a      	orrs	r2, r1
 80012e4:	635a      	str	r2, [r3, #52]	; 0x34
 80012e6:	4b0e      	ldr	r3, [pc, #56]	; (8001320 <HAL_ADC_MspInit+0x84>)
 80012e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ea:	2201      	movs	r2, #1
 80012ec:	4013      	ands	r3, r2
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = POT_INPUT_Pin;
 80012f2:	193b      	adds	r3, r7, r4
 80012f4:	2201      	movs	r2, #1
 80012f6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012f8:	193b      	adds	r3, r7, r4
 80012fa:	2203      	movs	r2, #3
 80012fc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fe:	193b      	adds	r3, r7, r4
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(POT_INPUT_GPIO_Port, &GPIO_InitStruct);
 8001304:	193a      	adds	r2, r7, r4
 8001306:	23a0      	movs	r3, #160	; 0xa0
 8001308:	05db      	lsls	r3, r3, #23
 800130a:	0011      	movs	r1, r2
 800130c:	0018      	movs	r0, r3
 800130e:	f001 fb15 	bl	800293c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001312:	46c0      	nop			; (mov r8, r8)
 8001314:	46bd      	mov	sp, r7
 8001316:	b00b      	add	sp, #44	; 0x2c
 8001318:	bd90      	pop	{r4, r7, pc}
 800131a:	46c0      	nop			; (mov r8, r8)
 800131c:	40012400 	.word	0x40012400
 8001320:	40021000 	.word	0x40021000

08001324 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001324:	b590      	push	{r4, r7, lr}
 8001326:	b097      	sub	sp, #92	; 0x5c
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132c:	2344      	movs	r3, #68	; 0x44
 800132e:	18fb      	adds	r3, r7, r3
 8001330:	0018      	movs	r0, r3
 8001332:	2314      	movs	r3, #20
 8001334:	001a      	movs	r2, r3
 8001336:	2100      	movs	r1, #0
 8001338:	f005 ff1e 	bl	8007178 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800133c:	2410      	movs	r4, #16
 800133e:	193b      	adds	r3, r7, r4
 8001340:	0018      	movs	r0, r3
 8001342:	2334      	movs	r3, #52	; 0x34
 8001344:	001a      	movs	r2, r3
 8001346:	2100      	movs	r1, #0
 8001348:	f005 ff16 	bl	8007178 <memset>
  if(hi2c->Instance==I2C1)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a22      	ldr	r2, [pc, #136]	; (80013dc <HAL_I2C_MspInit+0xb8>)
 8001352:	4293      	cmp	r3, r2
 8001354:	d13e      	bne.n	80013d4 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001356:	193b      	adds	r3, r7, r4
 8001358:	2220      	movs	r2, #32
 800135a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800135c:	193b      	adds	r3, r7, r4
 800135e:	2200      	movs	r2, #0
 8001360:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001362:	193b      	adds	r3, r7, r4
 8001364:	0018      	movs	r0, r3
 8001366:	f002 fe59 	bl	800401c <HAL_RCCEx_PeriphCLKConfig>
 800136a:	1e03      	subs	r3, r0, #0
 800136c:	d001      	beq.n	8001372 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800136e:	f7ff ff67 	bl	8001240 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001372:	4b1b      	ldr	r3, [pc, #108]	; (80013e0 <HAL_I2C_MspInit+0xbc>)
 8001374:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001376:	4b1a      	ldr	r3, [pc, #104]	; (80013e0 <HAL_I2C_MspInit+0xbc>)
 8001378:	2102      	movs	r1, #2
 800137a:	430a      	orrs	r2, r1
 800137c:	635a      	str	r2, [r3, #52]	; 0x34
 800137e:	4b18      	ldr	r3, [pc, #96]	; (80013e0 <HAL_I2C_MspInit+0xbc>)
 8001380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001382:	2202      	movs	r2, #2
 8001384:	4013      	ands	r3, r2
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800138a:	2144      	movs	r1, #68	; 0x44
 800138c:	187b      	adds	r3, r7, r1
 800138e:	22c0      	movs	r2, #192	; 0xc0
 8001390:	0092      	lsls	r2, r2, #2
 8001392:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001394:	187b      	adds	r3, r7, r1
 8001396:	2212      	movs	r2, #18
 8001398:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	187b      	adds	r3, r7, r1
 800139c:	2200      	movs	r2, #0
 800139e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a0:	187b      	adds	r3, r7, r1
 80013a2:	2200      	movs	r2, #0
 80013a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80013a6:	187b      	adds	r3, r7, r1
 80013a8:	2206      	movs	r2, #6
 80013aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ac:	187b      	adds	r3, r7, r1
 80013ae:	4a0d      	ldr	r2, [pc, #52]	; (80013e4 <HAL_I2C_MspInit+0xc0>)
 80013b0:	0019      	movs	r1, r3
 80013b2:	0010      	movs	r0, r2
 80013b4:	f001 fac2 	bl	800293c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013b8:	4b09      	ldr	r3, [pc, #36]	; (80013e0 <HAL_I2C_MspInit+0xbc>)
 80013ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80013bc:	4b08      	ldr	r3, [pc, #32]	; (80013e0 <HAL_I2C_MspInit+0xbc>)
 80013be:	2180      	movs	r1, #128	; 0x80
 80013c0:	0389      	lsls	r1, r1, #14
 80013c2:	430a      	orrs	r2, r1
 80013c4:	63da      	str	r2, [r3, #60]	; 0x3c
 80013c6:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <HAL_I2C_MspInit+0xbc>)
 80013c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80013ca:	2380      	movs	r3, #128	; 0x80
 80013cc:	039b      	lsls	r3, r3, #14
 80013ce:	4013      	ands	r3, r2
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80013d4:	46c0      	nop			; (mov r8, r8)
 80013d6:	46bd      	mov	sp, r7
 80013d8:	b017      	add	sp, #92	; 0x5c
 80013da:	bd90      	pop	{r4, r7, pc}
 80013dc:	40005400 	.word	0x40005400
 80013e0:	40021000 	.word	0x40021000
 80013e4:	50000400 	.word	0x50000400

080013e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b088      	sub	sp, #32
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	2380      	movs	r3, #128	; 0x80
 80013f6:	05db      	lsls	r3, r3, #23
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d114      	bne.n	8001426 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013fc:	4b3c      	ldr	r3, [pc, #240]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 80013fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001400:	4b3b      	ldr	r3, [pc, #236]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 8001402:	2101      	movs	r1, #1
 8001404:	430a      	orrs	r2, r1
 8001406:	63da      	str	r2, [r3, #60]	; 0x3c
 8001408:	4b39      	ldr	r3, [pc, #228]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 800140a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800140c:	2201      	movs	r2, #1
 800140e:	4013      	ands	r3, r2
 8001410:	61fb      	str	r3, [r7, #28]
 8001412:	69fb      	ldr	r3, [r7, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001414:	2200      	movs	r2, #0
 8001416:	2100      	movs	r1, #0
 8001418:	200f      	movs	r0, #15
 800141a:	f001 f991 	bl	8002740 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800141e:	200f      	movs	r0, #15
 8001420:	f001 f9a3 	bl	800276a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001424:	e060      	b.n	80014e8 <HAL_TIM_Base_MspInit+0x100>
  else if(htim_base->Instance==TIM3)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a32      	ldr	r2, [pc, #200]	; (80014f4 <HAL_TIM_Base_MspInit+0x10c>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d10c      	bne.n	800144a <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001430:	4b2f      	ldr	r3, [pc, #188]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 8001432:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001434:	4b2e      	ldr	r3, [pc, #184]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 8001436:	2102      	movs	r1, #2
 8001438:	430a      	orrs	r2, r1
 800143a:	63da      	str	r2, [r3, #60]	; 0x3c
 800143c:	4b2c      	ldr	r3, [pc, #176]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 800143e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001440:	2202      	movs	r2, #2
 8001442:	4013      	ands	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
 8001446:	69bb      	ldr	r3, [r7, #24]
}
 8001448:	e04e      	b.n	80014e8 <HAL_TIM_Base_MspInit+0x100>
  else if(htim_base->Instance==TIM6)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a2a      	ldr	r2, [pc, #168]	; (80014f8 <HAL_TIM_Base_MspInit+0x110>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d114      	bne.n	800147e <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001454:	4b26      	ldr	r3, [pc, #152]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 8001456:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001458:	4b25      	ldr	r3, [pc, #148]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 800145a:	2110      	movs	r1, #16
 800145c:	430a      	orrs	r2, r1
 800145e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001460:	4b23      	ldr	r3, [pc, #140]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 8001462:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001464:	2210      	movs	r2, #16
 8001466:	4013      	ands	r3, r2
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, 0, 0);
 800146c:	2200      	movs	r2, #0
 800146e:	2100      	movs	r1, #0
 8001470:	2011      	movs	r0, #17
 8001472:	f001 f965 	bl	8002740 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8001476:	2011      	movs	r0, #17
 8001478:	f001 f977 	bl	800276a <HAL_NVIC_EnableIRQ>
}
 800147c:	e034      	b.n	80014e8 <HAL_TIM_Base_MspInit+0x100>
  else if(htim_base->Instance==TIM7)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a1e      	ldr	r2, [pc, #120]	; (80014fc <HAL_TIM_Base_MspInit+0x114>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d114      	bne.n	80014b2 <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001488:	4b19      	ldr	r3, [pc, #100]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 800148a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800148c:	4b18      	ldr	r3, [pc, #96]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 800148e:	2120      	movs	r1, #32
 8001490:	430a      	orrs	r2, r1
 8001492:	63da      	str	r2, [r3, #60]	; 0x3c
 8001494:	4b16      	ldr	r3, [pc, #88]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 8001496:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001498:	2220      	movs	r2, #32
 800149a:	4013      	ands	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
 800149e:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 80014a0:	2200      	movs	r2, #0
 80014a2:	2100      	movs	r1, #0
 80014a4:	2012      	movs	r0, #18
 80014a6:	f001 f94b 	bl	8002740 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 80014aa:	2012      	movs	r0, #18
 80014ac:	f001 f95d 	bl	800276a <HAL_NVIC_EnableIRQ>
}
 80014b0:	e01a      	b.n	80014e8 <HAL_TIM_Base_MspInit+0x100>
  else if(htim_base->Instance==TIM14)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a12      	ldr	r2, [pc, #72]	; (8001500 <HAL_TIM_Base_MspInit+0x118>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d115      	bne.n	80014e8 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80014bc:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 80014be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014c0:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 80014c2:	2180      	movs	r1, #128	; 0x80
 80014c4:	0209      	lsls	r1, r1, #8
 80014c6:	430a      	orrs	r2, r1
 80014c8:	641a      	str	r2, [r3, #64]	; 0x40
 80014ca:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <HAL_TIM_Base_MspInit+0x108>)
 80014cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014ce:	2380      	movs	r3, #128	; 0x80
 80014d0:	021b      	lsls	r3, r3, #8
 80014d2:	4013      	ands	r3, r2
 80014d4:	60fb      	str	r3, [r7, #12]
 80014d6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 80014d8:	2200      	movs	r2, #0
 80014da:	2100      	movs	r1, #0
 80014dc:	2013      	movs	r0, #19
 80014de:	f001 f92f 	bl	8002740 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 80014e2:	2013      	movs	r0, #19
 80014e4:	f001 f941 	bl	800276a <HAL_NVIC_EnableIRQ>
}
 80014e8:	46c0      	nop			; (mov r8, r8)
 80014ea:	46bd      	mov	sp, r7
 80014ec:	b008      	add	sp, #32
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	40021000 	.word	0x40021000
 80014f4:	40000400 	.word	0x40000400
 80014f8:	40001000 	.word	0x40001000
 80014fc:	40001400 	.word	0x40001400
 8001500:	40002000 	.word	0x40002000

08001504 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001504:	b590      	push	{r4, r7, lr}
 8001506:	b089      	sub	sp, #36	; 0x24
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800150c:	240c      	movs	r4, #12
 800150e:	193b      	adds	r3, r7, r4
 8001510:	0018      	movs	r0, r3
 8001512:	2314      	movs	r3, #20
 8001514:	001a      	movs	r2, r3
 8001516:	2100      	movs	r1, #0
 8001518:	f005 fe2e 	bl	8007178 <memset>
  if(htim->Instance==TIM3)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a14      	ldr	r2, [pc, #80]	; (8001574 <HAL_TIM_MspPostInit+0x70>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d122      	bne.n	800156c <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001526:	4b14      	ldr	r3, [pc, #80]	; (8001578 <HAL_TIM_MspPostInit+0x74>)
 8001528:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800152a:	4b13      	ldr	r3, [pc, #76]	; (8001578 <HAL_TIM_MspPostInit+0x74>)
 800152c:	2101      	movs	r1, #1
 800152e:	430a      	orrs	r2, r1
 8001530:	635a      	str	r2, [r3, #52]	; 0x34
 8001532:	4b11      	ldr	r3, [pc, #68]	; (8001578 <HAL_TIM_MspPostInit+0x74>)
 8001534:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001536:	2201      	movs	r2, #1
 8001538:	4013      	ands	r3, r2
 800153a:	60bb      	str	r3, [r7, #8]
 800153c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800153e:	0021      	movs	r1, r4
 8001540:	187b      	adds	r3, r7, r1
 8001542:	2240      	movs	r2, #64	; 0x40
 8001544:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001546:	187b      	adds	r3, r7, r1
 8001548:	2202      	movs	r2, #2
 800154a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	187b      	adds	r3, r7, r1
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	187b      	adds	r3, r7, r1
 8001554:	2200      	movs	r2, #0
 8001556:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001558:	187b      	adds	r3, r7, r1
 800155a:	2201      	movs	r2, #1
 800155c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155e:	187a      	adds	r2, r7, r1
 8001560:	23a0      	movs	r3, #160	; 0xa0
 8001562:	05db      	lsls	r3, r3, #23
 8001564:	0011      	movs	r1, r2
 8001566:	0018      	movs	r0, r3
 8001568:	f001 f9e8 	bl	800293c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800156c:	46c0      	nop			; (mov r8, r8)
 800156e:	46bd      	mov	sp, r7
 8001570:	b009      	add	sp, #36	; 0x24
 8001572:	bd90      	pop	{r4, r7, pc}
 8001574:	40000400 	.word	0x40000400
 8001578:	40021000 	.word	0x40021000

0800157c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800157c:	b590      	push	{r4, r7, lr}
 800157e:	b097      	sub	sp, #92	; 0x5c
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001584:	2344      	movs	r3, #68	; 0x44
 8001586:	18fb      	adds	r3, r7, r3
 8001588:	0018      	movs	r0, r3
 800158a:	2314      	movs	r3, #20
 800158c:	001a      	movs	r2, r3
 800158e:	2100      	movs	r1, #0
 8001590:	f005 fdf2 	bl	8007178 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001594:	2410      	movs	r4, #16
 8001596:	193b      	adds	r3, r7, r4
 8001598:	0018      	movs	r0, r3
 800159a:	2334      	movs	r3, #52	; 0x34
 800159c:	001a      	movs	r2, r3
 800159e:	2100      	movs	r1, #0
 80015a0:	f005 fdea 	bl	8007178 <memset>
  if(huart->Instance==USART2)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a26      	ldr	r2, [pc, #152]	; (8001644 <HAL_UART_MspInit+0xc8>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d146      	bne.n	800163c <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015ae:	193b      	adds	r3, r7, r4
 80015b0:	2202      	movs	r2, #2
 80015b2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015b4:	193b      	adds	r3, r7, r4
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015ba:	193b      	adds	r3, r7, r4
 80015bc:	0018      	movs	r0, r3
 80015be:	f002 fd2d 	bl	800401c <HAL_RCCEx_PeriphCLKConfig>
 80015c2:	1e03      	subs	r3, r0, #0
 80015c4:	d001      	beq.n	80015ca <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80015c6:	f7ff fe3b 	bl	8001240 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015ca:	4b1f      	ldr	r3, [pc, #124]	; (8001648 <HAL_UART_MspInit+0xcc>)
 80015cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015ce:	4b1e      	ldr	r3, [pc, #120]	; (8001648 <HAL_UART_MspInit+0xcc>)
 80015d0:	2180      	movs	r1, #128	; 0x80
 80015d2:	0289      	lsls	r1, r1, #10
 80015d4:	430a      	orrs	r2, r1
 80015d6:	63da      	str	r2, [r3, #60]	; 0x3c
 80015d8:	4b1b      	ldr	r3, [pc, #108]	; (8001648 <HAL_UART_MspInit+0xcc>)
 80015da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015dc:	2380      	movs	r3, #128	; 0x80
 80015de:	029b      	lsls	r3, r3, #10
 80015e0:	4013      	ands	r3, r2
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e6:	4b18      	ldr	r3, [pc, #96]	; (8001648 <HAL_UART_MspInit+0xcc>)
 80015e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015ea:	4b17      	ldr	r3, [pc, #92]	; (8001648 <HAL_UART_MspInit+0xcc>)
 80015ec:	2101      	movs	r1, #1
 80015ee:	430a      	orrs	r2, r1
 80015f0:	635a      	str	r2, [r3, #52]	; 0x34
 80015f2:	4b15      	ldr	r3, [pc, #84]	; (8001648 <HAL_UART_MspInit+0xcc>)
 80015f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015f6:	2201      	movs	r2, #1
 80015f8:	4013      	ands	r3, r2
 80015fa:	60bb      	str	r3, [r7, #8]
 80015fc:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80015fe:	2144      	movs	r1, #68	; 0x44
 8001600:	187b      	adds	r3, r7, r1
 8001602:	220c      	movs	r2, #12
 8001604:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001606:	187b      	adds	r3, r7, r1
 8001608:	2202      	movs	r2, #2
 800160a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800160c:	187b      	adds	r3, r7, r1
 800160e:	2201      	movs	r2, #1
 8001610:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001612:	187b      	adds	r3, r7, r1
 8001614:	2200      	movs	r2, #0
 8001616:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001618:	187b      	adds	r3, r7, r1
 800161a:	2201      	movs	r2, #1
 800161c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161e:	187a      	adds	r2, r7, r1
 8001620:	23a0      	movs	r3, #160	; 0xa0
 8001622:	05db      	lsls	r3, r3, #23
 8001624:	0011      	movs	r1, r2
 8001626:	0018      	movs	r0, r3
 8001628:	f001 f988 	bl	800293c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800162c:	2200      	movs	r2, #0
 800162e:	2100      	movs	r1, #0
 8001630:	201c      	movs	r0, #28
 8001632:	f001 f885 	bl	8002740 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001636:	201c      	movs	r0, #28
 8001638:	f001 f897 	bl	800276a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800163c:	46c0      	nop			; (mov r8, r8)
 800163e:	46bd      	mov	sp, r7
 8001640:	b017      	add	sp, #92	; 0x5c
 8001642:	bd90      	pop	{r4, r7, pc}
 8001644:	40004400 	.word	0x40004400
 8001648:	40021000 	.word	0x40021000

0800164c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001650:	e7fe      	b.n	8001650 <NMI_Handler+0x4>

08001652 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001656:	e7fe      	b.n	8001656 <HardFault_Handler+0x4>

08001658 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800165c:	46c0      	nop			; (mov r8, r8)
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}

08001662 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001662:	b580      	push	{r7, lr}
 8001664:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001666:	46c0      	nop			; (mov r8, r8)
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001670:	f000 f910 	bl	8001894 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001674:	46c0      	nop			; (mov r8, r8)
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
	...

0800167c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001680:	4b03      	ldr	r3, [pc, #12]	; (8001690 <TIM2_IRQHandler+0x14>)
 8001682:	0018      	movs	r0, r3
 8001684:	f003 f880 	bl	8004788 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001688:	46c0      	nop			; (mov r8, r8)
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	20000130 	.word	0x20000130

08001694 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001698:	4b03      	ldr	r3, [pc, #12]	; (80016a8 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 800169a:	0018      	movs	r0, r3
 800169c:	f003 f874 	bl	8004788 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 80016a0:	46c0      	nop			; (mov r8, r8)
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	46c0      	nop			; (mov r8, r8)
 80016a8:	200001c8 	.word	0x200001c8

080016ac <TIM7_LPTIM2_IRQHandler>:

/**
  * @brief This function handles TIM7 and LPTIM2 interrupts (LPTIM2 interrupt through EXTI line 30).
  */
void TIM7_LPTIM2_IRQHandler(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 0 */

  /* USER CODE END TIM7_LPTIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80016b0:	4b03      	ldr	r3, [pc, #12]	; (80016c0 <TIM7_LPTIM2_IRQHandler+0x14>)
 80016b2:	0018      	movs	r0, r3
 80016b4:	f003 f868 	bl	8004788 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 1 */

  /* USER CODE END TIM7_LPTIM2_IRQn 1 */
}
 80016b8:	46c0      	nop			; (mov r8, r8)
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	46c0      	nop			; (mov r8, r8)
 80016c0:	20000214 	.word	0x20000214

080016c4 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80016c8:	4b03      	ldr	r3, [pc, #12]	; (80016d8 <TIM14_IRQHandler+0x14>)
 80016ca:	0018      	movs	r0, r3
 80016cc:	f003 f85c 	bl	8004788 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80016d0:	46c0      	nop			; (mov r8, r8)
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	20000260 	.word	0x20000260

080016dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80016e0:	4b03      	ldr	r3, [pc, #12]	; (80016f0 <USART2_IRQHandler+0x14>)
 80016e2:	0018      	movs	r0, r3
 80016e4:	f004 f8e0 	bl	80058a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80016e8:	46c0      	nop			; (mov r8, r8)
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	46c0      	nop			; (mov r8, r8)
 80016f0:	200002ac 	.word	0x200002ac

080016f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016fc:	4a14      	ldr	r2, [pc, #80]	; (8001750 <_sbrk+0x5c>)
 80016fe:	4b15      	ldr	r3, [pc, #84]	; (8001754 <_sbrk+0x60>)
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001708:	4b13      	ldr	r3, [pc, #76]	; (8001758 <_sbrk+0x64>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d102      	bne.n	8001716 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001710:	4b11      	ldr	r3, [pc, #68]	; (8001758 <_sbrk+0x64>)
 8001712:	4a12      	ldr	r2, [pc, #72]	; (800175c <_sbrk+0x68>)
 8001714:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001716:	4b10      	ldr	r3, [pc, #64]	; (8001758 <_sbrk+0x64>)
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	18d3      	adds	r3, r2, r3
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	429a      	cmp	r2, r3
 8001722:	d207      	bcs.n	8001734 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001724:	f005 fd30 	bl	8007188 <__errno>
 8001728:	0003      	movs	r3, r0
 800172a:	220c      	movs	r2, #12
 800172c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800172e:	2301      	movs	r3, #1
 8001730:	425b      	negs	r3, r3
 8001732:	e009      	b.n	8001748 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001734:	4b08      	ldr	r3, [pc, #32]	; (8001758 <_sbrk+0x64>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800173a:	4b07      	ldr	r3, [pc, #28]	; (8001758 <_sbrk+0x64>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	18d2      	adds	r2, r2, r3
 8001742:	4b05      	ldr	r3, [pc, #20]	; (8001758 <_sbrk+0x64>)
 8001744:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001746:	68fb      	ldr	r3, [r7, #12]
}
 8001748:	0018      	movs	r0, r3
 800174a:	46bd      	mov	sp, r7
 800174c:	b006      	add	sp, #24
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20009000 	.word	0x20009000
 8001754:	00000400 	.word	0x00000400
 8001758:	2000039c 	.word	0x2000039c
 800175c:	200004f0 	.word	0x200004f0

08001760 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001764:	46c0      	nop			; (mov r8, r8)
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
	...

0800176c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800176c:	480d      	ldr	r0, [pc, #52]	; (80017a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800176e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001770:	f7ff fff6 	bl	8001760 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001774:	480c      	ldr	r0, [pc, #48]	; (80017a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001776:	490d      	ldr	r1, [pc, #52]	; (80017ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001778:	4a0d      	ldr	r2, [pc, #52]	; (80017b0 <LoopForever+0xe>)
  movs r3, #0
 800177a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800177c:	e002      	b.n	8001784 <LoopCopyDataInit>

0800177e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800177e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001782:	3304      	adds	r3, #4

08001784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001788:	d3f9      	bcc.n	800177e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800178a:	4a0a      	ldr	r2, [pc, #40]	; (80017b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800178c:	4c0a      	ldr	r4, [pc, #40]	; (80017b8 <LoopForever+0x16>)
  movs r3, #0
 800178e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001790:	e001      	b.n	8001796 <LoopFillZerobss>

08001792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001794:	3204      	adds	r2, #4

08001796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001798:	d3fb      	bcc.n	8001792 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800179a:	f005 fcfb 	bl	8007194 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800179e:	f7fe ff4f 	bl	8000640 <main>

080017a2 <LoopForever>:

LoopForever:
  b LoopForever
 80017a2:	e7fe      	b.n	80017a2 <LoopForever>
  ldr   r0, =_estack
 80017a4:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80017a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017ac:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80017b0:	08007cf4 	.word	0x08007cf4
  ldr r2, =_sbss
 80017b4:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80017b8:	200004f0 	.word	0x200004f0

080017bc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017bc:	e7fe      	b.n	80017bc <ADC1_COMP_IRQHandler>
	...

080017c0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b082      	sub	sp, #8
 80017c4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017c6:	1dfb      	adds	r3, r7, #7
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017cc:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <HAL_Init+0x3c>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4b0a      	ldr	r3, [pc, #40]	; (80017fc <HAL_Init+0x3c>)
 80017d2:	2180      	movs	r1, #128	; 0x80
 80017d4:	0049      	lsls	r1, r1, #1
 80017d6:	430a      	orrs	r2, r1
 80017d8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017da:	2000      	movs	r0, #0
 80017dc:	f000 f810 	bl	8001800 <HAL_InitTick>
 80017e0:	1e03      	subs	r3, r0, #0
 80017e2:	d003      	beq.n	80017ec <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80017e4:	1dfb      	adds	r3, r7, #7
 80017e6:	2201      	movs	r2, #1
 80017e8:	701a      	strb	r2, [r3, #0]
 80017ea:	e001      	b.n	80017f0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80017ec:	f7ff fd2e 	bl	800124c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017f0:	1dfb      	adds	r3, r7, #7
 80017f2:	781b      	ldrb	r3, [r3, #0]
}
 80017f4:	0018      	movs	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	b002      	add	sp, #8
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	40022000 	.word	0x40022000

08001800 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001800:	b590      	push	{r4, r7, lr}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001808:	230f      	movs	r3, #15
 800180a:	18fb      	adds	r3, r7, r3
 800180c:	2200      	movs	r2, #0
 800180e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001810:	4b1d      	ldr	r3, [pc, #116]	; (8001888 <HAL_InitTick+0x88>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d02b      	beq.n	8001870 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001818:	4b1c      	ldr	r3, [pc, #112]	; (800188c <HAL_InitTick+0x8c>)
 800181a:	681c      	ldr	r4, [r3, #0]
 800181c:	4b1a      	ldr	r3, [pc, #104]	; (8001888 <HAL_InitTick+0x88>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	0019      	movs	r1, r3
 8001822:	23fa      	movs	r3, #250	; 0xfa
 8001824:	0098      	lsls	r0, r3, #2
 8001826:	f7fe fc7f 	bl	8000128 <__udivsi3>
 800182a:	0003      	movs	r3, r0
 800182c:	0019      	movs	r1, r3
 800182e:	0020      	movs	r0, r4
 8001830:	f7fe fc7a 	bl	8000128 <__udivsi3>
 8001834:	0003      	movs	r3, r0
 8001836:	0018      	movs	r0, r3
 8001838:	f000 ffa7 	bl	800278a <HAL_SYSTICK_Config>
 800183c:	1e03      	subs	r3, r0, #0
 800183e:	d112      	bne.n	8001866 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2b03      	cmp	r3, #3
 8001844:	d80a      	bhi.n	800185c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	2301      	movs	r3, #1
 800184a:	425b      	negs	r3, r3
 800184c:	2200      	movs	r2, #0
 800184e:	0018      	movs	r0, r3
 8001850:	f000 ff76 	bl	8002740 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001854:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <HAL_InitTick+0x90>)
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	e00d      	b.n	8001878 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800185c:	230f      	movs	r3, #15
 800185e:	18fb      	adds	r3, r7, r3
 8001860:	2201      	movs	r2, #1
 8001862:	701a      	strb	r2, [r3, #0]
 8001864:	e008      	b.n	8001878 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001866:	230f      	movs	r3, #15
 8001868:	18fb      	adds	r3, r7, r3
 800186a:	2201      	movs	r2, #1
 800186c:	701a      	strb	r2, [r3, #0]
 800186e:	e003      	b.n	8001878 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001870:	230f      	movs	r3, #15
 8001872:	18fb      	adds	r3, r7, r3
 8001874:	2201      	movs	r2, #1
 8001876:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001878:	230f      	movs	r3, #15
 800187a:	18fb      	adds	r3, r7, r3
 800187c:	781b      	ldrb	r3, [r3, #0]
}
 800187e:	0018      	movs	r0, r3
 8001880:	46bd      	mov	sp, r7
 8001882:	b005      	add	sp, #20
 8001884:	bd90      	pop	{r4, r7, pc}
 8001886:	46c0      	nop			; (mov r8, r8)
 8001888:	20000008 	.word	0x20000008
 800188c:	20000000 	.word	0x20000000
 8001890:	20000004 	.word	0x20000004

08001894 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001898:	4b05      	ldr	r3, [pc, #20]	; (80018b0 <HAL_IncTick+0x1c>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	001a      	movs	r2, r3
 800189e:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <HAL_IncTick+0x20>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	18d2      	adds	r2, r2, r3
 80018a4:	4b03      	ldr	r3, [pc, #12]	; (80018b4 <HAL_IncTick+0x20>)
 80018a6:	601a      	str	r2, [r3, #0]
}
 80018a8:	46c0      	nop			; (mov r8, r8)
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	46c0      	nop			; (mov r8, r8)
 80018b0:	20000008 	.word	0x20000008
 80018b4:	200003a0 	.word	0x200003a0

080018b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  return uwTick;
 80018bc:	4b02      	ldr	r3, [pc, #8]	; (80018c8 <HAL_GetTick+0x10>)
 80018be:	681b      	ldr	r3, [r3, #0]
}
 80018c0:	0018      	movs	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	46c0      	nop			; (mov r8, r8)
 80018c8:	200003a0 	.word	0x200003a0

080018cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018d4:	f7ff fff0 	bl	80018b8 <HAL_GetTick>
 80018d8:	0003      	movs	r3, r0
 80018da:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	3301      	adds	r3, #1
 80018e4:	d005      	beq.n	80018f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018e6:	4b0a      	ldr	r3, [pc, #40]	; (8001910 <HAL_Delay+0x44>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	001a      	movs	r2, r3
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	189b      	adds	r3, r3, r2
 80018f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018f2:	46c0      	nop			; (mov r8, r8)
 80018f4:	f7ff ffe0 	bl	80018b8 <HAL_GetTick>
 80018f8:	0002      	movs	r2, r0
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	68fa      	ldr	r2, [r7, #12]
 8001900:	429a      	cmp	r2, r3
 8001902:	d8f7      	bhi.n	80018f4 <HAL_Delay+0x28>
  {
  }
}
 8001904:	46c0      	nop			; (mov r8, r8)
 8001906:	46c0      	nop			; (mov r8, r8)
 8001908:	46bd      	mov	sp, r7
 800190a:	b004      	add	sp, #16
 800190c:	bd80      	pop	{r7, pc}
 800190e:	46c0      	nop			; (mov r8, r8)
 8001910:	20000008 	.word	0x20000008

08001914 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 800191c:	4b06      	ldr	r3, [pc, #24]	; (8001938 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a06      	ldr	r2, [pc, #24]	; (800193c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8001922:	4013      	ands	r3, r2
 8001924:	0019      	movs	r1, r3
 8001926:	4b04      	ldr	r3, [pc, #16]	; (8001938 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001928:	687a      	ldr	r2, [r7, #4]
 800192a:	430a      	orrs	r2, r1
 800192c:	601a      	str	r2, [r3, #0]
}
 800192e:	46c0      	nop			; (mov r8, r8)
 8001930:	46bd      	mov	sp, r7
 8001932:	b002      	add	sp, #8
 8001934:	bd80      	pop	{r7, pc}
 8001936:	46c0      	nop			; (mov r8, r8)
 8001938:	40010000 	.word	0x40010000
 800193c:	fffff9ff 	.word	0xfffff9ff

08001940 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a05      	ldr	r2, [pc, #20]	; (8001964 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001950:	401a      	ands	r2, r3
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	431a      	orrs	r2, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	601a      	str	r2, [r3, #0]
}
 800195a:	46c0      	nop			; (mov r8, r8)
 800195c:	46bd      	mov	sp, r7
 800195e:	b002      	add	sp, #8
 8001960:	bd80      	pop	{r7, pc}
 8001962:	46c0      	nop			; (mov r8, r8)
 8001964:	fe3fffff 	.word	0xfe3fffff

08001968 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	23e0      	movs	r3, #224	; 0xe0
 8001976:	045b      	lsls	r3, r3, #17
 8001978:	4013      	ands	r3, r2
}
 800197a:	0018      	movs	r0, r3
 800197c:	46bd      	mov	sp, r7
 800197e:	b002      	add	sp, #8
 8001980:	bd80      	pop	{r7, pc}

08001982 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001982:	b580      	push	{r7, lr}
 8001984:	b084      	sub	sp, #16
 8001986:	af00      	add	r7, sp, #0
 8001988:	60f8      	str	r0, [r7, #12]
 800198a:	60b9      	str	r1, [r7, #8]
 800198c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	695b      	ldr	r3, [r3, #20]
 8001992:	68ba      	ldr	r2, [r7, #8]
 8001994:	2104      	movs	r1, #4
 8001996:	400a      	ands	r2, r1
 8001998:	2107      	movs	r1, #7
 800199a:	4091      	lsls	r1, r2
 800199c:	000a      	movs	r2, r1
 800199e:	43d2      	mvns	r2, r2
 80019a0:	401a      	ands	r2, r3
 80019a2:	68bb      	ldr	r3, [r7, #8]
 80019a4:	2104      	movs	r1, #4
 80019a6:	400b      	ands	r3, r1
 80019a8:	6879      	ldr	r1, [r7, #4]
 80019aa:	4099      	lsls	r1, r3
 80019ac:	000b      	movs	r3, r1
 80019ae:	431a      	orrs	r2, r3
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80019b4:	46c0      	nop			; (mov r8, r8)
 80019b6:	46bd      	mov	sp, r7
 80019b8:	b004      	add	sp, #16
 80019ba:	bd80      	pop	{r7, pc}

080019bc <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	695b      	ldr	r3, [r3, #20]
 80019ca:	683a      	ldr	r2, [r7, #0]
 80019cc:	2104      	movs	r1, #4
 80019ce:	400a      	ands	r2, r1
 80019d0:	2107      	movs	r1, #7
 80019d2:	4091      	lsls	r1, r2
 80019d4:	000a      	movs	r2, r1
 80019d6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	2104      	movs	r1, #4
 80019dc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80019de:	40da      	lsrs	r2, r3
 80019e0:	0013      	movs	r3, r2
}
 80019e2:	0018      	movs	r0, r3
 80019e4:	46bd      	mov	sp, r7
 80019e6:	b002      	add	sp, #8
 80019e8:	bd80      	pop	{r7, pc}

080019ea <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b082      	sub	sp, #8
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	68da      	ldr	r2, [r3, #12]
 80019f6:	23c0      	movs	r3, #192	; 0xc0
 80019f8:	011b      	lsls	r3, r3, #4
 80019fa:	4013      	ands	r3, r2
 80019fc:	d101      	bne.n	8001a02 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80019fe:	2301      	movs	r3, #1
 8001a00:	e000      	b.n	8001a04 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	0018      	movs	r0, r3
 8001a06:	46bd      	mov	sp, r7
 8001a08:	b002      	add	sp, #8
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a1c:	68ba      	ldr	r2, [r7, #8]
 8001a1e:	211f      	movs	r1, #31
 8001a20:	400a      	ands	r2, r1
 8001a22:	210f      	movs	r1, #15
 8001a24:	4091      	lsls	r1, r2
 8001a26:	000a      	movs	r2, r1
 8001a28:	43d2      	mvns	r2, r2
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	0e9b      	lsrs	r3, r3, #26
 8001a30:	210f      	movs	r1, #15
 8001a32:	4019      	ands	r1, r3
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	201f      	movs	r0, #31
 8001a38:	4003      	ands	r3, r0
 8001a3a:	4099      	lsls	r1, r3
 8001a3c:	000b      	movs	r3, r1
 8001a3e:	431a      	orrs	r2, r3
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a44:	46c0      	nop			; (mov r8, r8)
 8001a46:	46bd      	mov	sp, r7
 8001a48:	b004      	add	sp, #16
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
 8001a54:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	035b      	lsls	r3, r3, #13
 8001a5e:	0b5b      	lsrs	r3, r3, #13
 8001a60:	431a      	orrs	r2, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a66:	46c0      	nop			; (mov r8, r8)
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b002      	add	sp, #8
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b082      	sub	sp, #8
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
 8001a76:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a7c:	683a      	ldr	r2, [r7, #0]
 8001a7e:	0352      	lsls	r2, r2, #13
 8001a80:	0b52      	lsrs	r2, r2, #13
 8001a82:	43d2      	mvns	r2, r2
 8001a84:	401a      	ands	r2, r3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a8a:	46c0      	nop			; (mov r8, r8)
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	b002      	add	sp, #8
 8001a90:	bd80      	pop	{r7, pc}
	...

08001a94 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	695b      	ldr	r3, [r3, #20]
 8001aa4:	68ba      	ldr	r2, [r7, #8]
 8001aa6:	0212      	lsls	r2, r2, #8
 8001aa8:	43d2      	mvns	r2, r2
 8001aaa:	401a      	ands	r2, r3
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	021b      	lsls	r3, r3, #8
 8001ab0:	6879      	ldr	r1, [r7, #4]
 8001ab2:	400b      	ands	r3, r1
 8001ab4:	4904      	ldr	r1, [pc, #16]	; (8001ac8 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001ab6:	400b      	ands	r3, r1
 8001ab8:	431a      	orrs	r2, r3
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001abe:	46c0      	nop			; (mov r8, r8)
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	b004      	add	sp, #16
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	46c0      	nop			; (mov r8, r8)
 8001ac8:	07ffff00 	.word	0x07ffff00

08001acc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	4a05      	ldr	r2, [pc, #20]	; (8001af0 <LL_ADC_EnableInternalRegulator+0x24>)
 8001ada:	4013      	ands	r3, r2
 8001adc:	2280      	movs	r2, #128	; 0x80
 8001ade:	0552      	lsls	r2, r2, #21
 8001ae0:	431a      	orrs	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001ae6:	46c0      	nop			; (mov r8, r8)
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	b002      	add	sp, #8
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	46c0      	nop			; (mov r8, r8)
 8001af0:	6fffffe8 	.word	0x6fffffe8

08001af4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	689a      	ldr	r2, [r3, #8]
 8001b00:	2380      	movs	r3, #128	; 0x80
 8001b02:	055b      	lsls	r3, r3, #21
 8001b04:	401a      	ands	r2, r3
 8001b06:	2380      	movs	r3, #128	; 0x80
 8001b08:	055b      	lsls	r3, r3, #21
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d101      	bne.n	8001b12 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e000      	b.n	8001b14 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	0018      	movs	r0, r3
 8001b16:	46bd      	mov	sp, r7
 8001b18:	b002      	add	sp, #8
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	4a04      	ldr	r2, [pc, #16]	; (8001b3c <LL_ADC_Enable+0x20>)
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	431a      	orrs	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b34:	46c0      	nop			; (mov r8, r8)
 8001b36:	46bd      	mov	sp, r7
 8001b38:	b002      	add	sp, #8
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	7fffffe8 	.word	0x7fffffe8

08001b40 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	4013      	ands	r3, r2
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d101      	bne.n	8001b58 <LL_ADC_IsEnabled+0x18>
 8001b54:	2301      	movs	r3, #1
 8001b56:	e000      	b.n	8001b5a <LL_ADC_IsEnabled+0x1a>
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	b002      	add	sp, #8
 8001b60:	bd80      	pop	{r7, pc}
	...

08001b64 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	4a04      	ldr	r2, [pc, #16]	; (8001b84 <LL_ADC_REG_StartConversion+0x20>)
 8001b72:	4013      	ands	r3, r2
 8001b74:	2204      	movs	r2, #4
 8001b76:	431a      	orrs	r2, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001b7c:	46c0      	nop			; (mov r8, r8)
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	b002      	add	sp, #8
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	7fffffe8 	.word	0x7fffffe8

08001b88 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	2204      	movs	r2, #4
 8001b96:	4013      	ands	r3, r2
 8001b98:	2b04      	cmp	r3, #4
 8001b9a:	d101      	bne.n	8001ba0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e000      	b.n	8001ba2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	b002      	add	sp, #8
 8001ba8:	bd80      	pop	{r7, pc}
	...

08001bac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b088      	sub	sp, #32
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bb4:	231f      	movs	r3, #31
 8001bb6:	18fb      	adds	r3, r7, r3
 8001bb8:	2200      	movs	r2, #0
 8001bba:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e17f      	b.n	8001ed2 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d10a      	bne.n	8001bf0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	0018      	movs	r0, r3
 8001bde:	f7ff fb5d 	bl	800129c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2254      	movs	r2, #84	; 0x54
 8001bec:	2100      	movs	r1, #0
 8001bee:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f7ff ff7d 	bl	8001af4 <LL_ADC_IsInternalRegulatorEnabled>
 8001bfa:	1e03      	subs	r3, r0, #0
 8001bfc:	d115      	bne.n	8001c2a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	0018      	movs	r0, r3
 8001c04:	f7ff ff62 	bl	8001acc <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c08:	4bb4      	ldr	r3, [pc, #720]	; (8001edc <HAL_ADC_Init+0x330>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	49b4      	ldr	r1, [pc, #720]	; (8001ee0 <HAL_ADC_Init+0x334>)
 8001c0e:	0018      	movs	r0, r3
 8001c10:	f7fe fa8a 	bl	8000128 <__udivsi3>
 8001c14:	0003      	movs	r3, r0
 8001c16:	3301      	adds	r3, #1
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c1c:	e002      	b.n	8001c24 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	3b01      	subs	r3, #1
 8001c22:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1f9      	bne.n	8001c1e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	0018      	movs	r0, r3
 8001c30:	f7ff ff60 	bl	8001af4 <LL_ADC_IsInternalRegulatorEnabled>
 8001c34:	1e03      	subs	r3, r0, #0
 8001c36:	d10f      	bne.n	8001c58 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c3c:	2210      	movs	r2, #16
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c48:	2201      	movs	r2, #1
 8001c4a:	431a      	orrs	r2, r3
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001c50:	231f      	movs	r3, #31
 8001c52:	18fb      	adds	r3, r7, r3
 8001c54:	2201      	movs	r2, #1
 8001c56:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	0018      	movs	r0, r3
 8001c5e:	f7ff ff93 	bl	8001b88 <LL_ADC_REG_IsConversionOngoing>
 8001c62:	0003      	movs	r3, r0
 8001c64:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c6a:	2210      	movs	r2, #16
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	d000      	beq.n	8001c72 <HAL_ADC_Init+0xc6>
 8001c70:	e122      	b.n	8001eb8 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001c72:	693b      	ldr	r3, [r7, #16]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d000      	beq.n	8001c7a <HAL_ADC_Init+0xce>
 8001c78:	e11e      	b.n	8001eb8 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c7e:	4a99      	ldr	r2, [pc, #612]	; (8001ee4 <HAL_ADC_Init+0x338>)
 8001c80:	4013      	ands	r3, r2
 8001c82:	2202      	movs	r2, #2
 8001c84:	431a      	orrs	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	0018      	movs	r0, r3
 8001c90:	f7ff ff56 	bl	8001b40 <LL_ADC_IsEnabled>
 8001c94:	1e03      	subs	r3, r0, #0
 8001c96:	d000      	beq.n	8001c9a <HAL_ADC_Init+0xee>
 8001c98:	e0ad      	b.n	8001df6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	7e1b      	ldrb	r3, [r3, #24]
 8001ca2:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001ca4:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	7e5b      	ldrb	r3, [r3, #25]
 8001caa:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001cac:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	7e9b      	ldrb	r3, [r3, #26]
 8001cb2:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001cb4:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d002      	beq.n	8001cc4 <HAL_ADC_Init+0x118>
 8001cbe:	2380      	movs	r3, #128	; 0x80
 8001cc0:	015b      	lsls	r3, r3, #5
 8001cc2:	e000      	b.n	8001cc6 <HAL_ADC_Init+0x11a>
 8001cc4:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001cc6:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001ccc:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	da04      	bge.n	8001ce0 <HAL_ADC_Init+0x134>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	085b      	lsrs	r3, r3, #1
 8001cde:	e001      	b.n	8001ce4 <HAL_ADC_Init+0x138>
 8001ce0:	2380      	movs	r3, #128	; 0x80
 8001ce2:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001ce4:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	212c      	movs	r1, #44	; 0x2c
 8001cea:	5c5b      	ldrb	r3, [r3, r1]
 8001cec:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001cee:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2220      	movs	r2, #32
 8001cfa:	5c9b      	ldrb	r3, [r3, r2]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d115      	bne.n	8001d2c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	7e9b      	ldrb	r3, [r3, #26]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d105      	bne.n	8001d14 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	2280      	movs	r2, #128	; 0x80
 8001d0c:	0252      	lsls	r2, r2, #9
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
 8001d12:	e00b      	b.n	8001d2c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d18:	2220      	movs	r2, #32
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d24:	2201      	movs	r2, #1
 8001d26:	431a      	orrs	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d00a      	beq.n	8001d4a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d38:	23e0      	movs	r3, #224	; 0xe0
 8001d3a:	005b      	lsls	r3, r3, #1
 8001d3c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001d42:	4313      	orrs	r3, r2
 8001d44:	69ba      	ldr	r2, [r7, #24]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	4a65      	ldr	r2, [pc, #404]	; (8001ee8 <HAL_ADC_Init+0x33c>)
 8001d52:	4013      	ands	r3, r2
 8001d54:	0019      	movs	r1, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	0f9b      	lsrs	r3, r3, #30
 8001d66:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	697a      	ldr	r2, [r7, #20]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	223c      	movs	r2, #60	; 0x3c
 8001d78:	5c9b      	ldrb	r3, [r3, r2]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d111      	bne.n	8001da2 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	0f9b      	lsrs	r3, r3, #30
 8001d84:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001d8a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001d90:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8001d96:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	4a50      	ldr	r2, [pc, #320]	; (8001eec <HAL_ADC_Init+0x340>)
 8001daa:	4013      	ands	r3, r2
 8001dac:	0019      	movs	r1, r3
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	697a      	ldr	r2, [r7, #20]
 8001db4:	430a      	orrs	r2, r1
 8001db6:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	685a      	ldr	r2, [r3, #4]
 8001dbc:	23c0      	movs	r3, #192	; 0xc0
 8001dbe:	061b      	lsls	r3, r3, #24
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d018      	beq.n	8001df6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001dc8:	2380      	movs	r3, #128	; 0x80
 8001dca:	05db      	lsls	r3, r3, #23
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d012      	beq.n	8001df6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001dd4:	2380      	movs	r3, #128	; 0x80
 8001dd6:	061b      	lsls	r3, r3, #24
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	d00c      	beq.n	8001df6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001ddc:	4b44      	ldr	r3, [pc, #272]	; (8001ef0 <HAL_ADC_Init+0x344>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a44      	ldr	r2, [pc, #272]	; (8001ef4 <HAL_ADC_Init+0x348>)
 8001de2:	4013      	ands	r3, r2
 8001de4:	0019      	movs	r1, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685a      	ldr	r2, [r3, #4]
 8001dea:	23f0      	movs	r3, #240	; 0xf0
 8001dec:	039b      	lsls	r3, r3, #14
 8001dee:	401a      	ands	r2, r3
 8001df0:	4b3f      	ldr	r3, [pc, #252]	; (8001ef0 <HAL_ADC_Init+0x344>)
 8001df2:	430a      	orrs	r2, r1
 8001df4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6818      	ldr	r0, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dfe:	001a      	movs	r2, r3
 8001e00:	2100      	movs	r1, #0
 8001e02:	f7ff fdbe 	bl	8001982 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6818      	ldr	r0, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e0e:	493a      	ldr	r1, [pc, #232]	; (8001ef8 <HAL_ADC_Init+0x34c>)
 8001e10:	001a      	movs	r2, r3
 8001e12:	f7ff fdb6 	bl	8001982 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d109      	bne.n	8001e32 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2110      	movs	r1, #16
 8001e2a:	4249      	negs	r1, r1
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	629a      	str	r2, [r3, #40]	; 0x28
 8001e30:	e018      	b.n	8001e64 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	691a      	ldr	r2, [r3, #16]
 8001e36:	2380      	movs	r3, #128	; 0x80
 8001e38:	039b      	lsls	r3, r3, #14
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d112      	bne.n	8001e64 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	69db      	ldr	r3, [r3, #28]
 8001e48:	3b01      	subs	r3, #1
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	221c      	movs	r2, #28
 8001e4e:	4013      	ands	r3, r2
 8001e50:	2210      	movs	r2, #16
 8001e52:	4252      	negs	r2, r2
 8001e54:	409a      	lsls	r2, r3
 8001e56:	0011      	movs	r1, r2
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	430a      	orrs	r2, r1
 8001e62:	629a      	str	r2, [r3, #40]	; 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2100      	movs	r1, #0
 8001e6a:	0018      	movs	r0, r3
 8001e6c:	f7ff fda6 	bl	80019bc <LL_ADC_GetSamplingTimeCommonChannels>
 8001e70:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d10b      	bne.n	8001e92 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e84:	2203      	movs	r2, #3
 8001e86:	4393      	bics	r3, r2
 8001e88:	2201      	movs	r2, #1
 8001e8a:	431a      	orrs	r2, r3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001e90:	e01c      	b.n	8001ecc <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e96:	2212      	movs	r2, #18
 8001e98:	4393      	bics	r3, r2
 8001e9a:	2210      	movs	r2, #16
 8001e9c:	431a      	orrs	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	431a      	orrs	r2, r3
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8001eae:	231f      	movs	r3, #31
 8001eb0:	18fb      	adds	r3, r7, r3
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001eb6:	e009      	b.n	8001ecc <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ebc:	2210      	movs	r2, #16
 8001ebe:	431a      	orrs	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001ec4:	231f      	movs	r3, #31
 8001ec6:	18fb      	adds	r3, r7, r3
 8001ec8:	2201      	movs	r2, #1
 8001eca:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001ecc:	231f      	movs	r3, #31
 8001ece:	18fb      	adds	r3, r7, r3
 8001ed0:	781b      	ldrb	r3, [r3, #0]
}
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	b008      	add	sp, #32
 8001ed8:	bd80      	pop	{r7, pc}
 8001eda:	46c0      	nop			; (mov r8, r8)
 8001edc:	20000000 	.word	0x20000000
 8001ee0:	00030d40 	.word	0x00030d40
 8001ee4:	fffffefd 	.word	0xfffffefd
 8001ee8:	ffde0201 	.word	0xffde0201
 8001eec:	1ffffc02 	.word	0x1ffffc02
 8001ef0:	40012708 	.word	0x40012708
 8001ef4:	ffc3ffff 	.word	0xffc3ffff
 8001ef8:	07ffff04 	.word	0x07ffff04

08001efc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	695b      	ldr	r3, [r3, #20]
 8001f0a:	2b08      	cmp	r3, #8
 8001f0c:	d102      	bne.n	8001f14 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8001f0e:	2308      	movs	r3, #8
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	e00f      	b.n	8001f34 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	68db      	ldr	r3, [r3, #12]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	d007      	beq.n	8001f30 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f24:	2220      	movs	r2, #32
 8001f26:	431a      	orrs	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e072      	b.n	8002016 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001f30:	2304      	movs	r3, #4
 8001f32:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001f34:	f7ff fcc0 	bl	80018b8 <HAL_GetTick>
 8001f38:	0003      	movs	r3, r0
 8001f3a:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001f3c:	e01f      	b.n	8001f7e <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	3301      	adds	r3, #1
 8001f42:	d01c      	beq.n	8001f7e <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001f44:	f7ff fcb8 	bl	80018b8 <HAL_GetTick>
 8001f48:	0002      	movs	r2, r0
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d302      	bcc.n	8001f5a <HAL_ADC_PollForConversion+0x5e>
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d111      	bne.n	8001f7e <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	68fa      	ldr	r2, [r7, #12]
 8001f62:	4013      	ands	r3, r2
 8001f64:	d10b      	bne.n	8001f7e <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6a:	2204      	movs	r2, #4
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2254      	movs	r2, #84	; 0x54
 8001f76:	2100      	movs	r1, #0
 8001f78:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e04b      	b.n	8002016 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	68fa      	ldr	r2, [r7, #12]
 8001f86:	4013      	ands	r3, r2
 8001f88:	d0d9      	beq.n	8001f3e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f8e:	2280      	movs	r2, #128	; 0x80
 8001f90:	0092      	lsls	r2, r2, #2
 8001f92:	431a      	orrs	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	f7ff fd24 	bl	80019ea <LL_ADC_REG_IsTriggerSourceSWStart>
 8001fa2:	1e03      	subs	r3, r0, #0
 8001fa4:	d02e      	beq.n	8002004 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	7e9b      	ldrb	r3, [r3, #26]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d12a      	bne.n	8002004 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2208      	movs	r2, #8
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	2b08      	cmp	r3, #8
 8001fba:	d123      	bne.n	8002004 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	f7ff fde1 	bl	8001b88 <LL_ADC_REG_IsConversionOngoing>
 8001fc6:	1e03      	subs	r3, r0, #0
 8001fc8:	d110      	bne.n	8001fec <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	685a      	ldr	r2, [r3, #4]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	210c      	movs	r1, #12
 8001fd6:	438a      	bics	r2, r1
 8001fd8:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fde:	4a10      	ldr	r2, [pc, #64]	; (8002020 <HAL_ADC_PollForConversion+0x124>)
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	431a      	orrs	r2, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	659a      	str	r2, [r3, #88]	; 0x58
 8001fea:	e00b      	b.n	8002004 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ff0:	2220      	movs	r2, #32
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	431a      	orrs	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	7e1b      	ldrb	r3, [r3, #24]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d103      	bne.n	8002014 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	220c      	movs	r2, #12
 8002012:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002014:	2300      	movs	r3, #0
}
 8002016:	0018      	movs	r0, r3
 8002018:	46bd      	mov	sp, r7
 800201a:	b004      	add	sp, #16
 800201c:	bd80      	pop	{r7, pc}
 800201e:	46c0      	nop			; (mov r8, r8)
 8002020:	fffffefe 	.word	0xfffffefe

08002024 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8002024:	b5b0      	push	{r4, r5, r7, lr}
 8002026:	b084      	sub	sp, #16
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	0018      	movs	r0, r3
 8002032:	f7ff fda9 	bl	8001b88 <LL_ADC_REG_IsConversionOngoing>
 8002036:	1e03      	subs	r3, r0, #0
 8002038:	d15f      	bne.n	80020fa <HAL_ADC_Start_IT+0xd6>
  {
    __HAL_LOCK(hadc);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2254      	movs	r2, #84	; 0x54
 800203e:	5c9b      	ldrb	r3, [r3, r2]
 8002040:	2b01      	cmp	r3, #1
 8002042:	d101      	bne.n	8002048 <HAL_ADC_Start_IT+0x24>
 8002044:	2302      	movs	r3, #2
 8002046:	e05f      	b.n	8002108 <HAL_ADC_Start_IT+0xe4>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2254      	movs	r2, #84	; 0x54
 800204c:	2101      	movs	r1, #1
 800204e:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002050:	250f      	movs	r5, #15
 8002052:	197c      	adds	r4, r7, r5
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	0018      	movs	r0, r3
 8002058:	f000 fa40 	bl	80024dc <ADC_Enable>
 800205c:	0003      	movs	r3, r0
 800205e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002060:	197b      	adds	r3, r7, r5
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d143      	bne.n	80020f0 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800206c:	4a28      	ldr	r2, [pc, #160]	; (8002110 <HAL_ADC_Start_IT+0xec>)
 800206e:	4013      	ands	r3, r2
 8002070:	2280      	movs	r2, #128	; 0x80
 8002072:	0052      	lsls	r2, r2, #1
 8002074:	431a      	orrs	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	221c      	movs	r2, #28
 8002086:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2254      	movs	r2, #84	; 0x54
 800208c:	2100      	movs	r1, #0
 800208e:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	685a      	ldr	r2, [r3, #4]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	211c      	movs	r1, #28
 800209c:	438a      	bics	r2, r1
 800209e:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	695b      	ldr	r3, [r3, #20]
 80020a4:	2b08      	cmp	r3, #8
 80020a6:	d108      	bne.n	80020ba <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	685a      	ldr	r2, [r3, #4]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2108      	movs	r1, #8
 80020b4:	430a      	orrs	r2, r1
 80020b6:	605a      	str	r2, [r3, #4]
          break;
 80020b8:	e008      	b.n	80020cc <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2104      	movs	r1, #4
 80020c6:	430a      	orrs	r2, r1
 80020c8:	605a      	str	r2, [r3, #4]
          break;
 80020ca:	46c0      	nop			; (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d107      	bne.n	80020e4 <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	685a      	ldr	r2, [r3, #4]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2110      	movs	r1, #16
 80020e0:	430a      	orrs	r2, r1
 80020e2:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	0018      	movs	r0, r3
 80020ea:	f7ff fd3b 	bl	8001b64 <LL_ADC_REG_StartConversion>
 80020ee:	e008      	b.n	8002102 <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2254      	movs	r2, #84	; 0x54
 80020f4:	2100      	movs	r1, #0
 80020f6:	5499      	strb	r1, [r3, r2]
 80020f8:	e003      	b.n	8002102 <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80020fa:	230f      	movs	r3, #15
 80020fc:	18fb      	adds	r3, r7, r3
 80020fe:	2202      	movs	r2, #2
 8002100:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8002102:	230f      	movs	r3, #15
 8002104:	18fb      	adds	r3, r7, r3
 8002106:	781b      	ldrb	r3, [r3, #0]
}
 8002108:	0018      	movs	r0, r3
 800210a:	46bd      	mov	sp, r7
 800210c:	b004      	add	sp, #16
 800210e:	bdb0      	pop	{r4, r5, r7, pc}
 8002110:	fffff0fe 	.word	0xfffff0fe

08002114 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002122:	0018      	movs	r0, r3
 8002124:	46bd      	mov	sp, r7
 8002126:	b002      	add	sp, #8
 8002128:	bd80      	pop	{r7, pc}
	...

0800212c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
 8002134:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002136:	2317      	movs	r3, #23
 8002138:	18fb      	adds	r3, r7, r3
 800213a:	2200      	movs	r2, #0
 800213c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800213e:	2300      	movs	r3, #0
 8002140:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2254      	movs	r2, #84	; 0x54
 8002146:	5c9b      	ldrb	r3, [r3, r2]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d101      	bne.n	8002150 <HAL_ADC_ConfigChannel+0x24>
 800214c:	2302      	movs	r3, #2
 800214e:	e1c0      	b.n	80024d2 <HAL_ADC_ConfigChannel+0x3a6>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2254      	movs	r2, #84	; 0x54
 8002154:	2101      	movs	r1, #1
 8002156:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	0018      	movs	r0, r3
 800215e:	f7ff fd13 	bl	8001b88 <LL_ADC_REG_IsConversionOngoing>
 8002162:	1e03      	subs	r3, r0, #0
 8002164:	d000      	beq.n	8002168 <HAL_ADC_ConfigChannel+0x3c>
 8002166:	e1a3      	b.n	80024b0 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	2b02      	cmp	r3, #2
 800216e:	d100      	bne.n	8002172 <HAL_ADC_ConfigChannel+0x46>
 8002170:	e143      	b.n	80023fa <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	691a      	ldr	r2, [r3, #16]
 8002176:	2380      	movs	r3, #128	; 0x80
 8002178:	061b      	lsls	r3, r3, #24
 800217a:	429a      	cmp	r2, r3
 800217c:	d004      	beq.n	8002188 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002182:	4ac1      	ldr	r2, [pc, #772]	; (8002488 <HAL_ADC_ConfigChannel+0x35c>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d108      	bne.n	800219a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	0019      	movs	r1, r3
 8002192:	0010      	movs	r0, r2
 8002194:	f7ff fc5a 	bl	8001a4c <LL_ADC_REG_SetSequencerChAdd>
 8002198:	e0c9      	b.n	800232e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	211f      	movs	r1, #31
 80021a4:	400b      	ands	r3, r1
 80021a6:	210f      	movs	r1, #15
 80021a8:	4099      	lsls	r1, r3
 80021aa:	000b      	movs	r3, r1
 80021ac:	43db      	mvns	r3, r3
 80021ae:	4013      	ands	r3, r2
 80021b0:	0019      	movs	r1, r3
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	035b      	lsls	r3, r3, #13
 80021b8:	0b5b      	lsrs	r3, r3, #13
 80021ba:	d105      	bne.n	80021c8 <HAL_ADC_ConfigChannel+0x9c>
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	0e9b      	lsrs	r3, r3, #26
 80021c2:	221f      	movs	r2, #31
 80021c4:	4013      	ands	r3, r2
 80021c6:	e098      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2201      	movs	r2, #1
 80021ce:	4013      	ands	r3, r2
 80021d0:	d000      	beq.n	80021d4 <HAL_ADC_ConfigChannel+0xa8>
 80021d2:	e091      	b.n	80022f8 <HAL_ADC_ConfigChannel+0x1cc>
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	2202      	movs	r2, #2
 80021da:	4013      	ands	r3, r2
 80021dc:	d000      	beq.n	80021e0 <HAL_ADC_ConfigChannel+0xb4>
 80021de:	e089      	b.n	80022f4 <HAL_ADC_ConfigChannel+0x1c8>
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2204      	movs	r2, #4
 80021e6:	4013      	ands	r3, r2
 80021e8:	d000      	beq.n	80021ec <HAL_ADC_ConfigChannel+0xc0>
 80021ea:	e081      	b.n	80022f0 <HAL_ADC_ConfigChannel+0x1c4>
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	2208      	movs	r2, #8
 80021f2:	4013      	ands	r3, r2
 80021f4:	d000      	beq.n	80021f8 <HAL_ADC_ConfigChannel+0xcc>
 80021f6:	e079      	b.n	80022ec <HAL_ADC_ConfigChannel+0x1c0>
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2210      	movs	r2, #16
 80021fe:	4013      	ands	r3, r2
 8002200:	d000      	beq.n	8002204 <HAL_ADC_ConfigChannel+0xd8>
 8002202:	e071      	b.n	80022e8 <HAL_ADC_ConfigChannel+0x1bc>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2220      	movs	r2, #32
 800220a:	4013      	ands	r3, r2
 800220c:	d000      	beq.n	8002210 <HAL_ADC_ConfigChannel+0xe4>
 800220e:	e069      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x1b8>
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2240      	movs	r2, #64	; 0x40
 8002216:	4013      	ands	r3, r2
 8002218:	d000      	beq.n	800221c <HAL_ADC_ConfigChannel+0xf0>
 800221a:	e061      	b.n	80022e0 <HAL_ADC_ConfigChannel+0x1b4>
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2280      	movs	r2, #128	; 0x80
 8002222:	4013      	ands	r3, r2
 8002224:	d000      	beq.n	8002228 <HAL_ADC_ConfigChannel+0xfc>
 8002226:	e059      	b.n	80022dc <HAL_ADC_ConfigChannel+0x1b0>
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	2380      	movs	r3, #128	; 0x80
 800222e:	005b      	lsls	r3, r3, #1
 8002230:	4013      	ands	r3, r2
 8002232:	d151      	bne.n	80022d8 <HAL_ADC_ConfigChannel+0x1ac>
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	2380      	movs	r3, #128	; 0x80
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	4013      	ands	r3, r2
 800223e:	d149      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x1a8>
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	2380      	movs	r3, #128	; 0x80
 8002246:	00db      	lsls	r3, r3, #3
 8002248:	4013      	ands	r3, r2
 800224a:	d141      	bne.n	80022d0 <HAL_ADC_ConfigChannel+0x1a4>
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	2380      	movs	r3, #128	; 0x80
 8002252:	011b      	lsls	r3, r3, #4
 8002254:	4013      	ands	r3, r2
 8002256:	d139      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x1a0>
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	2380      	movs	r3, #128	; 0x80
 800225e:	015b      	lsls	r3, r3, #5
 8002260:	4013      	ands	r3, r2
 8002262:	d131      	bne.n	80022c8 <HAL_ADC_ConfigChannel+0x19c>
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	2380      	movs	r3, #128	; 0x80
 800226a:	019b      	lsls	r3, r3, #6
 800226c:	4013      	ands	r3, r2
 800226e:	d129      	bne.n	80022c4 <HAL_ADC_ConfigChannel+0x198>
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	2380      	movs	r3, #128	; 0x80
 8002276:	01db      	lsls	r3, r3, #7
 8002278:	4013      	ands	r3, r2
 800227a:	d121      	bne.n	80022c0 <HAL_ADC_ConfigChannel+0x194>
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	2380      	movs	r3, #128	; 0x80
 8002282:	021b      	lsls	r3, r3, #8
 8002284:	4013      	ands	r3, r2
 8002286:	d119      	bne.n	80022bc <HAL_ADC_ConfigChannel+0x190>
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	2380      	movs	r3, #128	; 0x80
 800228e:	025b      	lsls	r3, r3, #9
 8002290:	4013      	ands	r3, r2
 8002292:	d111      	bne.n	80022b8 <HAL_ADC_ConfigChannel+0x18c>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	2380      	movs	r3, #128	; 0x80
 800229a:	029b      	lsls	r3, r3, #10
 800229c:	4013      	ands	r3, r2
 800229e:	d109      	bne.n	80022b4 <HAL_ADC_ConfigChannel+0x188>
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	2380      	movs	r3, #128	; 0x80
 80022a6:	02db      	lsls	r3, r3, #11
 80022a8:	4013      	ands	r3, r2
 80022aa:	d001      	beq.n	80022b0 <HAL_ADC_ConfigChannel+0x184>
 80022ac:	2312      	movs	r3, #18
 80022ae:	e024      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022b0:	2300      	movs	r3, #0
 80022b2:	e022      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022b4:	2311      	movs	r3, #17
 80022b6:	e020      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022b8:	2310      	movs	r3, #16
 80022ba:	e01e      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022bc:	230f      	movs	r3, #15
 80022be:	e01c      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022c0:	230e      	movs	r3, #14
 80022c2:	e01a      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022c4:	230d      	movs	r3, #13
 80022c6:	e018      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022c8:	230c      	movs	r3, #12
 80022ca:	e016      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022cc:	230b      	movs	r3, #11
 80022ce:	e014      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022d0:	230a      	movs	r3, #10
 80022d2:	e012      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022d4:	2309      	movs	r3, #9
 80022d6:	e010      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022d8:	2308      	movs	r3, #8
 80022da:	e00e      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022dc:	2307      	movs	r3, #7
 80022de:	e00c      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022e0:	2306      	movs	r3, #6
 80022e2:	e00a      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022e4:	2305      	movs	r3, #5
 80022e6:	e008      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022e8:	2304      	movs	r3, #4
 80022ea:	e006      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022ec:	2303      	movs	r3, #3
 80022ee:	e004      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022f0:	2302      	movs	r3, #2
 80022f2:	e002      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022f4:	2301      	movs	r3, #1
 80022f6:	e000      	b.n	80022fa <HAL_ADC_ConfigChannel+0x1ce>
 80022f8:	2300      	movs	r3, #0
 80022fa:	683a      	ldr	r2, [r7, #0]
 80022fc:	6852      	ldr	r2, [r2, #4]
 80022fe:	201f      	movs	r0, #31
 8002300:	4002      	ands	r2, r0
 8002302:	4093      	lsls	r3, r2
 8002304:	000a      	movs	r2, r1
 8002306:	431a      	orrs	r2, r3
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	089b      	lsrs	r3, r3, #2
 8002312:	1c5a      	adds	r2, r3, #1
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	69db      	ldr	r3, [r3, #28]
 8002318:	429a      	cmp	r2, r3
 800231a:	d808      	bhi.n	800232e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6818      	ldr	r0, [r3, #0]
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	6859      	ldr	r1, [r3, #4]
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	001a      	movs	r2, r3
 800232a:	f7ff fb6f 	bl	8001a0c <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6818      	ldr	r0, [r3, #0]
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	6819      	ldr	r1, [r3, #0]
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	001a      	movs	r2, r3
 800233c:	f7ff fbaa 	bl	8001a94 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
 8002346:	db00      	blt.n	800234a <HAL_ADC_ConfigChannel+0x21e>
 8002348:	e0bc      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800234a:	4b50      	ldr	r3, [pc, #320]	; (800248c <HAL_ADC_ConfigChannel+0x360>)
 800234c:	0018      	movs	r0, r3
 800234e:	f7ff fb0b 	bl	8001968 <LL_ADC_GetCommonPathInternalCh>
 8002352:	0003      	movs	r3, r0
 8002354:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a4d      	ldr	r2, [pc, #308]	; (8002490 <HAL_ADC_ConfigChannel+0x364>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d122      	bne.n	80023a6 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002360:	693a      	ldr	r2, [r7, #16]
 8002362:	2380      	movs	r3, #128	; 0x80
 8002364:	041b      	lsls	r3, r3, #16
 8002366:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002368:	d11d      	bne.n	80023a6 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	2280      	movs	r2, #128	; 0x80
 800236e:	0412      	lsls	r2, r2, #16
 8002370:	4313      	orrs	r3, r2
 8002372:	4a46      	ldr	r2, [pc, #280]	; (800248c <HAL_ADC_ConfigChannel+0x360>)
 8002374:	0019      	movs	r1, r3
 8002376:	0010      	movs	r0, r2
 8002378:	f7ff fae2 	bl	8001940 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800237c:	4b45      	ldr	r3, [pc, #276]	; (8002494 <HAL_ADC_ConfigChannel+0x368>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4945      	ldr	r1, [pc, #276]	; (8002498 <HAL_ADC_ConfigChannel+0x36c>)
 8002382:	0018      	movs	r0, r3
 8002384:	f7fd fed0 	bl	8000128 <__udivsi3>
 8002388:	0003      	movs	r3, r0
 800238a:	1c5a      	adds	r2, r3, #1
 800238c:	0013      	movs	r3, r2
 800238e:	005b      	lsls	r3, r3, #1
 8002390:	189b      	adds	r3, r3, r2
 8002392:	009b      	lsls	r3, r3, #2
 8002394:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002396:	e002      	b.n	800239e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	3b01      	subs	r3, #1
 800239c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d1f9      	bne.n	8002398 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80023a4:	e08e      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4a3c      	ldr	r2, [pc, #240]	; (800249c <HAL_ADC_ConfigChannel+0x370>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d10e      	bne.n	80023ce <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80023b0:	693a      	ldr	r2, [r7, #16]
 80023b2:	2380      	movs	r3, #128	; 0x80
 80023b4:	045b      	lsls	r3, r3, #17
 80023b6:	4013      	ands	r3, r2
 80023b8:	d109      	bne.n	80023ce <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	2280      	movs	r2, #128	; 0x80
 80023be:	0452      	lsls	r2, r2, #17
 80023c0:	4313      	orrs	r3, r2
 80023c2:	4a32      	ldr	r2, [pc, #200]	; (800248c <HAL_ADC_ConfigChannel+0x360>)
 80023c4:	0019      	movs	r1, r3
 80023c6:	0010      	movs	r0, r2
 80023c8:	f7ff faba 	bl	8001940 <LL_ADC_SetCommonPathInternalCh>
 80023cc:	e07a      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a33      	ldr	r2, [pc, #204]	; (80024a0 <HAL_ADC_ConfigChannel+0x374>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d000      	beq.n	80023da <HAL_ADC_ConfigChannel+0x2ae>
 80023d8:	e074      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80023da:	693a      	ldr	r2, [r7, #16]
 80023dc:	2380      	movs	r3, #128	; 0x80
 80023de:	03db      	lsls	r3, r3, #15
 80023e0:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80023e2:	d000      	beq.n	80023e6 <HAL_ADC_ConfigChannel+0x2ba>
 80023e4:	e06e      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	2280      	movs	r2, #128	; 0x80
 80023ea:	03d2      	lsls	r2, r2, #15
 80023ec:	4313      	orrs	r3, r2
 80023ee:	4a27      	ldr	r2, [pc, #156]	; (800248c <HAL_ADC_ConfigChannel+0x360>)
 80023f0:	0019      	movs	r1, r3
 80023f2:	0010      	movs	r0, r2
 80023f4:	f7ff faa4 	bl	8001940 <LL_ADC_SetCommonPathInternalCh>
 80023f8:	e064      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	691a      	ldr	r2, [r3, #16]
 80023fe:	2380      	movs	r3, #128	; 0x80
 8002400:	061b      	lsls	r3, r3, #24
 8002402:	429a      	cmp	r2, r3
 8002404:	d004      	beq.n	8002410 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800240a:	4a1f      	ldr	r2, [pc, #124]	; (8002488 <HAL_ADC_ConfigChannel+0x35c>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d107      	bne.n	8002420 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	0019      	movs	r1, r3
 800241a:	0010      	movs	r0, r2
 800241c:	f7ff fb27 	bl	8001a6e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	da4d      	bge.n	80024c4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002428:	4b18      	ldr	r3, [pc, #96]	; (800248c <HAL_ADC_ConfigChannel+0x360>)
 800242a:	0018      	movs	r0, r3
 800242c:	f7ff fa9c 	bl	8001968 <LL_ADC_GetCommonPathInternalCh>
 8002430:	0003      	movs	r3, r0
 8002432:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a15      	ldr	r2, [pc, #84]	; (8002490 <HAL_ADC_ConfigChannel+0x364>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d108      	bne.n	8002450 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	4a18      	ldr	r2, [pc, #96]	; (80024a4 <HAL_ADC_ConfigChannel+0x378>)
 8002442:	4013      	ands	r3, r2
 8002444:	4a11      	ldr	r2, [pc, #68]	; (800248c <HAL_ADC_ConfigChannel+0x360>)
 8002446:	0019      	movs	r1, r3
 8002448:	0010      	movs	r0, r2
 800244a:	f7ff fa79 	bl	8001940 <LL_ADC_SetCommonPathInternalCh>
 800244e:	e039      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a11      	ldr	r2, [pc, #68]	; (800249c <HAL_ADC_ConfigChannel+0x370>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d108      	bne.n	800246c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	4a12      	ldr	r2, [pc, #72]	; (80024a8 <HAL_ADC_ConfigChannel+0x37c>)
 800245e:	4013      	ands	r3, r2
 8002460:	4a0a      	ldr	r2, [pc, #40]	; (800248c <HAL_ADC_ConfigChannel+0x360>)
 8002462:	0019      	movs	r1, r3
 8002464:	0010      	movs	r0, r2
 8002466:	f7ff fa6b 	bl	8001940 <LL_ADC_SetCommonPathInternalCh>
 800246a:	e02b      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a0b      	ldr	r2, [pc, #44]	; (80024a0 <HAL_ADC_ConfigChannel+0x374>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d126      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	4a0c      	ldr	r2, [pc, #48]	; (80024ac <HAL_ADC_ConfigChannel+0x380>)
 800247a:	4013      	ands	r3, r2
 800247c:	4a03      	ldr	r2, [pc, #12]	; (800248c <HAL_ADC_ConfigChannel+0x360>)
 800247e:	0019      	movs	r1, r3
 8002480:	0010      	movs	r0, r2
 8002482:	f7ff fa5d 	bl	8001940 <LL_ADC_SetCommonPathInternalCh>
 8002486:	e01d      	b.n	80024c4 <HAL_ADC_ConfigChannel+0x398>
 8002488:	80000004 	.word	0x80000004
 800248c:	40012708 	.word	0x40012708
 8002490:	b0001000 	.word	0xb0001000
 8002494:	20000000 	.word	0x20000000
 8002498:	00030d40 	.word	0x00030d40
 800249c:	b8004000 	.word	0xb8004000
 80024a0:	b4002000 	.word	0xb4002000
 80024a4:	ff7fffff 	.word	0xff7fffff
 80024a8:	feffffff 	.word	0xfeffffff
 80024ac:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024b4:	2220      	movs	r2, #32
 80024b6:	431a      	orrs	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80024bc:	2317      	movs	r3, #23
 80024be:	18fb      	adds	r3, r7, r3
 80024c0:	2201      	movs	r2, #1
 80024c2:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2254      	movs	r2, #84	; 0x54
 80024c8:	2100      	movs	r1, #0
 80024ca:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80024cc:	2317      	movs	r3, #23
 80024ce:	18fb      	adds	r3, r7, r3
 80024d0:	781b      	ldrb	r3, [r3, #0]
}
 80024d2:	0018      	movs	r0, r3
 80024d4:	46bd      	mov	sp, r7
 80024d6:	b006      	add	sp, #24
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	46c0      	nop			; (mov r8, r8)

080024dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	0018      	movs	r0, r3
 80024ee:	f7ff fb27 	bl	8001b40 <LL_ADC_IsEnabled>
 80024f2:	1e03      	subs	r3, r0, #0
 80024f4:	d000      	beq.n	80024f8 <ADC_Enable+0x1c>
 80024f6:	e069      	b.n	80025cc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	4a36      	ldr	r2, [pc, #216]	; (80025d8 <ADC_Enable+0xfc>)
 8002500:	4013      	ands	r3, r2
 8002502:	d00d      	beq.n	8002520 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002508:	2210      	movs	r2, #16
 800250a:	431a      	orrs	r2, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002514:	2201      	movs	r2, #1
 8002516:	431a      	orrs	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	e056      	b.n	80025ce <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	0018      	movs	r0, r3
 8002526:	f7ff faf9 	bl	8001b1c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800252a:	4b2c      	ldr	r3, [pc, #176]	; (80025dc <ADC_Enable+0x100>)
 800252c:	0018      	movs	r0, r3
 800252e:	f7ff fa1b 	bl	8001968 <LL_ADC_GetCommonPathInternalCh>
 8002532:	0002      	movs	r2, r0
 8002534:	2380      	movs	r3, #128	; 0x80
 8002536:	041b      	lsls	r3, r3, #16
 8002538:	4013      	ands	r3, r2
 800253a:	d00f      	beq.n	800255c <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800253c:	4b28      	ldr	r3, [pc, #160]	; (80025e0 <ADC_Enable+0x104>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4928      	ldr	r1, [pc, #160]	; (80025e4 <ADC_Enable+0x108>)
 8002542:	0018      	movs	r0, r3
 8002544:	f7fd fdf0 	bl	8000128 <__udivsi3>
 8002548:	0003      	movs	r3, r0
 800254a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800254c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800254e:	e002      	b.n	8002556 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	3b01      	subs	r3, #1
 8002554:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d1f9      	bne.n	8002550 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	7e5b      	ldrb	r3, [r3, #25]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d033      	beq.n	80025cc <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8002564:	f7ff f9a8 	bl	80018b8 <HAL_GetTick>
 8002568:	0003      	movs	r3, r0
 800256a:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800256c:	e027      	b.n	80025be <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	0018      	movs	r0, r3
 8002574:	f7ff fae4 	bl	8001b40 <LL_ADC_IsEnabled>
 8002578:	1e03      	subs	r3, r0, #0
 800257a:	d104      	bne.n	8002586 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	0018      	movs	r0, r3
 8002582:	f7ff facb 	bl	8001b1c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002586:	f7ff f997 	bl	80018b8 <HAL_GetTick>
 800258a:	0002      	movs	r2, r0
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	2b02      	cmp	r3, #2
 8002592:	d914      	bls.n	80025be <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2201      	movs	r2, #1
 800259c:	4013      	ands	r3, r2
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d00d      	beq.n	80025be <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025a6:	2210      	movs	r2, #16
 80025a8:	431a      	orrs	r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025b2:	2201      	movs	r2, #1
 80025b4:	431a      	orrs	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e007      	b.n	80025ce <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2201      	movs	r2, #1
 80025c6:	4013      	ands	r3, r2
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d1d0      	bne.n	800256e <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	0018      	movs	r0, r3
 80025d0:	46bd      	mov	sp, r7
 80025d2:	b004      	add	sp, #16
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	46c0      	nop			; (mov r8, r8)
 80025d8:	80000017 	.word	0x80000017
 80025dc:	40012708 	.word	0x40012708
 80025e0:	20000000 	.word	0x20000000
 80025e4:	00030d40 	.word	0x00030d40

080025e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b082      	sub	sp, #8
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	0002      	movs	r2, r0
 80025f0:	1dfb      	adds	r3, r7, #7
 80025f2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80025f4:	1dfb      	adds	r3, r7, #7
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	2b7f      	cmp	r3, #127	; 0x7f
 80025fa:	d809      	bhi.n	8002610 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025fc:	1dfb      	adds	r3, r7, #7
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	001a      	movs	r2, r3
 8002602:	231f      	movs	r3, #31
 8002604:	401a      	ands	r2, r3
 8002606:	4b04      	ldr	r3, [pc, #16]	; (8002618 <__NVIC_EnableIRQ+0x30>)
 8002608:	2101      	movs	r1, #1
 800260a:	4091      	lsls	r1, r2
 800260c:	000a      	movs	r2, r1
 800260e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002610:	46c0      	nop			; (mov r8, r8)
 8002612:	46bd      	mov	sp, r7
 8002614:	b002      	add	sp, #8
 8002616:	bd80      	pop	{r7, pc}
 8002618:	e000e100 	.word	0xe000e100

0800261c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800261c:	b590      	push	{r4, r7, lr}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	0002      	movs	r2, r0
 8002624:	6039      	str	r1, [r7, #0]
 8002626:	1dfb      	adds	r3, r7, #7
 8002628:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800262a:	1dfb      	adds	r3, r7, #7
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	2b7f      	cmp	r3, #127	; 0x7f
 8002630:	d828      	bhi.n	8002684 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002632:	4a2f      	ldr	r2, [pc, #188]	; (80026f0 <__NVIC_SetPriority+0xd4>)
 8002634:	1dfb      	adds	r3, r7, #7
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	b25b      	sxtb	r3, r3
 800263a:	089b      	lsrs	r3, r3, #2
 800263c:	33c0      	adds	r3, #192	; 0xc0
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	589b      	ldr	r3, [r3, r2]
 8002642:	1dfa      	adds	r2, r7, #7
 8002644:	7812      	ldrb	r2, [r2, #0]
 8002646:	0011      	movs	r1, r2
 8002648:	2203      	movs	r2, #3
 800264a:	400a      	ands	r2, r1
 800264c:	00d2      	lsls	r2, r2, #3
 800264e:	21ff      	movs	r1, #255	; 0xff
 8002650:	4091      	lsls	r1, r2
 8002652:	000a      	movs	r2, r1
 8002654:	43d2      	mvns	r2, r2
 8002656:	401a      	ands	r2, r3
 8002658:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	019b      	lsls	r3, r3, #6
 800265e:	22ff      	movs	r2, #255	; 0xff
 8002660:	401a      	ands	r2, r3
 8002662:	1dfb      	adds	r3, r7, #7
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	0018      	movs	r0, r3
 8002668:	2303      	movs	r3, #3
 800266a:	4003      	ands	r3, r0
 800266c:	00db      	lsls	r3, r3, #3
 800266e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002670:	481f      	ldr	r0, [pc, #124]	; (80026f0 <__NVIC_SetPriority+0xd4>)
 8002672:	1dfb      	adds	r3, r7, #7
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	b25b      	sxtb	r3, r3
 8002678:	089b      	lsrs	r3, r3, #2
 800267a:	430a      	orrs	r2, r1
 800267c:	33c0      	adds	r3, #192	; 0xc0
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002682:	e031      	b.n	80026e8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002684:	4a1b      	ldr	r2, [pc, #108]	; (80026f4 <__NVIC_SetPriority+0xd8>)
 8002686:	1dfb      	adds	r3, r7, #7
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	0019      	movs	r1, r3
 800268c:	230f      	movs	r3, #15
 800268e:	400b      	ands	r3, r1
 8002690:	3b08      	subs	r3, #8
 8002692:	089b      	lsrs	r3, r3, #2
 8002694:	3306      	adds	r3, #6
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	18d3      	adds	r3, r2, r3
 800269a:	3304      	adds	r3, #4
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	1dfa      	adds	r2, r7, #7
 80026a0:	7812      	ldrb	r2, [r2, #0]
 80026a2:	0011      	movs	r1, r2
 80026a4:	2203      	movs	r2, #3
 80026a6:	400a      	ands	r2, r1
 80026a8:	00d2      	lsls	r2, r2, #3
 80026aa:	21ff      	movs	r1, #255	; 0xff
 80026ac:	4091      	lsls	r1, r2
 80026ae:	000a      	movs	r2, r1
 80026b0:	43d2      	mvns	r2, r2
 80026b2:	401a      	ands	r2, r3
 80026b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	019b      	lsls	r3, r3, #6
 80026ba:	22ff      	movs	r2, #255	; 0xff
 80026bc:	401a      	ands	r2, r3
 80026be:	1dfb      	adds	r3, r7, #7
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	0018      	movs	r0, r3
 80026c4:	2303      	movs	r3, #3
 80026c6:	4003      	ands	r3, r0
 80026c8:	00db      	lsls	r3, r3, #3
 80026ca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80026cc:	4809      	ldr	r0, [pc, #36]	; (80026f4 <__NVIC_SetPriority+0xd8>)
 80026ce:	1dfb      	adds	r3, r7, #7
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	001c      	movs	r4, r3
 80026d4:	230f      	movs	r3, #15
 80026d6:	4023      	ands	r3, r4
 80026d8:	3b08      	subs	r3, #8
 80026da:	089b      	lsrs	r3, r3, #2
 80026dc:	430a      	orrs	r2, r1
 80026de:	3306      	adds	r3, #6
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	18c3      	adds	r3, r0, r3
 80026e4:	3304      	adds	r3, #4
 80026e6:	601a      	str	r2, [r3, #0]
}
 80026e8:	46c0      	nop			; (mov r8, r8)
 80026ea:	46bd      	mov	sp, r7
 80026ec:	b003      	add	sp, #12
 80026ee:	bd90      	pop	{r4, r7, pc}
 80026f0:	e000e100 	.word	0xe000e100
 80026f4:	e000ed00 	.word	0xe000ed00

080026f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	1e5a      	subs	r2, r3, #1
 8002704:	2380      	movs	r3, #128	; 0x80
 8002706:	045b      	lsls	r3, r3, #17
 8002708:	429a      	cmp	r2, r3
 800270a:	d301      	bcc.n	8002710 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800270c:	2301      	movs	r3, #1
 800270e:	e010      	b.n	8002732 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002710:	4b0a      	ldr	r3, [pc, #40]	; (800273c <SysTick_Config+0x44>)
 8002712:	687a      	ldr	r2, [r7, #4]
 8002714:	3a01      	subs	r2, #1
 8002716:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002718:	2301      	movs	r3, #1
 800271a:	425b      	negs	r3, r3
 800271c:	2103      	movs	r1, #3
 800271e:	0018      	movs	r0, r3
 8002720:	f7ff ff7c 	bl	800261c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002724:	4b05      	ldr	r3, [pc, #20]	; (800273c <SysTick_Config+0x44>)
 8002726:	2200      	movs	r2, #0
 8002728:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800272a:	4b04      	ldr	r3, [pc, #16]	; (800273c <SysTick_Config+0x44>)
 800272c:	2207      	movs	r2, #7
 800272e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002730:	2300      	movs	r3, #0
}
 8002732:	0018      	movs	r0, r3
 8002734:	46bd      	mov	sp, r7
 8002736:	b002      	add	sp, #8
 8002738:	bd80      	pop	{r7, pc}
 800273a:	46c0      	nop			; (mov r8, r8)
 800273c:	e000e010 	.word	0xe000e010

08002740 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	60b9      	str	r1, [r7, #8]
 8002748:	607a      	str	r2, [r7, #4]
 800274a:	210f      	movs	r1, #15
 800274c:	187b      	adds	r3, r7, r1
 800274e:	1c02      	adds	r2, r0, #0
 8002750:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002752:	68ba      	ldr	r2, [r7, #8]
 8002754:	187b      	adds	r3, r7, r1
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	b25b      	sxtb	r3, r3
 800275a:	0011      	movs	r1, r2
 800275c:	0018      	movs	r0, r3
 800275e:	f7ff ff5d 	bl	800261c <__NVIC_SetPriority>
}
 8002762:	46c0      	nop			; (mov r8, r8)
 8002764:	46bd      	mov	sp, r7
 8002766:	b004      	add	sp, #16
 8002768:	bd80      	pop	{r7, pc}

0800276a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800276a:	b580      	push	{r7, lr}
 800276c:	b082      	sub	sp, #8
 800276e:	af00      	add	r7, sp, #0
 8002770:	0002      	movs	r2, r0
 8002772:	1dfb      	adds	r3, r7, #7
 8002774:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002776:	1dfb      	adds	r3, r7, #7
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	b25b      	sxtb	r3, r3
 800277c:	0018      	movs	r0, r3
 800277e:	f7ff ff33 	bl	80025e8 <__NVIC_EnableIRQ>
}
 8002782:	46c0      	nop			; (mov r8, r8)
 8002784:	46bd      	mov	sp, r7
 8002786:	b002      	add	sp, #8
 8002788:	bd80      	pop	{r7, pc}

0800278a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800278a:	b580      	push	{r7, lr}
 800278c:	b082      	sub	sp, #8
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	0018      	movs	r0, r3
 8002796:	f7ff ffaf 	bl	80026f8 <SysTick_Config>
 800279a:	0003      	movs	r3, r0
}
 800279c:	0018      	movs	r0, r3
 800279e:	46bd      	mov	sp, r7
 80027a0:	b002      	add	sp, #8
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e050      	b.n	8002858 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2225      	movs	r2, #37	; 0x25
 80027ba:	5c9b      	ldrb	r3, [r3, r2]
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d008      	beq.n	80027d4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2204      	movs	r2, #4
 80027c6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2224      	movs	r2, #36	; 0x24
 80027cc:	2100      	movs	r1, #0
 80027ce:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80027d0:	2301      	movs	r3, #1
 80027d2:	e041      	b.n	8002858 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	210e      	movs	r1, #14
 80027e0:	438a      	bics	r2, r1
 80027e2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ee:	491c      	ldr	r1, [pc, #112]	; (8002860 <HAL_DMA_Abort+0xbc>)
 80027f0:	400a      	ands	r2, r1
 80027f2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2101      	movs	r1, #1
 8002800:	438a      	bics	r2, r1
 8002802:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8002804:	4b17      	ldr	r3, [pc, #92]	; (8002864 <HAL_DMA_Abort+0xc0>)
 8002806:	6859      	ldr	r1, [r3, #4]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280c:	221c      	movs	r2, #28
 800280e:	4013      	ands	r3, r2
 8002810:	2201      	movs	r2, #1
 8002812:	409a      	lsls	r2, r3
 8002814:	4b13      	ldr	r3, [pc, #76]	; (8002864 <HAL_DMA_Abort+0xc0>)
 8002816:	430a      	orrs	r2, r1
 8002818:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800281e:	687a      	ldr	r2, [r7, #4]
 8002820:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002822:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002828:	2b00      	cmp	r3, #0
 800282a:	d00c      	beq.n	8002846 <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002836:	490a      	ldr	r1, [pc, #40]	; (8002860 <HAL_DMA_Abort+0xbc>)
 8002838:	400a      	ands	r2, r1
 800283a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002844:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2225      	movs	r2, #37	; 0x25
 800284a:	2101      	movs	r1, #1
 800284c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2224      	movs	r2, #36	; 0x24
 8002852:	2100      	movs	r1, #0
 8002854:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8002856:	2300      	movs	r3, #0
}
 8002858:	0018      	movs	r0, r3
 800285a:	46bd      	mov	sp, r7
 800285c:	b002      	add	sp, #8
 800285e:	bd80      	pop	{r7, pc}
 8002860:	fffffeff 	.word	0xfffffeff
 8002864:	40020000 	.word	0x40020000

08002868 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b084      	sub	sp, #16
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002870:	210f      	movs	r1, #15
 8002872:	187b      	adds	r3, r7, r1
 8002874:	2200      	movs	r2, #0
 8002876:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2225      	movs	r2, #37	; 0x25
 800287c:	5c9b      	ldrb	r3, [r3, r2]
 800287e:	b2db      	uxtb	r3, r3
 8002880:	2b02      	cmp	r3, #2
 8002882:	d006      	beq.n	8002892 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2204      	movs	r2, #4
 8002888:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800288a:	187b      	adds	r3, r7, r1
 800288c:	2201      	movs	r2, #1
 800288e:	701a      	strb	r2, [r3, #0]
 8002890:	e049      	b.n	8002926 <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	210e      	movs	r1, #14
 800289e:	438a      	bics	r2, r1
 80028a0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2101      	movs	r1, #1
 80028ae:	438a      	bics	r2, r1
 80028b0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028bc:	491d      	ldr	r1, [pc, #116]	; (8002934 <HAL_DMA_Abort_IT+0xcc>)
 80028be:	400a      	ands	r2, r1
 80028c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80028c2:	4b1d      	ldr	r3, [pc, #116]	; (8002938 <HAL_DMA_Abort_IT+0xd0>)
 80028c4:	6859      	ldr	r1, [r3, #4]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ca:	221c      	movs	r2, #28
 80028cc:	4013      	ands	r3, r2
 80028ce:	2201      	movs	r2, #1
 80028d0:	409a      	lsls	r2, r3
 80028d2:	4b19      	ldr	r3, [pc, #100]	; (8002938 <HAL_DMA_Abort_IT+0xd0>)
 80028d4:	430a      	orrs	r2, r1
 80028d6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80028e0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00c      	beq.n	8002904 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028f4:	490f      	ldr	r1, [pc, #60]	; (8002934 <HAL_DMA_Abort_IT+0xcc>)
 80028f6:	400a      	ands	r2, r1
 80028f8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002902:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2225      	movs	r2, #37	; 0x25
 8002908:	2101      	movs	r1, #1
 800290a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2224      	movs	r2, #36	; 0x24
 8002910:	2100      	movs	r1, #0
 8002912:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002918:	2b00      	cmp	r3, #0
 800291a:	d004      	beq.n	8002926 <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	0010      	movs	r0, r2
 8002924:	4798      	blx	r3
    }
  }
  return status;
 8002926:	230f      	movs	r3, #15
 8002928:	18fb      	adds	r3, r7, r3
 800292a:	781b      	ldrb	r3, [r3, #0]
}
 800292c:	0018      	movs	r0, r3
 800292e:	46bd      	mov	sp, r7
 8002930:	b004      	add	sp, #16
 8002932:	bd80      	pop	{r7, pc}
 8002934:	fffffeff 	.word	0xfffffeff
 8002938:	40020000 	.word	0x40020000

0800293c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002946:	2300      	movs	r3, #0
 8002948:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800294a:	e147      	b.n	8002bdc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2101      	movs	r1, #1
 8002952:	697a      	ldr	r2, [r7, #20]
 8002954:	4091      	lsls	r1, r2
 8002956:	000a      	movs	r2, r1
 8002958:	4013      	ands	r3, r2
 800295a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d100      	bne.n	8002964 <HAL_GPIO_Init+0x28>
 8002962:	e138      	b.n	8002bd6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	2203      	movs	r2, #3
 800296a:	4013      	ands	r3, r2
 800296c:	2b01      	cmp	r3, #1
 800296e:	d005      	beq.n	800297c <HAL_GPIO_Init+0x40>
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	2203      	movs	r2, #3
 8002976:	4013      	ands	r3, r2
 8002978:	2b02      	cmp	r3, #2
 800297a:	d130      	bne.n	80029de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	005b      	lsls	r3, r3, #1
 8002986:	2203      	movs	r2, #3
 8002988:	409a      	lsls	r2, r3
 800298a:	0013      	movs	r3, r2
 800298c:	43da      	mvns	r2, r3
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	4013      	ands	r3, r2
 8002992:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	68da      	ldr	r2, [r3, #12]
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	005b      	lsls	r3, r3, #1
 800299c:	409a      	lsls	r2, r3
 800299e:	0013      	movs	r3, r2
 80029a0:	693a      	ldr	r2, [r7, #16]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80029b2:	2201      	movs	r2, #1
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	409a      	lsls	r2, r3
 80029b8:	0013      	movs	r3, r2
 80029ba:	43da      	mvns	r2, r3
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	4013      	ands	r3, r2
 80029c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	685b      	ldr	r3, [r3, #4]
 80029c6:	091b      	lsrs	r3, r3, #4
 80029c8:	2201      	movs	r2, #1
 80029ca:	401a      	ands	r2, r3
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	409a      	lsls	r2, r3
 80029d0:	0013      	movs	r3, r2
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	2203      	movs	r2, #3
 80029e4:	4013      	ands	r3, r2
 80029e6:	2b03      	cmp	r3, #3
 80029e8:	d017      	beq.n	8002a1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	2203      	movs	r2, #3
 80029f6:	409a      	lsls	r2, r3
 80029f8:	0013      	movs	r3, r2
 80029fa:	43da      	mvns	r2, r3
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	4013      	ands	r3, r2
 8002a00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	689a      	ldr	r2, [r3, #8]
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	409a      	lsls	r2, r3
 8002a0c:	0013      	movs	r3, r2
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	2203      	movs	r2, #3
 8002a20:	4013      	ands	r3, r2
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d123      	bne.n	8002a6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	08da      	lsrs	r2, r3, #3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	3208      	adds	r2, #8
 8002a2e:	0092      	lsls	r2, r2, #2
 8002a30:	58d3      	ldr	r3, [r2, r3]
 8002a32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	2207      	movs	r2, #7
 8002a38:	4013      	ands	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	220f      	movs	r2, #15
 8002a3e:	409a      	lsls	r2, r3
 8002a40:	0013      	movs	r3, r2
 8002a42:	43da      	mvns	r2, r3
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	4013      	ands	r3, r2
 8002a48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	691a      	ldr	r2, [r3, #16]
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	2107      	movs	r1, #7
 8002a52:	400b      	ands	r3, r1
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	409a      	lsls	r2, r3
 8002a58:	0013      	movs	r3, r2
 8002a5a:	693a      	ldr	r2, [r7, #16]
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	08da      	lsrs	r2, r3, #3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3208      	adds	r2, #8
 8002a68:	0092      	lsls	r2, r2, #2
 8002a6a:	6939      	ldr	r1, [r7, #16]
 8002a6c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	005b      	lsls	r3, r3, #1
 8002a78:	2203      	movs	r2, #3
 8002a7a:	409a      	lsls	r2, r3
 8002a7c:	0013      	movs	r3, r2
 8002a7e:	43da      	mvns	r2, r3
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	4013      	ands	r3, r2
 8002a84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	2203      	movs	r2, #3
 8002a8c:	401a      	ands	r2, r3
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	409a      	lsls	r2, r3
 8002a94:	0013      	movs	r3, r2
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685a      	ldr	r2, [r3, #4]
 8002aa6:	23c0      	movs	r3, #192	; 0xc0
 8002aa8:	029b      	lsls	r3, r3, #10
 8002aaa:	4013      	ands	r3, r2
 8002aac:	d100      	bne.n	8002ab0 <HAL_GPIO_Init+0x174>
 8002aae:	e092      	b.n	8002bd6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002ab0:	4a50      	ldr	r2, [pc, #320]	; (8002bf4 <HAL_GPIO_Init+0x2b8>)
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	089b      	lsrs	r3, r3, #2
 8002ab6:	3318      	adds	r3, #24
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	589b      	ldr	r3, [r3, r2]
 8002abc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	2203      	movs	r2, #3
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	00db      	lsls	r3, r3, #3
 8002ac6:	220f      	movs	r2, #15
 8002ac8:	409a      	lsls	r2, r3
 8002aca:	0013      	movs	r3, r2
 8002acc:	43da      	mvns	r2, r3
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	23a0      	movs	r3, #160	; 0xa0
 8002ad8:	05db      	lsls	r3, r3, #23
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d013      	beq.n	8002b06 <HAL_GPIO_Init+0x1ca>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a45      	ldr	r2, [pc, #276]	; (8002bf8 <HAL_GPIO_Init+0x2bc>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d00d      	beq.n	8002b02 <HAL_GPIO_Init+0x1c6>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a44      	ldr	r2, [pc, #272]	; (8002bfc <HAL_GPIO_Init+0x2c0>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d007      	beq.n	8002afe <HAL_GPIO_Init+0x1c2>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a43      	ldr	r2, [pc, #268]	; (8002c00 <HAL_GPIO_Init+0x2c4>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d101      	bne.n	8002afa <HAL_GPIO_Init+0x1be>
 8002af6:	2303      	movs	r3, #3
 8002af8:	e006      	b.n	8002b08 <HAL_GPIO_Init+0x1cc>
 8002afa:	2305      	movs	r3, #5
 8002afc:	e004      	b.n	8002b08 <HAL_GPIO_Init+0x1cc>
 8002afe:	2302      	movs	r3, #2
 8002b00:	e002      	b.n	8002b08 <HAL_GPIO_Init+0x1cc>
 8002b02:	2301      	movs	r3, #1
 8002b04:	e000      	b.n	8002b08 <HAL_GPIO_Init+0x1cc>
 8002b06:	2300      	movs	r3, #0
 8002b08:	697a      	ldr	r2, [r7, #20]
 8002b0a:	2103      	movs	r1, #3
 8002b0c:	400a      	ands	r2, r1
 8002b0e:	00d2      	lsls	r2, r2, #3
 8002b10:	4093      	lsls	r3, r2
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002b18:	4936      	ldr	r1, [pc, #216]	; (8002bf4 <HAL_GPIO_Init+0x2b8>)
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	089b      	lsrs	r3, r3, #2
 8002b1e:	3318      	adds	r3, #24
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b26:	4b33      	ldr	r3, [pc, #204]	; (8002bf4 <HAL_GPIO_Init+0x2b8>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	43da      	mvns	r2, r3
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	4013      	ands	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	2380      	movs	r3, #128	; 0x80
 8002b3c:	035b      	lsls	r3, r3, #13
 8002b3e:	4013      	ands	r3, r2
 8002b40:	d003      	beq.n	8002b4a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002b42:	693a      	ldr	r2, [r7, #16]
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b4a:	4b2a      	ldr	r3, [pc, #168]	; (8002bf4 <HAL_GPIO_Init+0x2b8>)
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002b50:	4b28      	ldr	r3, [pc, #160]	; (8002bf4 <HAL_GPIO_Init+0x2b8>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	43da      	mvns	r2, r3
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685a      	ldr	r2, [r3, #4]
 8002b64:	2380      	movs	r3, #128	; 0x80
 8002b66:	039b      	lsls	r3, r3, #14
 8002b68:	4013      	ands	r3, r2
 8002b6a:	d003      	beq.n	8002b74 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002b6c:	693a      	ldr	r2, [r7, #16]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b74:	4b1f      	ldr	r3, [pc, #124]	; (8002bf4 <HAL_GPIO_Init+0x2b8>)
 8002b76:	693a      	ldr	r2, [r7, #16]
 8002b78:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b7a:	4a1e      	ldr	r2, [pc, #120]	; (8002bf4 <HAL_GPIO_Init+0x2b8>)
 8002b7c:	2384      	movs	r3, #132	; 0x84
 8002b7e:	58d3      	ldr	r3, [r2, r3]
 8002b80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	43da      	mvns	r2, r3
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685a      	ldr	r2, [r3, #4]
 8002b90:	2380      	movs	r3, #128	; 0x80
 8002b92:	029b      	lsls	r3, r3, #10
 8002b94:	4013      	ands	r3, r2
 8002b96:	d003      	beq.n	8002ba0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002ba0:	4914      	ldr	r1, [pc, #80]	; (8002bf4 <HAL_GPIO_Init+0x2b8>)
 8002ba2:	2284      	movs	r2, #132	; 0x84
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002ba8:	4a12      	ldr	r2, [pc, #72]	; (8002bf4 <HAL_GPIO_Init+0x2b8>)
 8002baa:	2380      	movs	r3, #128	; 0x80
 8002bac:	58d3      	ldr	r3, [r2, r3]
 8002bae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	43da      	mvns	r2, r3
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	685a      	ldr	r2, [r3, #4]
 8002bbe:	2380      	movs	r3, #128	; 0x80
 8002bc0:	025b      	lsls	r3, r3, #9
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d003      	beq.n	8002bce <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002bce:	4909      	ldr	r1, [pc, #36]	; (8002bf4 <HAL_GPIO_Init+0x2b8>)
 8002bd0:	2280      	movs	r2, #128	; 0x80
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	40da      	lsrs	r2, r3
 8002be4:	1e13      	subs	r3, r2, #0
 8002be6:	d000      	beq.n	8002bea <HAL_GPIO_Init+0x2ae>
 8002be8:	e6b0      	b.n	800294c <HAL_GPIO_Init+0x10>
  }
}
 8002bea:	46c0      	nop			; (mov r8, r8)
 8002bec:	46c0      	nop			; (mov r8, r8)
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	b006      	add	sp, #24
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40021800 	.word	0x40021800
 8002bf8:	50000400 	.word	0x50000400
 8002bfc:	50000800 	.word	0x50000800
 8002c00:	50000c00 	.word	0x50000c00

08002c04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
 8002c0c:	000a      	movs	r2, r1
 8002c0e:	1cbb      	adds	r3, r7, #2
 8002c10:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	1cba      	adds	r2, r7, #2
 8002c18:	8812      	ldrh	r2, [r2, #0]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d004      	beq.n	8002c28 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002c1e:	230f      	movs	r3, #15
 8002c20:	18fb      	adds	r3, r7, r3
 8002c22:	2201      	movs	r2, #1
 8002c24:	701a      	strb	r2, [r3, #0]
 8002c26:	e003      	b.n	8002c30 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c28:	230f      	movs	r3, #15
 8002c2a:	18fb      	adds	r3, r7, r3
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002c30:	230f      	movs	r3, #15
 8002c32:	18fb      	adds	r3, r7, r3
 8002c34:	781b      	ldrb	r3, [r3, #0]
}
 8002c36:	0018      	movs	r0, r3
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	b004      	add	sp, #16
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b082      	sub	sp, #8
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
 8002c46:	0008      	movs	r0, r1
 8002c48:	0011      	movs	r1, r2
 8002c4a:	1cbb      	adds	r3, r7, #2
 8002c4c:	1c02      	adds	r2, r0, #0
 8002c4e:	801a      	strh	r2, [r3, #0]
 8002c50:	1c7b      	adds	r3, r7, #1
 8002c52:	1c0a      	adds	r2, r1, #0
 8002c54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c56:	1c7b      	adds	r3, r7, #1
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d004      	beq.n	8002c68 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c5e:	1cbb      	adds	r3, r7, #2
 8002c60:	881a      	ldrh	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c66:	e003      	b.n	8002c70 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c68:	1cbb      	adds	r3, r7, #2
 8002c6a:	881a      	ldrh	r2, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c70:	46c0      	nop			; (mov r8, r8)
 8002c72:	46bd      	mov	sp, r7
 8002c74:	b002      	add	sp, #8
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	000a      	movs	r2, r1
 8002c82:	1cbb      	adds	r3, r7, #2
 8002c84:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	695b      	ldr	r3, [r3, #20]
 8002c8a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c8c:	1cbb      	adds	r3, r7, #2
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	68fa      	ldr	r2, [r7, #12]
 8002c92:	4013      	ands	r3, r2
 8002c94:	041a      	lsls	r2, r3, #16
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	43db      	mvns	r3, r3
 8002c9a:	1cb9      	adds	r1, r7, #2
 8002c9c:	8809      	ldrh	r1, [r1, #0]
 8002c9e:	400b      	ands	r3, r1
 8002ca0:	431a      	orrs	r2, r3
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	619a      	str	r2, [r3, #24]
}
 8002ca6:	46c0      	nop			; (mov r8, r8)
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	b004      	add	sp, #16
 8002cac:	bd80      	pop	{r7, pc}
	...

08002cb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e08f      	b.n	8002de2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2241      	movs	r2, #65	; 0x41
 8002cc6:	5c9b      	ldrb	r3, [r3, r2]
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d107      	bne.n	8002cde <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2240      	movs	r2, #64	; 0x40
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	0018      	movs	r0, r3
 8002cda:	f7fe fb23 	bl	8001324 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2241      	movs	r2, #65	; 0x41
 8002ce2:	2124      	movs	r1, #36	; 0x24
 8002ce4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2101      	movs	r1, #1
 8002cf2:	438a      	bics	r2, r1
 8002cf4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	493b      	ldr	r1, [pc, #236]	; (8002dec <HAL_I2C_Init+0x13c>)
 8002d00:	400a      	ands	r2, r1
 8002d02:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	689a      	ldr	r2, [r3, #8]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4938      	ldr	r1, [pc, #224]	; (8002df0 <HAL_I2C_Init+0x140>)
 8002d10:	400a      	ands	r2, r1
 8002d12:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d108      	bne.n	8002d2e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	689a      	ldr	r2, [r3, #8]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2180      	movs	r1, #128	; 0x80
 8002d26:	0209      	lsls	r1, r1, #8
 8002d28:	430a      	orrs	r2, r1
 8002d2a:	609a      	str	r2, [r3, #8]
 8002d2c:	e007      	b.n	8002d3e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	689a      	ldr	r2, [r3, #8]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2184      	movs	r1, #132	; 0x84
 8002d38:	0209      	lsls	r1, r1, #8
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d109      	bne.n	8002d5a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	685a      	ldr	r2, [r3, #4]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2180      	movs	r1, #128	; 0x80
 8002d52:	0109      	lsls	r1, r1, #4
 8002d54:	430a      	orrs	r2, r1
 8002d56:	605a      	str	r2, [r3, #4]
 8002d58:	e007      	b.n	8002d6a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4923      	ldr	r1, [pc, #140]	; (8002df4 <HAL_I2C_Init+0x144>)
 8002d66:	400a      	ands	r2, r1
 8002d68:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4920      	ldr	r1, [pc, #128]	; (8002df8 <HAL_I2C_Init+0x148>)
 8002d76:	430a      	orrs	r2, r1
 8002d78:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	68da      	ldr	r2, [r3, #12]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	491a      	ldr	r1, [pc, #104]	; (8002df0 <HAL_I2C_Init+0x140>)
 8002d86:	400a      	ands	r2, r1
 8002d88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	691a      	ldr	r2, [r3, #16]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	431a      	orrs	r2, r3
 8002d94:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	430a      	orrs	r2, r1
 8002da2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	69d9      	ldr	r1, [r3, #28]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a1a      	ldr	r2, [r3, #32]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	2101      	movs	r1, #1
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2241      	movs	r2, #65	; 0x41
 8002dce:	2120      	movs	r1, #32
 8002dd0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2242      	movs	r2, #66	; 0x42
 8002ddc:	2100      	movs	r1, #0
 8002dde:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	0018      	movs	r0, r3
 8002de4:	46bd      	mov	sp, r7
 8002de6:	b002      	add	sp, #8
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	46c0      	nop			; (mov r8, r8)
 8002dec:	f0ffffff 	.word	0xf0ffffff
 8002df0:	ffff7fff 	.word	0xffff7fff
 8002df4:	fffff7ff 	.word	0xfffff7ff
 8002df8:	02008000 	.word	0x02008000

08002dfc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002dfc:	b590      	push	{r4, r7, lr}
 8002dfe:	b089      	sub	sp, #36	; 0x24
 8002e00:	af02      	add	r7, sp, #8
 8002e02:	60f8      	str	r0, [r7, #12]
 8002e04:	0008      	movs	r0, r1
 8002e06:	607a      	str	r2, [r7, #4]
 8002e08:	0019      	movs	r1, r3
 8002e0a:	230a      	movs	r3, #10
 8002e0c:	18fb      	adds	r3, r7, r3
 8002e0e:	1c02      	adds	r2, r0, #0
 8002e10:	801a      	strh	r2, [r3, #0]
 8002e12:	2308      	movs	r3, #8
 8002e14:	18fb      	adds	r3, r7, r3
 8002e16:	1c0a      	adds	r2, r1, #0
 8002e18:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2241      	movs	r2, #65	; 0x41
 8002e1e:	5c9b      	ldrb	r3, [r3, r2]
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	2b20      	cmp	r3, #32
 8002e24:	d000      	beq.n	8002e28 <HAL_I2C_Master_Transmit+0x2c>
 8002e26:	e10a      	b.n	800303e <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2240      	movs	r2, #64	; 0x40
 8002e2c:	5c9b      	ldrb	r3, [r3, r2]
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d101      	bne.n	8002e36 <HAL_I2C_Master_Transmit+0x3a>
 8002e32:	2302      	movs	r3, #2
 8002e34:	e104      	b.n	8003040 <HAL_I2C_Master_Transmit+0x244>
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2240      	movs	r2, #64	; 0x40
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e3e:	f7fe fd3b 	bl	80018b8 <HAL_GetTick>
 8002e42:	0003      	movs	r3, r0
 8002e44:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002e46:	2380      	movs	r3, #128	; 0x80
 8002e48:	0219      	lsls	r1, r3, #8
 8002e4a:	68f8      	ldr	r0, [r7, #12]
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	9300      	str	r3, [sp, #0]
 8002e50:	2319      	movs	r3, #25
 8002e52:	2201      	movs	r2, #1
 8002e54:	f000 f91e 	bl	8003094 <I2C_WaitOnFlagUntilTimeout>
 8002e58:	1e03      	subs	r3, r0, #0
 8002e5a:	d001      	beq.n	8002e60 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e0ef      	b.n	8003040 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2241      	movs	r2, #65	; 0x41
 8002e64:	2121      	movs	r1, #33	; 0x21
 8002e66:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2242      	movs	r2, #66	; 0x42
 8002e6c:	2110      	movs	r1, #16
 8002e6e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2208      	movs	r2, #8
 8002e80:	18ba      	adds	r2, r7, r2
 8002e82:	8812      	ldrh	r2, [r2, #0]
 8002e84:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e90:	b29b      	uxth	r3, r3
 8002e92:	2bff      	cmp	r3, #255	; 0xff
 8002e94:	d906      	bls.n	8002ea4 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	22ff      	movs	r2, #255	; 0xff
 8002e9a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8002e9c:	2380      	movs	r3, #128	; 0x80
 8002e9e:	045b      	lsls	r3, r3, #17
 8002ea0:	617b      	str	r3, [r7, #20]
 8002ea2:	e007      	b.n	8002eb4 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea8:	b29a      	uxth	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002eae:	2380      	movs	r3, #128	; 0x80
 8002eb0:	049b      	lsls	r3, r3, #18
 8002eb2:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d027      	beq.n	8002f0c <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec0:	781a      	ldrb	r2, [r3, #0]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ecc:	1c5a      	adds	r2, r3, #1
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	b29a      	uxth	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	b2da      	uxtb	r2, r3
 8002ef6:	697c      	ldr	r4, [r7, #20]
 8002ef8:	230a      	movs	r3, #10
 8002efa:	18fb      	adds	r3, r7, r3
 8002efc:	8819      	ldrh	r1, [r3, #0]
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	4b51      	ldr	r3, [pc, #324]	; (8003048 <HAL_I2C_Master_Transmit+0x24c>)
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	0023      	movs	r3, r4
 8002f06:	f000 faa7 	bl	8003458 <I2C_TransferConfig>
 8002f0a:	e06f      	b.n	8002fec <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f10:	b2da      	uxtb	r2, r3
 8002f12:	697c      	ldr	r4, [r7, #20]
 8002f14:	230a      	movs	r3, #10
 8002f16:	18fb      	adds	r3, r7, r3
 8002f18:	8819      	ldrh	r1, [r3, #0]
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	4b4a      	ldr	r3, [pc, #296]	; (8003048 <HAL_I2C_Master_Transmit+0x24c>)
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	0023      	movs	r3, r4
 8002f22:	f000 fa99 	bl	8003458 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002f26:	e061      	b.n	8002fec <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	0018      	movs	r0, r3
 8002f30:	f000 f908 	bl	8003144 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f34:	1e03      	subs	r3, r0, #0
 8002f36:	d001      	beq.n	8002f3c <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8002f38:	2301      	movs	r3, #1
 8002f3a:	e081      	b.n	8003040 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f40:	781a      	ldrb	r2, [r3, #0]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4c:	1c5a      	adds	r2, r3, #1
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f56:	b29b      	uxth	r3, r3
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f64:	3b01      	subs	r3, #1
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f70:	b29b      	uxth	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d03a      	beq.n	8002fec <HAL_I2C_Master_Transmit+0x1f0>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d136      	bne.n	8002fec <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002f7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f80:	68f8      	ldr	r0, [r7, #12]
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	9300      	str	r3, [sp, #0]
 8002f86:	0013      	movs	r3, r2
 8002f88:	2200      	movs	r2, #0
 8002f8a:	2180      	movs	r1, #128	; 0x80
 8002f8c:	f000 f882 	bl	8003094 <I2C_WaitOnFlagUntilTimeout>
 8002f90:	1e03      	subs	r3, r0, #0
 8002f92:	d001      	beq.n	8002f98 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e053      	b.n	8003040 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	2bff      	cmp	r3, #255	; 0xff
 8002fa0:	d911      	bls.n	8002fc6 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	22ff      	movs	r2, #255	; 0xff
 8002fa6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fac:	b2da      	uxtb	r2, r3
 8002fae:	2380      	movs	r3, #128	; 0x80
 8002fb0:	045c      	lsls	r4, r3, #17
 8002fb2:	230a      	movs	r3, #10
 8002fb4:	18fb      	adds	r3, r7, r3
 8002fb6:	8819      	ldrh	r1, [r3, #0]
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	2300      	movs	r3, #0
 8002fbc:	9300      	str	r3, [sp, #0]
 8002fbe:	0023      	movs	r3, r4
 8002fc0:	f000 fa4a 	bl	8003458 <I2C_TransferConfig>
 8002fc4:	e012      	b.n	8002fec <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fca:	b29a      	uxth	r2, r3
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fd4:	b2da      	uxtb	r2, r3
 8002fd6:	2380      	movs	r3, #128	; 0x80
 8002fd8:	049c      	lsls	r4, r3, #18
 8002fda:	230a      	movs	r3, #10
 8002fdc:	18fb      	adds	r3, r7, r3
 8002fde:	8819      	ldrh	r1, [r3, #0]
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	9300      	str	r3, [sp, #0]
 8002fe6:	0023      	movs	r3, r4
 8002fe8:	f000 fa36 	bl	8003458 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d198      	bne.n	8002f28 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ff6:	693a      	ldr	r2, [r7, #16]
 8002ff8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	0018      	movs	r0, r3
 8002ffe:	f000 f8e7 	bl	80031d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003002:	1e03      	subs	r3, r0, #0
 8003004:	d001      	beq.n	800300a <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e01a      	b.n	8003040 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	2220      	movs	r2, #32
 8003010:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	685a      	ldr	r2, [r3, #4]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	490b      	ldr	r1, [pc, #44]	; (800304c <HAL_I2C_Master_Transmit+0x250>)
 800301e:	400a      	ands	r2, r1
 8003020:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2241      	movs	r2, #65	; 0x41
 8003026:	2120      	movs	r1, #32
 8003028:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2242      	movs	r2, #66	; 0x42
 800302e:	2100      	movs	r1, #0
 8003030:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2240      	movs	r2, #64	; 0x40
 8003036:	2100      	movs	r1, #0
 8003038:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800303a:	2300      	movs	r3, #0
 800303c:	e000      	b.n	8003040 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 800303e:	2302      	movs	r3, #2
  }
}
 8003040:	0018      	movs	r0, r3
 8003042:	46bd      	mov	sp, r7
 8003044:	b007      	add	sp, #28
 8003046:	bd90      	pop	{r4, r7, pc}
 8003048:	80002000 	.word	0x80002000
 800304c:	fe00e800 	.word	0xfe00e800

08003050 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	2202      	movs	r2, #2
 8003060:	4013      	ands	r3, r2
 8003062:	2b02      	cmp	r3, #2
 8003064:	d103      	bne.n	800306e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2200      	movs	r2, #0
 800306c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	2201      	movs	r2, #1
 8003076:	4013      	ands	r3, r2
 8003078:	2b01      	cmp	r3, #1
 800307a:	d007      	beq.n	800308c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	699a      	ldr	r2, [r3, #24]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	2101      	movs	r1, #1
 8003088:	430a      	orrs	r2, r1
 800308a:	619a      	str	r2, [r3, #24]
  }
}
 800308c:	46c0      	nop			; (mov r8, r8)
 800308e:	46bd      	mov	sp, r7
 8003090:	b002      	add	sp, #8
 8003092:	bd80      	pop	{r7, pc}

08003094 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	60b9      	str	r1, [r7, #8]
 800309e:	603b      	str	r3, [r7, #0]
 80030a0:	1dfb      	adds	r3, r7, #7
 80030a2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030a4:	e03a      	b.n	800311c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030a6:	69ba      	ldr	r2, [r7, #24]
 80030a8:	6839      	ldr	r1, [r7, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	0018      	movs	r0, r3
 80030ae:	f000 f8d3 	bl	8003258 <I2C_IsErrorOccurred>
 80030b2:	1e03      	subs	r3, r0, #0
 80030b4:	d001      	beq.n	80030ba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e040      	b.n	800313c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	3301      	adds	r3, #1
 80030be:	d02d      	beq.n	800311c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030c0:	f7fe fbfa 	bl	80018b8 <HAL_GetTick>
 80030c4:	0002      	movs	r2, r0
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d302      	bcc.n	80030d6 <I2C_WaitOnFlagUntilTimeout+0x42>
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d122      	bne.n	800311c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	699b      	ldr	r3, [r3, #24]
 80030dc:	68ba      	ldr	r2, [r7, #8]
 80030de:	4013      	ands	r3, r2
 80030e0:	68ba      	ldr	r2, [r7, #8]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	425a      	negs	r2, r3
 80030e6:	4153      	adcs	r3, r2
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	001a      	movs	r2, r3
 80030ec:	1dfb      	adds	r3, r7, #7
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d113      	bne.n	800311c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030f8:	2220      	movs	r2, #32
 80030fa:	431a      	orrs	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2241      	movs	r2, #65	; 0x41
 8003104:	2120      	movs	r1, #32
 8003106:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2242      	movs	r2, #66	; 0x42
 800310c:	2100      	movs	r1, #0
 800310e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2240      	movs	r2, #64	; 0x40
 8003114:	2100      	movs	r1, #0
 8003116:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e00f      	b.n	800313c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	699b      	ldr	r3, [r3, #24]
 8003122:	68ba      	ldr	r2, [r7, #8]
 8003124:	4013      	ands	r3, r2
 8003126:	68ba      	ldr	r2, [r7, #8]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	425a      	negs	r2, r3
 800312c:	4153      	adcs	r3, r2
 800312e:	b2db      	uxtb	r3, r3
 8003130:	001a      	movs	r2, r3
 8003132:	1dfb      	adds	r3, r7, #7
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	429a      	cmp	r2, r3
 8003138:	d0b5      	beq.n	80030a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	0018      	movs	r0, r3
 800313e:	46bd      	mov	sp, r7
 8003140:	b004      	add	sp, #16
 8003142:	bd80      	pop	{r7, pc}

08003144 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003150:	e032      	b.n	80031b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003152:	687a      	ldr	r2, [r7, #4]
 8003154:	68b9      	ldr	r1, [r7, #8]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	0018      	movs	r0, r3
 800315a:	f000 f87d 	bl	8003258 <I2C_IsErrorOccurred>
 800315e:	1e03      	subs	r3, r0, #0
 8003160:	d001      	beq.n	8003166 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e030      	b.n	80031c8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	3301      	adds	r3, #1
 800316a:	d025      	beq.n	80031b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800316c:	f7fe fba4 	bl	80018b8 <HAL_GetTick>
 8003170:	0002      	movs	r2, r0
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	68ba      	ldr	r2, [r7, #8]
 8003178:	429a      	cmp	r2, r3
 800317a:	d302      	bcc.n	8003182 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d11a      	bne.n	80031b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	2202      	movs	r2, #2
 800318a:	4013      	ands	r3, r2
 800318c:	2b02      	cmp	r3, #2
 800318e:	d013      	beq.n	80031b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003194:	2220      	movs	r2, #32
 8003196:	431a      	orrs	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2241      	movs	r2, #65	; 0x41
 80031a0:	2120      	movs	r1, #32
 80031a2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2242      	movs	r2, #66	; 0x42
 80031a8:	2100      	movs	r1, #0
 80031aa:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2240      	movs	r2, #64	; 0x40
 80031b0:	2100      	movs	r1, #0
 80031b2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e007      	b.n	80031c8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	2202      	movs	r2, #2
 80031c0:	4013      	ands	r3, r2
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d1c5      	bne.n	8003152 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	0018      	movs	r0, r3
 80031ca:	46bd      	mov	sp, r7
 80031cc:	b004      	add	sp, #16
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031dc:	e02f      	b.n	800323e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	68b9      	ldr	r1, [r7, #8]
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	0018      	movs	r0, r3
 80031e6:	f000 f837 	bl	8003258 <I2C_IsErrorOccurred>
 80031ea:	1e03      	subs	r3, r0, #0
 80031ec:	d001      	beq.n	80031f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e02d      	b.n	800324e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031f2:	f7fe fb61 	bl	80018b8 <HAL_GetTick>
 80031f6:	0002      	movs	r2, r0
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	68ba      	ldr	r2, [r7, #8]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d302      	bcc.n	8003208 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d11a      	bne.n	800323e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	2220      	movs	r2, #32
 8003210:	4013      	ands	r3, r2
 8003212:	2b20      	cmp	r3, #32
 8003214:	d013      	beq.n	800323e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321a:	2220      	movs	r2, #32
 800321c:	431a      	orrs	r2, r3
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2241      	movs	r2, #65	; 0x41
 8003226:	2120      	movs	r1, #32
 8003228:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2242      	movs	r2, #66	; 0x42
 800322e:	2100      	movs	r1, #0
 8003230:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2240      	movs	r2, #64	; 0x40
 8003236:	2100      	movs	r1, #0
 8003238:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e007      	b.n	800324e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	2220      	movs	r2, #32
 8003246:	4013      	ands	r3, r2
 8003248:	2b20      	cmp	r3, #32
 800324a:	d1c8      	bne.n	80031de <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	0018      	movs	r0, r3
 8003250:	46bd      	mov	sp, r7
 8003252:	b004      	add	sp, #16
 8003254:	bd80      	pop	{r7, pc}
	...

08003258 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003258:	b590      	push	{r4, r7, lr}
 800325a:	b08b      	sub	sp, #44	; 0x2c
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003264:	2327      	movs	r3, #39	; 0x27
 8003266:	18fb      	adds	r3, r7, r3
 8003268:	2200      	movs	r2, #0
 800326a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003274:	2300      	movs	r3, #0
 8003276:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	2210      	movs	r2, #16
 8003280:	4013      	ands	r3, r2
 8003282:	d100      	bne.n	8003286 <I2C_IsErrorOccurred+0x2e>
 8003284:	e082      	b.n	800338c <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2210      	movs	r2, #16
 800328c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800328e:	e060      	b.n	8003352 <I2C_IsErrorOccurred+0xfa>
 8003290:	2427      	movs	r4, #39	; 0x27
 8003292:	193b      	adds	r3, r7, r4
 8003294:	193a      	adds	r2, r7, r4
 8003296:	7812      	ldrb	r2, [r2, #0]
 8003298:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	3301      	adds	r3, #1
 800329e:	d058      	beq.n	8003352 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80032a0:	f7fe fb0a 	bl	80018b8 <HAL_GetTick>
 80032a4:	0002      	movs	r2, r0
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d306      	bcc.n	80032be <I2C_IsErrorOccurred+0x66>
 80032b0:	193b      	adds	r3, r7, r4
 80032b2:	193a      	adds	r2, r7, r4
 80032b4:	7812      	ldrb	r2, [r2, #0]
 80032b6:	701a      	strb	r2, [r3, #0]
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d149      	bne.n	8003352 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	685a      	ldr	r2, [r3, #4]
 80032c4:	2380      	movs	r3, #128	; 0x80
 80032c6:	01db      	lsls	r3, r3, #7
 80032c8:	4013      	ands	r3, r2
 80032ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80032cc:	2013      	movs	r0, #19
 80032ce:	183b      	adds	r3, r7, r0
 80032d0:	68fa      	ldr	r2, [r7, #12]
 80032d2:	2142      	movs	r1, #66	; 0x42
 80032d4:	5c52      	ldrb	r2, [r2, r1]
 80032d6:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	699a      	ldr	r2, [r3, #24]
 80032de:	2380      	movs	r3, #128	; 0x80
 80032e0:	021b      	lsls	r3, r3, #8
 80032e2:	401a      	ands	r2, r3
 80032e4:	2380      	movs	r3, #128	; 0x80
 80032e6:	021b      	lsls	r3, r3, #8
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d126      	bne.n	800333a <I2C_IsErrorOccurred+0xe2>
 80032ec:	697a      	ldr	r2, [r7, #20]
 80032ee:	2380      	movs	r3, #128	; 0x80
 80032f0:	01db      	lsls	r3, r3, #7
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d021      	beq.n	800333a <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 80032f6:	183b      	adds	r3, r7, r0
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	2b20      	cmp	r3, #32
 80032fc:	d01d      	beq.n	800333a <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	685a      	ldr	r2, [r3, #4]
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2180      	movs	r1, #128	; 0x80
 800330a:	01c9      	lsls	r1, r1, #7
 800330c:	430a      	orrs	r2, r1
 800330e:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003310:	f7fe fad2 	bl	80018b8 <HAL_GetTick>
 8003314:	0003      	movs	r3, r0
 8003316:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003318:	e00f      	b.n	800333a <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800331a:	f7fe facd 	bl	80018b8 <HAL_GetTick>
 800331e:	0002      	movs	r2, r0
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b19      	cmp	r3, #25
 8003326:	d908      	bls.n	800333a <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003328:	6a3b      	ldr	r3, [r7, #32]
 800332a:	2220      	movs	r2, #32
 800332c:	4313      	orrs	r3, r2
 800332e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003330:	2327      	movs	r3, #39	; 0x27
 8003332:	18fb      	adds	r3, r7, r3
 8003334:	2201      	movs	r2, #1
 8003336:	701a      	strb	r2, [r3, #0]

              break;
 8003338:	e00b      	b.n	8003352 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	2220      	movs	r2, #32
 8003342:	4013      	ands	r3, r2
 8003344:	2127      	movs	r1, #39	; 0x27
 8003346:	187a      	adds	r2, r7, r1
 8003348:	1879      	adds	r1, r7, r1
 800334a:	7809      	ldrb	r1, [r1, #0]
 800334c:	7011      	strb	r1, [r2, #0]
 800334e:	2b20      	cmp	r3, #32
 8003350:	d1e3      	bne.n	800331a <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	2220      	movs	r2, #32
 800335a:	4013      	ands	r3, r2
 800335c:	2b20      	cmp	r3, #32
 800335e:	d004      	beq.n	800336a <I2C_IsErrorOccurred+0x112>
 8003360:	2327      	movs	r3, #39	; 0x27
 8003362:	18fb      	adds	r3, r7, r3
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d092      	beq.n	8003290 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800336a:	2327      	movs	r3, #39	; 0x27
 800336c:	18fb      	adds	r3, r7, r3
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d103      	bne.n	800337c <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2220      	movs	r2, #32
 800337a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800337c:	6a3b      	ldr	r3, [r7, #32]
 800337e:	2204      	movs	r2, #4
 8003380:	4313      	orrs	r3, r2
 8003382:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003384:	2327      	movs	r3, #39	; 0x27
 8003386:	18fb      	adds	r3, r7, r3
 8003388:	2201      	movs	r2, #1
 800338a:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	699b      	ldr	r3, [r3, #24]
 8003392:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003394:	69ba      	ldr	r2, [r7, #24]
 8003396:	2380      	movs	r3, #128	; 0x80
 8003398:	005b      	lsls	r3, r3, #1
 800339a:	4013      	ands	r3, r2
 800339c:	d00c      	beq.n	80033b8 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800339e:	6a3b      	ldr	r3, [r7, #32]
 80033a0:	2201      	movs	r2, #1
 80033a2:	4313      	orrs	r3, r2
 80033a4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2280      	movs	r2, #128	; 0x80
 80033ac:	0052      	lsls	r2, r2, #1
 80033ae:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80033b0:	2327      	movs	r3, #39	; 0x27
 80033b2:	18fb      	adds	r3, r7, r3
 80033b4:	2201      	movs	r2, #1
 80033b6:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	2380      	movs	r3, #128	; 0x80
 80033bc:	00db      	lsls	r3, r3, #3
 80033be:	4013      	ands	r3, r2
 80033c0:	d00c      	beq.n	80033dc <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80033c2:	6a3b      	ldr	r3, [r7, #32]
 80033c4:	2208      	movs	r2, #8
 80033c6:	4313      	orrs	r3, r2
 80033c8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2280      	movs	r2, #128	; 0x80
 80033d0:	00d2      	lsls	r2, r2, #3
 80033d2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80033d4:	2327      	movs	r3, #39	; 0x27
 80033d6:	18fb      	adds	r3, r7, r3
 80033d8:	2201      	movs	r2, #1
 80033da:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80033dc:	69ba      	ldr	r2, [r7, #24]
 80033de:	2380      	movs	r3, #128	; 0x80
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	4013      	ands	r3, r2
 80033e4:	d00c      	beq.n	8003400 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80033e6:	6a3b      	ldr	r3, [r7, #32]
 80033e8:	2202      	movs	r2, #2
 80033ea:	4313      	orrs	r3, r2
 80033ec:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2280      	movs	r2, #128	; 0x80
 80033f4:	0092      	lsls	r2, r2, #2
 80033f6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80033f8:	2327      	movs	r3, #39	; 0x27
 80033fa:	18fb      	adds	r3, r7, r3
 80033fc:	2201      	movs	r2, #1
 80033fe:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8003400:	2327      	movs	r3, #39	; 0x27
 8003402:	18fb      	adds	r3, r7, r3
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d01d      	beq.n	8003446 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	0018      	movs	r0, r3
 800340e:	f7ff fe1f 	bl	8003050 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	490d      	ldr	r1, [pc, #52]	; (8003454 <I2C_IsErrorOccurred+0x1fc>)
 800341e:	400a      	ands	r2, r1
 8003420:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003426:	6a3b      	ldr	r3, [r7, #32]
 8003428:	431a      	orrs	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2241      	movs	r2, #65	; 0x41
 8003432:	2120      	movs	r1, #32
 8003434:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2242      	movs	r2, #66	; 0x42
 800343a:	2100      	movs	r1, #0
 800343c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2240      	movs	r2, #64	; 0x40
 8003442:	2100      	movs	r1, #0
 8003444:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8003446:	2327      	movs	r3, #39	; 0x27
 8003448:	18fb      	adds	r3, r7, r3
 800344a:	781b      	ldrb	r3, [r3, #0]
}
 800344c:	0018      	movs	r0, r3
 800344e:	46bd      	mov	sp, r7
 8003450:	b00b      	add	sp, #44	; 0x2c
 8003452:	bd90      	pop	{r4, r7, pc}
 8003454:	fe00e800 	.word	0xfe00e800

08003458 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003458:	b590      	push	{r4, r7, lr}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	0008      	movs	r0, r1
 8003462:	0011      	movs	r1, r2
 8003464:	607b      	str	r3, [r7, #4]
 8003466:	240a      	movs	r4, #10
 8003468:	193b      	adds	r3, r7, r4
 800346a:	1c02      	adds	r2, r0, #0
 800346c:	801a      	strh	r2, [r3, #0]
 800346e:	2009      	movs	r0, #9
 8003470:	183b      	adds	r3, r7, r0
 8003472:	1c0a      	adds	r2, r1, #0
 8003474:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003476:	193b      	adds	r3, r7, r4
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	059b      	lsls	r3, r3, #22
 800347c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800347e:	183b      	adds	r3, r7, r0
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	0419      	lsls	r1, r3, #16
 8003484:	23ff      	movs	r3, #255	; 0xff
 8003486:	041b      	lsls	r3, r3, #16
 8003488:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800348a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003492:	4313      	orrs	r3, r2
 8003494:	005b      	lsls	r3, r3, #1
 8003496:	085b      	lsrs	r3, r3, #1
 8003498:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034a2:	0d51      	lsrs	r1, r2, #21
 80034a4:	2280      	movs	r2, #128	; 0x80
 80034a6:	00d2      	lsls	r2, r2, #3
 80034a8:	400a      	ands	r2, r1
 80034aa:	4907      	ldr	r1, [pc, #28]	; (80034c8 <I2C_TransferConfig+0x70>)
 80034ac:	430a      	orrs	r2, r1
 80034ae:	43d2      	mvns	r2, r2
 80034b0:	401a      	ands	r2, r3
 80034b2:	0011      	movs	r1, r2
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	697a      	ldr	r2, [r7, #20]
 80034ba:	430a      	orrs	r2, r1
 80034bc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80034be:	46c0      	nop			; (mov r8, r8)
 80034c0:	46bd      	mov	sp, r7
 80034c2:	b007      	add	sp, #28
 80034c4:	bd90      	pop	{r4, r7, pc}
 80034c6:	46c0      	nop			; (mov r8, r8)
 80034c8:	03ff63ff 	.word	0x03ff63ff

080034cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b082      	sub	sp, #8
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2241      	movs	r2, #65	; 0x41
 80034da:	5c9b      	ldrb	r3, [r3, r2]
 80034dc:	b2db      	uxtb	r3, r3
 80034de:	2b20      	cmp	r3, #32
 80034e0:	d138      	bne.n	8003554 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2240      	movs	r2, #64	; 0x40
 80034e6:	5c9b      	ldrb	r3, [r3, r2]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d101      	bne.n	80034f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80034ec:	2302      	movs	r3, #2
 80034ee:	e032      	b.n	8003556 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2240      	movs	r2, #64	; 0x40
 80034f4:	2101      	movs	r1, #1
 80034f6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2241      	movs	r2, #65	; 0x41
 80034fc:	2124      	movs	r1, #36	; 0x24
 80034fe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2101      	movs	r1, #1
 800350c:	438a      	bics	r2, r1
 800350e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4911      	ldr	r1, [pc, #68]	; (8003560 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800351c:	400a      	ands	r2, r1
 800351e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	6819      	ldr	r1, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	430a      	orrs	r2, r1
 800352e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681a      	ldr	r2, [r3, #0]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	2101      	movs	r1, #1
 800353c:	430a      	orrs	r2, r1
 800353e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2241      	movs	r2, #65	; 0x41
 8003544:	2120      	movs	r1, #32
 8003546:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2240      	movs	r2, #64	; 0x40
 800354c:	2100      	movs	r1, #0
 800354e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003550:	2300      	movs	r3, #0
 8003552:	e000      	b.n	8003556 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003554:	2302      	movs	r3, #2
  }
}
 8003556:	0018      	movs	r0, r3
 8003558:	46bd      	mov	sp, r7
 800355a:	b002      	add	sp, #8
 800355c:	bd80      	pop	{r7, pc}
 800355e:	46c0      	nop			; (mov r8, r8)
 8003560:	ffffefff 	.word	0xffffefff

08003564 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2241      	movs	r2, #65	; 0x41
 8003572:	5c9b      	ldrb	r3, [r3, r2]
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b20      	cmp	r3, #32
 8003578:	d139      	bne.n	80035ee <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2240      	movs	r2, #64	; 0x40
 800357e:	5c9b      	ldrb	r3, [r3, r2]
 8003580:	2b01      	cmp	r3, #1
 8003582:	d101      	bne.n	8003588 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003584:	2302      	movs	r3, #2
 8003586:	e033      	b.n	80035f0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2240      	movs	r2, #64	; 0x40
 800358c:	2101      	movs	r1, #1
 800358e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2241      	movs	r2, #65	; 0x41
 8003594:	2124      	movs	r1, #36	; 0x24
 8003596:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2101      	movs	r1, #1
 80035a4:	438a      	bics	r2, r1
 80035a6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	4a11      	ldr	r2, [pc, #68]	; (80035f8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80035b4:	4013      	ands	r3, r2
 80035b6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	021b      	lsls	r3, r3, #8
 80035bc:	68fa      	ldr	r2, [r7, #12]
 80035be:	4313      	orrs	r3, r2
 80035c0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2101      	movs	r1, #1
 80035d6:	430a      	orrs	r2, r1
 80035d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2241      	movs	r2, #65	; 0x41
 80035de:	2120      	movs	r1, #32
 80035e0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2240      	movs	r2, #64	; 0x40
 80035e6:	2100      	movs	r1, #0
 80035e8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80035ea:	2300      	movs	r3, #0
 80035ec:	e000      	b.n	80035f0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80035ee:	2302      	movs	r3, #2
  }
}
 80035f0:	0018      	movs	r0, r3
 80035f2:	46bd      	mov	sp, r7
 80035f4:	b004      	add	sp, #16
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	fffff0ff 	.word	0xfffff0ff

080035fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003604:	4b19      	ldr	r3, [pc, #100]	; (800366c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4a19      	ldr	r2, [pc, #100]	; (8003670 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800360a:	4013      	ands	r3, r2
 800360c:	0019      	movs	r1, r3
 800360e:	4b17      	ldr	r3, [pc, #92]	; (800366c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	430a      	orrs	r2, r1
 8003614:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	2380      	movs	r3, #128	; 0x80
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	429a      	cmp	r2, r3
 800361e:	d11f      	bne.n	8003660 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003620:	4b14      	ldr	r3, [pc, #80]	; (8003674 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	0013      	movs	r3, r2
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	189b      	adds	r3, r3, r2
 800362a:	005b      	lsls	r3, r3, #1
 800362c:	4912      	ldr	r1, [pc, #72]	; (8003678 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800362e:	0018      	movs	r0, r3
 8003630:	f7fc fd7a 	bl	8000128 <__udivsi3>
 8003634:	0003      	movs	r3, r0
 8003636:	3301      	adds	r3, #1
 8003638:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800363a:	e008      	b.n	800364e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d003      	beq.n	800364a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	3b01      	subs	r3, #1
 8003646:	60fb      	str	r3, [r7, #12]
 8003648:	e001      	b.n	800364e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e009      	b.n	8003662 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800364e:	4b07      	ldr	r3, [pc, #28]	; (800366c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003650:	695a      	ldr	r2, [r3, #20]
 8003652:	2380      	movs	r3, #128	; 0x80
 8003654:	00db      	lsls	r3, r3, #3
 8003656:	401a      	ands	r2, r3
 8003658:	2380      	movs	r3, #128	; 0x80
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	429a      	cmp	r2, r3
 800365e:	d0ed      	beq.n	800363c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	0018      	movs	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	b004      	add	sp, #16
 8003668:	bd80      	pop	{r7, pc}
 800366a:	46c0      	nop			; (mov r8, r8)
 800366c:	40007000 	.word	0x40007000
 8003670:	fffff9ff 	.word	0xfffff9ff
 8003674:	20000000 	.word	0x20000000
 8003678:	000f4240 	.word	0x000f4240

0800367c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8003680:	4b03      	ldr	r3, [pc, #12]	; (8003690 <LL_RCC_GetAPB1Prescaler+0x14>)
 8003682:	689a      	ldr	r2, [r3, #8]
 8003684:	23e0      	movs	r3, #224	; 0xe0
 8003686:	01db      	lsls	r3, r3, #7
 8003688:	4013      	ands	r3, r2
}
 800368a:	0018      	movs	r0, r3
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40021000 	.word	0x40021000

08003694 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b088      	sub	sp, #32
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e2fe      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2201      	movs	r2, #1
 80036ac:	4013      	ands	r3, r2
 80036ae:	d100      	bne.n	80036b2 <HAL_RCC_OscConfig+0x1e>
 80036b0:	e07c      	b.n	80037ac <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036b2:	4bc3      	ldr	r3, [pc, #780]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	2238      	movs	r2, #56	; 0x38
 80036b8:	4013      	ands	r3, r2
 80036ba:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036bc:	4bc0      	ldr	r3, [pc, #768]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	2203      	movs	r2, #3
 80036c2:	4013      	ands	r3, r2
 80036c4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	2b10      	cmp	r3, #16
 80036ca:	d102      	bne.n	80036d2 <HAL_RCC_OscConfig+0x3e>
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	2b03      	cmp	r3, #3
 80036d0:	d002      	beq.n	80036d8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	2b08      	cmp	r3, #8
 80036d6:	d10b      	bne.n	80036f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036d8:	4bb9      	ldr	r3, [pc, #740]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	2380      	movs	r3, #128	; 0x80
 80036de:	029b      	lsls	r3, r3, #10
 80036e0:	4013      	ands	r3, r2
 80036e2:	d062      	beq.n	80037aa <HAL_RCC_OscConfig+0x116>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d15e      	bne.n	80037aa <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e2d9      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685a      	ldr	r2, [r3, #4]
 80036f4:	2380      	movs	r3, #128	; 0x80
 80036f6:	025b      	lsls	r3, r3, #9
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d107      	bne.n	800370c <HAL_RCC_OscConfig+0x78>
 80036fc:	4bb0      	ldr	r3, [pc, #704]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	4baf      	ldr	r3, [pc, #700]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003702:	2180      	movs	r1, #128	; 0x80
 8003704:	0249      	lsls	r1, r1, #9
 8003706:	430a      	orrs	r2, r1
 8003708:	601a      	str	r2, [r3, #0]
 800370a:	e020      	b.n	800374e <HAL_RCC_OscConfig+0xba>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685a      	ldr	r2, [r3, #4]
 8003710:	23a0      	movs	r3, #160	; 0xa0
 8003712:	02db      	lsls	r3, r3, #11
 8003714:	429a      	cmp	r2, r3
 8003716:	d10e      	bne.n	8003736 <HAL_RCC_OscConfig+0xa2>
 8003718:	4ba9      	ldr	r3, [pc, #676]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	4ba8      	ldr	r3, [pc, #672]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 800371e:	2180      	movs	r1, #128	; 0x80
 8003720:	02c9      	lsls	r1, r1, #11
 8003722:	430a      	orrs	r2, r1
 8003724:	601a      	str	r2, [r3, #0]
 8003726:	4ba6      	ldr	r3, [pc, #664]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	4ba5      	ldr	r3, [pc, #660]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 800372c:	2180      	movs	r1, #128	; 0x80
 800372e:	0249      	lsls	r1, r1, #9
 8003730:	430a      	orrs	r2, r1
 8003732:	601a      	str	r2, [r3, #0]
 8003734:	e00b      	b.n	800374e <HAL_RCC_OscConfig+0xba>
 8003736:	4ba2      	ldr	r3, [pc, #648]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	4ba1      	ldr	r3, [pc, #644]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 800373c:	49a1      	ldr	r1, [pc, #644]	; (80039c4 <HAL_RCC_OscConfig+0x330>)
 800373e:	400a      	ands	r2, r1
 8003740:	601a      	str	r2, [r3, #0]
 8003742:	4b9f      	ldr	r3, [pc, #636]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	4b9e      	ldr	r3, [pc, #632]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003748:	499f      	ldr	r1, [pc, #636]	; (80039c8 <HAL_RCC_OscConfig+0x334>)
 800374a:	400a      	ands	r2, r1
 800374c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d014      	beq.n	8003780 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003756:	f7fe f8af 	bl	80018b8 <HAL_GetTick>
 800375a:	0003      	movs	r3, r0
 800375c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800375e:	e008      	b.n	8003772 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003760:	f7fe f8aa 	bl	80018b8 <HAL_GetTick>
 8003764:	0002      	movs	r2, r0
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	2b64      	cmp	r3, #100	; 0x64
 800376c:	d901      	bls.n	8003772 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800376e:	2303      	movs	r3, #3
 8003770:	e298      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003772:	4b93      	ldr	r3, [pc, #588]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	2380      	movs	r3, #128	; 0x80
 8003778:	029b      	lsls	r3, r3, #10
 800377a:	4013      	ands	r3, r2
 800377c:	d0f0      	beq.n	8003760 <HAL_RCC_OscConfig+0xcc>
 800377e:	e015      	b.n	80037ac <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003780:	f7fe f89a 	bl	80018b8 <HAL_GetTick>
 8003784:	0003      	movs	r3, r0
 8003786:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003788:	e008      	b.n	800379c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800378a:	f7fe f895 	bl	80018b8 <HAL_GetTick>
 800378e:	0002      	movs	r2, r0
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	2b64      	cmp	r3, #100	; 0x64
 8003796:	d901      	bls.n	800379c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e283      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800379c:	4b88      	ldr	r3, [pc, #544]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	2380      	movs	r3, #128	; 0x80
 80037a2:	029b      	lsls	r3, r3, #10
 80037a4:	4013      	ands	r3, r2
 80037a6:	d1f0      	bne.n	800378a <HAL_RCC_OscConfig+0xf6>
 80037a8:	e000      	b.n	80037ac <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037aa:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2202      	movs	r2, #2
 80037b2:	4013      	ands	r3, r2
 80037b4:	d100      	bne.n	80037b8 <HAL_RCC_OscConfig+0x124>
 80037b6:	e099      	b.n	80038ec <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037b8:	4b81      	ldr	r3, [pc, #516]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	2238      	movs	r2, #56	; 0x38
 80037be:	4013      	ands	r3, r2
 80037c0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037c2:	4b7f      	ldr	r3, [pc, #508]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	2203      	movs	r2, #3
 80037c8:	4013      	ands	r3, r2
 80037ca:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	2b10      	cmp	r3, #16
 80037d0:	d102      	bne.n	80037d8 <HAL_RCC_OscConfig+0x144>
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d002      	beq.n	80037de <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d135      	bne.n	800384a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037de:	4b78      	ldr	r3, [pc, #480]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	2380      	movs	r3, #128	; 0x80
 80037e4:	00db      	lsls	r3, r3, #3
 80037e6:	4013      	ands	r3, r2
 80037e8:	d005      	beq.n	80037f6 <HAL_RCC_OscConfig+0x162>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e256      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037f6:	4b72      	ldr	r3, [pc, #456]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	4a74      	ldr	r2, [pc, #464]	; (80039cc <HAL_RCC_OscConfig+0x338>)
 80037fc:	4013      	ands	r3, r2
 80037fe:	0019      	movs	r1, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	021a      	lsls	r2, r3, #8
 8003806:	4b6e      	ldr	r3, [pc, #440]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003808:	430a      	orrs	r2, r1
 800380a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d112      	bne.n	8003838 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003812:	4b6b      	ldr	r3, [pc, #428]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a6e      	ldr	r2, [pc, #440]	; (80039d0 <HAL_RCC_OscConfig+0x33c>)
 8003818:	4013      	ands	r3, r2
 800381a:	0019      	movs	r1, r3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	691a      	ldr	r2, [r3, #16]
 8003820:	4b67      	ldr	r3, [pc, #412]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003822:	430a      	orrs	r2, r1
 8003824:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003826:	4b66      	ldr	r3, [pc, #408]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	0adb      	lsrs	r3, r3, #11
 800382c:	2207      	movs	r2, #7
 800382e:	4013      	ands	r3, r2
 8003830:	4a68      	ldr	r2, [pc, #416]	; (80039d4 <HAL_RCC_OscConfig+0x340>)
 8003832:	40da      	lsrs	r2, r3
 8003834:	4b68      	ldr	r3, [pc, #416]	; (80039d8 <HAL_RCC_OscConfig+0x344>)
 8003836:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003838:	4b68      	ldr	r3, [pc, #416]	; (80039dc <HAL_RCC_OscConfig+0x348>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	0018      	movs	r0, r3
 800383e:	f7fd ffdf 	bl	8001800 <HAL_InitTick>
 8003842:	1e03      	subs	r3, r0, #0
 8003844:	d051      	beq.n	80038ea <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8003846:	2301      	movs	r3, #1
 8003848:	e22c      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d030      	beq.n	80038b4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003852:	4b5b      	ldr	r3, [pc, #364]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a5e      	ldr	r2, [pc, #376]	; (80039d0 <HAL_RCC_OscConfig+0x33c>)
 8003858:	4013      	ands	r3, r2
 800385a:	0019      	movs	r1, r3
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	691a      	ldr	r2, [r3, #16]
 8003860:	4b57      	ldr	r3, [pc, #348]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003862:	430a      	orrs	r2, r1
 8003864:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8003866:	4b56      	ldr	r3, [pc, #344]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	4b55      	ldr	r3, [pc, #340]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 800386c:	2180      	movs	r1, #128	; 0x80
 800386e:	0049      	lsls	r1, r1, #1
 8003870:	430a      	orrs	r2, r1
 8003872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003874:	f7fe f820 	bl	80018b8 <HAL_GetTick>
 8003878:	0003      	movs	r3, r0
 800387a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800387c:	e008      	b.n	8003890 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800387e:	f7fe f81b 	bl	80018b8 <HAL_GetTick>
 8003882:	0002      	movs	r2, r0
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d901      	bls.n	8003890 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e209      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003890:	4b4b      	ldr	r3, [pc, #300]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	2380      	movs	r3, #128	; 0x80
 8003896:	00db      	lsls	r3, r3, #3
 8003898:	4013      	ands	r3, r2
 800389a:	d0f0      	beq.n	800387e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800389c:	4b48      	ldr	r3, [pc, #288]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	4a4a      	ldr	r2, [pc, #296]	; (80039cc <HAL_RCC_OscConfig+0x338>)
 80038a2:	4013      	ands	r3, r2
 80038a4:	0019      	movs	r1, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	021a      	lsls	r2, r3, #8
 80038ac:	4b44      	ldr	r3, [pc, #272]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80038ae:	430a      	orrs	r2, r1
 80038b0:	605a      	str	r2, [r3, #4]
 80038b2:	e01b      	b.n	80038ec <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80038b4:	4b42      	ldr	r3, [pc, #264]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	4b41      	ldr	r3, [pc, #260]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80038ba:	4949      	ldr	r1, [pc, #292]	; (80039e0 <HAL_RCC_OscConfig+0x34c>)
 80038bc:	400a      	ands	r2, r1
 80038be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038c0:	f7fd fffa 	bl	80018b8 <HAL_GetTick>
 80038c4:	0003      	movs	r3, r0
 80038c6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038c8:	e008      	b.n	80038dc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038ca:	f7fd fff5 	bl	80018b8 <HAL_GetTick>
 80038ce:	0002      	movs	r2, r0
 80038d0:	693b      	ldr	r3, [r7, #16]
 80038d2:	1ad3      	subs	r3, r2, r3
 80038d4:	2b02      	cmp	r3, #2
 80038d6:	d901      	bls.n	80038dc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e1e3      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038dc:	4b38      	ldr	r3, [pc, #224]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	2380      	movs	r3, #128	; 0x80
 80038e2:	00db      	lsls	r3, r3, #3
 80038e4:	4013      	ands	r3, r2
 80038e6:	d1f0      	bne.n	80038ca <HAL_RCC_OscConfig+0x236>
 80038e8:	e000      	b.n	80038ec <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80038ea:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	2208      	movs	r2, #8
 80038f2:	4013      	ands	r3, r2
 80038f4:	d047      	beq.n	8003986 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80038f6:	4b32      	ldr	r3, [pc, #200]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	2238      	movs	r2, #56	; 0x38
 80038fc:	4013      	ands	r3, r2
 80038fe:	2b18      	cmp	r3, #24
 8003900:	d10a      	bne.n	8003918 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8003902:	4b2f      	ldr	r3, [pc, #188]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003904:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003906:	2202      	movs	r2, #2
 8003908:	4013      	ands	r3, r2
 800390a:	d03c      	beq.n	8003986 <HAL_RCC_OscConfig+0x2f2>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d138      	bne.n	8003986 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e1c5      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	699b      	ldr	r3, [r3, #24]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d019      	beq.n	8003954 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003920:	4b27      	ldr	r3, [pc, #156]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003922:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003924:	4b26      	ldr	r3, [pc, #152]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003926:	2101      	movs	r1, #1
 8003928:	430a      	orrs	r2, r1
 800392a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392c:	f7fd ffc4 	bl	80018b8 <HAL_GetTick>
 8003930:	0003      	movs	r3, r0
 8003932:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003934:	e008      	b.n	8003948 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003936:	f7fd ffbf 	bl	80018b8 <HAL_GetTick>
 800393a:	0002      	movs	r2, r0
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d901      	bls.n	8003948 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e1ad      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003948:	4b1d      	ldr	r3, [pc, #116]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 800394a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800394c:	2202      	movs	r2, #2
 800394e:	4013      	ands	r3, r2
 8003950:	d0f1      	beq.n	8003936 <HAL_RCC_OscConfig+0x2a2>
 8003952:	e018      	b.n	8003986 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8003954:	4b1a      	ldr	r3, [pc, #104]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 8003956:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003958:	4b19      	ldr	r3, [pc, #100]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 800395a:	2101      	movs	r1, #1
 800395c:	438a      	bics	r2, r1
 800395e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003960:	f7fd ffaa 	bl	80018b8 <HAL_GetTick>
 8003964:	0003      	movs	r3, r0
 8003966:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800396a:	f7fd ffa5 	bl	80018b8 <HAL_GetTick>
 800396e:	0002      	movs	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e193      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800397c:	4b10      	ldr	r3, [pc, #64]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 800397e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003980:	2202      	movs	r2, #2
 8003982:	4013      	ands	r3, r2
 8003984:	d1f1      	bne.n	800396a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2204      	movs	r2, #4
 800398c:	4013      	ands	r3, r2
 800398e:	d100      	bne.n	8003992 <HAL_RCC_OscConfig+0x2fe>
 8003990:	e0c6      	b.n	8003b20 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003992:	231f      	movs	r3, #31
 8003994:	18fb      	adds	r3, r7, r3
 8003996:	2200      	movs	r2, #0
 8003998:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800399a:	4b09      	ldr	r3, [pc, #36]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	2238      	movs	r2, #56	; 0x38
 80039a0:	4013      	ands	r3, r2
 80039a2:	2b20      	cmp	r3, #32
 80039a4:	d11e      	bne.n	80039e4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80039a6:	4b06      	ldr	r3, [pc, #24]	; (80039c0 <HAL_RCC_OscConfig+0x32c>)
 80039a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039aa:	2202      	movs	r2, #2
 80039ac:	4013      	ands	r3, r2
 80039ae:	d100      	bne.n	80039b2 <HAL_RCC_OscConfig+0x31e>
 80039b0:	e0b6      	b.n	8003b20 <HAL_RCC_OscConfig+0x48c>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d000      	beq.n	80039bc <HAL_RCC_OscConfig+0x328>
 80039ba:	e0b1      	b.n	8003b20 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e171      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
 80039c0:	40021000 	.word	0x40021000
 80039c4:	fffeffff 	.word	0xfffeffff
 80039c8:	fffbffff 	.word	0xfffbffff
 80039cc:	ffff80ff 	.word	0xffff80ff
 80039d0:	ffffc7ff 	.word	0xffffc7ff
 80039d4:	00f42400 	.word	0x00f42400
 80039d8:	20000000 	.word	0x20000000
 80039dc:	20000004 	.word	0x20000004
 80039e0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039e4:	4bb1      	ldr	r3, [pc, #708]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 80039e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039e8:	2380      	movs	r3, #128	; 0x80
 80039ea:	055b      	lsls	r3, r3, #21
 80039ec:	4013      	ands	r3, r2
 80039ee:	d101      	bne.n	80039f4 <HAL_RCC_OscConfig+0x360>
 80039f0:	2301      	movs	r3, #1
 80039f2:	e000      	b.n	80039f6 <HAL_RCC_OscConfig+0x362>
 80039f4:	2300      	movs	r3, #0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d011      	beq.n	8003a1e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80039fa:	4bac      	ldr	r3, [pc, #688]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 80039fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039fe:	4bab      	ldr	r3, [pc, #684]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003a00:	2180      	movs	r1, #128	; 0x80
 8003a02:	0549      	lsls	r1, r1, #21
 8003a04:	430a      	orrs	r2, r1
 8003a06:	63da      	str	r2, [r3, #60]	; 0x3c
 8003a08:	4ba8      	ldr	r3, [pc, #672]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003a0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a0c:	2380      	movs	r3, #128	; 0x80
 8003a0e:	055b      	lsls	r3, r3, #21
 8003a10:	4013      	ands	r3, r2
 8003a12:	60fb      	str	r3, [r7, #12]
 8003a14:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8003a16:	231f      	movs	r3, #31
 8003a18:	18fb      	adds	r3, r7, r3
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a1e:	4ba4      	ldr	r3, [pc, #656]	; (8003cb0 <HAL_RCC_OscConfig+0x61c>)
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	2380      	movs	r3, #128	; 0x80
 8003a24:	005b      	lsls	r3, r3, #1
 8003a26:	4013      	ands	r3, r2
 8003a28:	d11a      	bne.n	8003a60 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a2a:	4ba1      	ldr	r3, [pc, #644]	; (8003cb0 <HAL_RCC_OscConfig+0x61c>)
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	4ba0      	ldr	r3, [pc, #640]	; (8003cb0 <HAL_RCC_OscConfig+0x61c>)
 8003a30:	2180      	movs	r1, #128	; 0x80
 8003a32:	0049      	lsls	r1, r1, #1
 8003a34:	430a      	orrs	r2, r1
 8003a36:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8003a38:	f7fd ff3e 	bl	80018b8 <HAL_GetTick>
 8003a3c:	0003      	movs	r3, r0
 8003a3e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a40:	e008      	b.n	8003a54 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a42:	f7fd ff39 	bl	80018b8 <HAL_GetTick>
 8003a46:	0002      	movs	r2, r0
 8003a48:	693b      	ldr	r3, [r7, #16]
 8003a4a:	1ad3      	subs	r3, r2, r3
 8003a4c:	2b02      	cmp	r3, #2
 8003a4e:	d901      	bls.n	8003a54 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e127      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a54:	4b96      	ldr	r3, [pc, #600]	; (8003cb0 <HAL_RCC_OscConfig+0x61c>)
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	2380      	movs	r3, #128	; 0x80
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	d0f0      	beq.n	8003a42 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	689b      	ldr	r3, [r3, #8]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d106      	bne.n	8003a76 <HAL_RCC_OscConfig+0x3e2>
 8003a68:	4b90      	ldr	r3, [pc, #576]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003a6a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003a6c:	4b8f      	ldr	r3, [pc, #572]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003a6e:	2101      	movs	r1, #1
 8003a70:	430a      	orrs	r2, r1
 8003a72:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a74:	e01c      	b.n	8003ab0 <HAL_RCC_OscConfig+0x41c>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	2b05      	cmp	r3, #5
 8003a7c:	d10c      	bne.n	8003a98 <HAL_RCC_OscConfig+0x404>
 8003a7e:	4b8b      	ldr	r3, [pc, #556]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003a80:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003a82:	4b8a      	ldr	r3, [pc, #552]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003a84:	2104      	movs	r1, #4
 8003a86:	430a      	orrs	r2, r1
 8003a88:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a8a:	4b88      	ldr	r3, [pc, #544]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003a8c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003a8e:	4b87      	ldr	r3, [pc, #540]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003a90:	2101      	movs	r1, #1
 8003a92:	430a      	orrs	r2, r1
 8003a94:	65da      	str	r2, [r3, #92]	; 0x5c
 8003a96:	e00b      	b.n	8003ab0 <HAL_RCC_OscConfig+0x41c>
 8003a98:	4b84      	ldr	r3, [pc, #528]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003a9a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003a9c:	4b83      	ldr	r3, [pc, #524]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	438a      	bics	r2, r1
 8003aa2:	65da      	str	r2, [r3, #92]	; 0x5c
 8003aa4:	4b81      	ldr	r3, [pc, #516]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003aa6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003aa8:	4b80      	ldr	r3, [pc, #512]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003aaa:	2104      	movs	r1, #4
 8003aac:	438a      	bics	r2, r1
 8003aae:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d014      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab8:	f7fd fefe 	bl	80018b8 <HAL_GetTick>
 8003abc:	0003      	movs	r3, r0
 8003abe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ac0:	e009      	b.n	8003ad6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ac2:	f7fd fef9 	bl	80018b8 <HAL_GetTick>
 8003ac6:	0002      	movs	r2, r0
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	4a79      	ldr	r2, [pc, #484]	; (8003cb4 <HAL_RCC_OscConfig+0x620>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e0e6      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ad6:	4b75      	ldr	r3, [pc, #468]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ada:	2202      	movs	r2, #2
 8003adc:	4013      	ands	r3, r2
 8003ade:	d0f0      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x42e>
 8003ae0:	e013      	b.n	8003b0a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ae2:	f7fd fee9 	bl	80018b8 <HAL_GetTick>
 8003ae6:	0003      	movs	r3, r0
 8003ae8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003aea:	e009      	b.n	8003b00 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003aec:	f7fd fee4 	bl	80018b8 <HAL_GetTick>
 8003af0:	0002      	movs	r2, r0
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	4a6f      	ldr	r2, [pc, #444]	; (8003cb4 <HAL_RCC_OscConfig+0x620>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d901      	bls.n	8003b00 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e0d1      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b00:	4b6a      	ldr	r3, [pc, #424]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b04:	2202      	movs	r2, #2
 8003b06:	4013      	ands	r3, r2
 8003b08:	d1f0      	bne.n	8003aec <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003b0a:	231f      	movs	r3, #31
 8003b0c:	18fb      	adds	r3, r7, r3
 8003b0e:	781b      	ldrb	r3, [r3, #0]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d105      	bne.n	8003b20 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003b14:	4b65      	ldr	r3, [pc, #404]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003b16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003b18:	4b64      	ldr	r3, [pc, #400]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003b1a:	4967      	ldr	r1, [pc, #412]	; (8003cb8 <HAL_RCC_OscConfig+0x624>)
 8003b1c:	400a      	ands	r2, r1
 8003b1e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	69db      	ldr	r3, [r3, #28]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d100      	bne.n	8003b2a <HAL_RCC_OscConfig+0x496>
 8003b28:	e0bb      	b.n	8003ca2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b2a:	4b60      	ldr	r3, [pc, #384]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003b2c:	689b      	ldr	r3, [r3, #8]
 8003b2e:	2238      	movs	r2, #56	; 0x38
 8003b30:	4013      	ands	r3, r2
 8003b32:	2b10      	cmp	r3, #16
 8003b34:	d100      	bne.n	8003b38 <HAL_RCC_OscConfig+0x4a4>
 8003b36:	e07b      	b.n	8003c30 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	69db      	ldr	r3, [r3, #28]
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d156      	bne.n	8003bee <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b40:	4b5a      	ldr	r3, [pc, #360]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	4b59      	ldr	r3, [pc, #356]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003b46:	495d      	ldr	r1, [pc, #372]	; (8003cbc <HAL_RCC_OscConfig+0x628>)
 8003b48:	400a      	ands	r2, r1
 8003b4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b4c:	f7fd feb4 	bl	80018b8 <HAL_GetTick>
 8003b50:	0003      	movs	r3, r0
 8003b52:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b54:	e008      	b.n	8003b68 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b56:	f7fd feaf 	bl	80018b8 <HAL_GetTick>
 8003b5a:	0002      	movs	r2, r0
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d901      	bls.n	8003b68 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e09d      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b68:	4b50      	ldr	r3, [pc, #320]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	2380      	movs	r3, #128	; 0x80
 8003b6e:	049b      	lsls	r3, r3, #18
 8003b70:	4013      	ands	r3, r2
 8003b72:	d1f0      	bne.n	8003b56 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b74:	4b4d      	ldr	r3, [pc, #308]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	4a51      	ldr	r2, [pc, #324]	; (8003cc0 <HAL_RCC_OscConfig+0x62c>)
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	0019      	movs	r1, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a1a      	ldr	r2, [r3, #32]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b86:	431a      	orrs	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b8c:	021b      	lsls	r3, r3, #8
 8003b8e:	431a      	orrs	r2, r3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b94:	431a      	orrs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ba0:	431a      	orrs	r2, r3
 8003ba2:	4b42      	ldr	r3, [pc, #264]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ba8:	4b40      	ldr	r3, [pc, #256]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003baa:	681a      	ldr	r2, [r3, #0]
 8003bac:	4b3f      	ldr	r3, [pc, #252]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003bae:	2180      	movs	r1, #128	; 0x80
 8003bb0:	0449      	lsls	r1, r1, #17
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003bb6:	4b3d      	ldr	r3, [pc, #244]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003bb8:	68da      	ldr	r2, [r3, #12]
 8003bba:	4b3c      	ldr	r3, [pc, #240]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003bbc:	2180      	movs	r1, #128	; 0x80
 8003bbe:	0549      	lsls	r1, r1, #21
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bc4:	f7fd fe78 	bl	80018b8 <HAL_GetTick>
 8003bc8:	0003      	movs	r3, r0
 8003bca:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bcc:	e008      	b.n	8003be0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bce:	f7fd fe73 	bl	80018b8 <HAL_GetTick>
 8003bd2:	0002      	movs	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e061      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003be0:	4b32      	ldr	r3, [pc, #200]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	2380      	movs	r3, #128	; 0x80
 8003be6:	049b      	lsls	r3, r3, #18
 8003be8:	4013      	ands	r3, r2
 8003bea:	d0f0      	beq.n	8003bce <HAL_RCC_OscConfig+0x53a>
 8003bec:	e059      	b.n	8003ca2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bee:	4b2f      	ldr	r3, [pc, #188]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	4b2e      	ldr	r3, [pc, #184]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003bf4:	4931      	ldr	r1, [pc, #196]	; (8003cbc <HAL_RCC_OscConfig+0x628>)
 8003bf6:	400a      	ands	r2, r1
 8003bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bfa:	f7fd fe5d 	bl	80018b8 <HAL_GetTick>
 8003bfe:	0003      	movs	r3, r0
 8003c00:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c02:	e008      	b.n	8003c16 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c04:	f7fd fe58 	bl	80018b8 <HAL_GetTick>
 8003c08:	0002      	movs	r2, r0
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d901      	bls.n	8003c16 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8003c12:	2303      	movs	r3, #3
 8003c14:	e046      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003c16:	4b25      	ldr	r3, [pc, #148]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	2380      	movs	r3, #128	; 0x80
 8003c1c:	049b      	lsls	r3, r3, #18
 8003c1e:	4013      	ands	r3, r2
 8003c20:	d1f0      	bne.n	8003c04 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8003c22:	4b22      	ldr	r3, [pc, #136]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003c24:	68da      	ldr	r2, [r3, #12]
 8003c26:	4b21      	ldr	r3, [pc, #132]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003c28:	4926      	ldr	r1, [pc, #152]	; (8003cc4 <HAL_RCC_OscConfig+0x630>)
 8003c2a:	400a      	ands	r2, r1
 8003c2c:	60da      	str	r2, [r3, #12]
 8003c2e:	e038      	b.n	8003ca2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	69db      	ldr	r3, [r3, #28]
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d101      	bne.n	8003c3c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e033      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8003c3c:	4b1b      	ldr	r3, [pc, #108]	; (8003cac <HAL_RCC_OscConfig+0x618>)
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	2203      	movs	r2, #3
 8003c46:	401a      	ands	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a1b      	ldr	r3, [r3, #32]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d126      	bne.n	8003c9e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	2270      	movs	r2, #112	; 0x70
 8003c54:	401a      	ands	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d11f      	bne.n	8003c9e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c5e:	697a      	ldr	r2, [r7, #20]
 8003c60:	23fe      	movs	r3, #254	; 0xfe
 8003c62:	01db      	lsls	r3, r3, #7
 8003c64:	401a      	ands	r2, r3
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c6a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d116      	bne.n	8003c9e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	23f8      	movs	r3, #248	; 0xf8
 8003c74:	039b      	lsls	r3, r3, #14
 8003c76:	401a      	ands	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d10e      	bne.n	8003c9e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003c80:	697a      	ldr	r2, [r7, #20]
 8003c82:	23e0      	movs	r3, #224	; 0xe0
 8003c84:	051b      	lsls	r3, r3, #20
 8003c86:	401a      	ands	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d106      	bne.n	8003c9e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	0f5b      	lsrs	r3, r3, #29
 8003c94:	075a      	lsls	r2, r3, #29
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d001      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e000      	b.n	8003ca4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
}
 8003ca4:	0018      	movs	r0, r3
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	b008      	add	sp, #32
 8003caa:	bd80      	pop	{r7, pc}
 8003cac:	40021000 	.word	0x40021000
 8003cb0:	40007000 	.word	0x40007000
 8003cb4:	00001388 	.word	0x00001388
 8003cb8:	efffffff 	.word	0xefffffff
 8003cbc:	feffffff 	.word	0xfeffffff
 8003cc0:	11c1808c 	.word	0x11c1808c
 8003cc4:	eefefffc 	.word	0xeefefffc

08003cc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d101      	bne.n	8003cdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e0e9      	b.n	8003eb0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cdc:	4b76      	ldr	r3, [pc, #472]	; (8003eb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2207      	movs	r2, #7
 8003ce2:	4013      	ands	r3, r2
 8003ce4:	683a      	ldr	r2, [r7, #0]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d91e      	bls.n	8003d28 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cea:	4b73      	ldr	r3, [pc, #460]	; (8003eb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2207      	movs	r2, #7
 8003cf0:	4393      	bics	r3, r2
 8003cf2:	0019      	movs	r1, r3
 8003cf4:	4b70      	ldr	r3, [pc, #448]	; (8003eb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	430a      	orrs	r2, r1
 8003cfa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003cfc:	f7fd fddc 	bl	80018b8 <HAL_GetTick>
 8003d00:	0003      	movs	r3, r0
 8003d02:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d04:	e009      	b.n	8003d1a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d06:	f7fd fdd7 	bl	80018b8 <HAL_GetTick>
 8003d0a:	0002      	movs	r2, r0
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	4a6a      	ldr	r2, [pc, #424]	; (8003ebc <HAL_RCC_ClockConfig+0x1f4>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e0ca      	b.n	8003eb0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003d1a:	4b67      	ldr	r3, [pc, #412]	; (8003eb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2207      	movs	r2, #7
 8003d20:	4013      	ands	r3, r2
 8003d22:	683a      	ldr	r2, [r7, #0]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d1ee      	bne.n	8003d06 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2202      	movs	r2, #2
 8003d2e:	4013      	ands	r3, r2
 8003d30:	d015      	beq.n	8003d5e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	2204      	movs	r2, #4
 8003d38:	4013      	ands	r3, r2
 8003d3a:	d006      	beq.n	8003d4a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003d3c:	4b60      	ldr	r3, [pc, #384]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	4b5f      	ldr	r3, [pc, #380]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003d42:	21e0      	movs	r1, #224	; 0xe0
 8003d44:	01c9      	lsls	r1, r1, #7
 8003d46:	430a      	orrs	r2, r1
 8003d48:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d4a:	4b5d      	ldr	r3, [pc, #372]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	4a5d      	ldr	r2, [pc, #372]	; (8003ec4 <HAL_RCC_ClockConfig+0x1fc>)
 8003d50:	4013      	ands	r3, r2
 8003d52:	0019      	movs	r1, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	689a      	ldr	r2, [r3, #8]
 8003d58:	4b59      	ldr	r3, [pc, #356]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2201      	movs	r2, #1
 8003d64:	4013      	ands	r3, r2
 8003d66:	d057      	beq.n	8003e18 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d107      	bne.n	8003d80 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d70:	4b53      	ldr	r3, [pc, #332]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	2380      	movs	r3, #128	; 0x80
 8003d76:	029b      	lsls	r3, r3, #10
 8003d78:	4013      	ands	r3, r2
 8003d7a:	d12b      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e097      	b.n	8003eb0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d107      	bne.n	8003d98 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d88:	4b4d      	ldr	r3, [pc, #308]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	2380      	movs	r3, #128	; 0x80
 8003d8e:	049b      	lsls	r3, r3, #18
 8003d90:	4013      	ands	r3, r2
 8003d92:	d11f      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e08b      	b.n	8003eb0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d107      	bne.n	8003db0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003da0:	4b47      	ldr	r3, [pc, #284]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	2380      	movs	r3, #128	; 0x80
 8003da6:	00db      	lsls	r3, r3, #3
 8003da8:	4013      	ands	r3, r2
 8003daa:	d113      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e07f      	b.n	8003eb0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	2b03      	cmp	r3, #3
 8003db6:	d106      	bne.n	8003dc6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003db8:	4b41      	ldr	r3, [pc, #260]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003dba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	d108      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e074      	b.n	8003eb0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dc6:	4b3e      	ldr	r3, [pc, #248]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003dc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dca:	2202      	movs	r2, #2
 8003dcc:	4013      	ands	r3, r2
 8003dce:	d101      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e06d      	b.n	8003eb0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003dd4:	4b3a      	ldr	r3, [pc, #232]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	2207      	movs	r2, #7
 8003dda:	4393      	bics	r3, r2
 8003ddc:	0019      	movs	r1, r3
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685a      	ldr	r2, [r3, #4]
 8003de2:	4b37      	ldr	r3, [pc, #220]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003de4:	430a      	orrs	r2, r1
 8003de6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003de8:	f7fd fd66 	bl	80018b8 <HAL_GetTick>
 8003dec:	0003      	movs	r3, r0
 8003dee:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003df0:	e009      	b.n	8003e06 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003df2:	f7fd fd61 	bl	80018b8 <HAL_GetTick>
 8003df6:	0002      	movs	r2, r0
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	4a2f      	ldr	r2, [pc, #188]	; (8003ebc <HAL_RCC_ClockConfig+0x1f4>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e054      	b.n	8003eb0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e06:	4b2e      	ldr	r3, [pc, #184]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	2238      	movs	r2, #56	; 0x38
 8003e0c:	401a      	ands	r2, r3
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	00db      	lsls	r3, r3, #3
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d1ec      	bne.n	8003df2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e18:	4b27      	ldr	r3, [pc, #156]	; (8003eb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2207      	movs	r2, #7
 8003e1e:	4013      	ands	r3, r2
 8003e20:	683a      	ldr	r2, [r7, #0]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d21e      	bcs.n	8003e64 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e26:	4b24      	ldr	r3, [pc, #144]	; (8003eb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2207      	movs	r2, #7
 8003e2c:	4393      	bics	r3, r2
 8003e2e:	0019      	movs	r1, r3
 8003e30:	4b21      	ldr	r3, [pc, #132]	; (8003eb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003e32:	683a      	ldr	r2, [r7, #0]
 8003e34:	430a      	orrs	r2, r1
 8003e36:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e38:	f7fd fd3e 	bl	80018b8 <HAL_GetTick>
 8003e3c:	0003      	movs	r3, r0
 8003e3e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e40:	e009      	b.n	8003e56 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e42:	f7fd fd39 	bl	80018b8 <HAL_GetTick>
 8003e46:	0002      	movs	r2, r0
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	4a1b      	ldr	r2, [pc, #108]	; (8003ebc <HAL_RCC_ClockConfig+0x1f4>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e02c      	b.n	8003eb0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003e56:	4b18      	ldr	r3, [pc, #96]	; (8003eb8 <HAL_RCC_ClockConfig+0x1f0>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2207      	movs	r2, #7
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d1ee      	bne.n	8003e42 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2204      	movs	r2, #4
 8003e6a:	4013      	ands	r3, r2
 8003e6c:	d009      	beq.n	8003e82 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003e6e:	4b14      	ldr	r3, [pc, #80]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	4a15      	ldr	r2, [pc, #84]	; (8003ec8 <HAL_RCC_ClockConfig+0x200>)
 8003e74:	4013      	ands	r3, r2
 8003e76:	0019      	movs	r1, r3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	68da      	ldr	r2, [r3, #12]
 8003e7c:	4b10      	ldr	r3, [pc, #64]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003e82:	f000 f829 	bl	8003ed8 <HAL_RCC_GetSysClockFreq>
 8003e86:	0001      	movs	r1, r0
 8003e88:	4b0d      	ldr	r3, [pc, #52]	; (8003ec0 <HAL_RCC_ClockConfig+0x1f8>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	0a1b      	lsrs	r3, r3, #8
 8003e8e:	220f      	movs	r2, #15
 8003e90:	401a      	ands	r2, r3
 8003e92:	4b0e      	ldr	r3, [pc, #56]	; (8003ecc <HAL_RCC_ClockConfig+0x204>)
 8003e94:	0092      	lsls	r2, r2, #2
 8003e96:	58d3      	ldr	r3, [r2, r3]
 8003e98:	221f      	movs	r2, #31
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	000a      	movs	r2, r1
 8003e9e:	40da      	lsrs	r2, r3
 8003ea0:	4b0b      	ldr	r3, [pc, #44]	; (8003ed0 <HAL_RCC_ClockConfig+0x208>)
 8003ea2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003ea4:	4b0b      	ldr	r3, [pc, #44]	; (8003ed4 <HAL_RCC_ClockConfig+0x20c>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	0018      	movs	r0, r3
 8003eaa:	f7fd fca9 	bl	8001800 <HAL_InitTick>
 8003eae:	0003      	movs	r3, r0
}
 8003eb0:	0018      	movs	r0, r3
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	b004      	add	sp, #16
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40022000 	.word	0x40022000
 8003ebc:	00001388 	.word	0x00001388
 8003ec0:	40021000 	.word	0x40021000
 8003ec4:	fffff0ff 	.word	0xfffff0ff
 8003ec8:	ffff8fff 	.word	0xffff8fff
 8003ecc:	08007bc8 	.word	0x08007bc8
 8003ed0:	20000000 	.word	0x20000000
 8003ed4:	20000004 	.word	0x20000004

08003ed8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b086      	sub	sp, #24
 8003edc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ede:	4b3c      	ldr	r3, [pc, #240]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	2238      	movs	r2, #56	; 0x38
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	d10f      	bne.n	8003f08 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003ee8:	4b39      	ldr	r3, [pc, #228]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	0adb      	lsrs	r3, r3, #11
 8003eee:	2207      	movs	r2, #7
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	409a      	lsls	r2, r3
 8003ef6:	0013      	movs	r3, r2
 8003ef8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003efa:	6839      	ldr	r1, [r7, #0]
 8003efc:	4835      	ldr	r0, [pc, #212]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003efe:	f7fc f913 	bl	8000128 <__udivsi3>
 8003f02:	0003      	movs	r3, r0
 8003f04:	613b      	str	r3, [r7, #16]
 8003f06:	e05d      	b.n	8003fc4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f08:	4b31      	ldr	r3, [pc, #196]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	2238      	movs	r2, #56	; 0x38
 8003f0e:	4013      	ands	r3, r2
 8003f10:	2b08      	cmp	r3, #8
 8003f12:	d102      	bne.n	8003f1a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003f14:	4b30      	ldr	r3, [pc, #192]	; (8003fd8 <HAL_RCC_GetSysClockFreq+0x100>)
 8003f16:	613b      	str	r3, [r7, #16]
 8003f18:	e054      	b.n	8003fc4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f1a:	4b2d      	ldr	r3, [pc, #180]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	2238      	movs	r2, #56	; 0x38
 8003f20:	4013      	ands	r3, r2
 8003f22:	2b10      	cmp	r3, #16
 8003f24:	d138      	bne.n	8003f98 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8003f26:	4b2a      	ldr	r3, [pc, #168]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	2203      	movs	r2, #3
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f30:	4b27      	ldr	r3, [pc, #156]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	091b      	lsrs	r3, r3, #4
 8003f36:	2207      	movs	r2, #7
 8003f38:	4013      	ands	r3, r2
 8003f3a:	3301      	adds	r3, #1
 8003f3c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2b03      	cmp	r3, #3
 8003f42:	d10d      	bne.n	8003f60 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f44:	68b9      	ldr	r1, [r7, #8]
 8003f46:	4824      	ldr	r0, [pc, #144]	; (8003fd8 <HAL_RCC_GetSysClockFreq+0x100>)
 8003f48:	f7fc f8ee 	bl	8000128 <__udivsi3>
 8003f4c:	0003      	movs	r3, r0
 8003f4e:	0019      	movs	r1, r3
 8003f50:	4b1f      	ldr	r3, [pc, #124]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	0a1b      	lsrs	r3, r3, #8
 8003f56:	227f      	movs	r2, #127	; 0x7f
 8003f58:	4013      	ands	r3, r2
 8003f5a:	434b      	muls	r3, r1
 8003f5c:	617b      	str	r3, [r7, #20]
        break;
 8003f5e:	e00d      	b.n	8003f7c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003f60:	68b9      	ldr	r1, [r7, #8]
 8003f62:	481c      	ldr	r0, [pc, #112]	; (8003fd4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003f64:	f7fc f8e0 	bl	8000128 <__udivsi3>
 8003f68:	0003      	movs	r3, r0
 8003f6a:	0019      	movs	r1, r3
 8003f6c:	4b18      	ldr	r3, [pc, #96]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	0a1b      	lsrs	r3, r3, #8
 8003f72:	227f      	movs	r2, #127	; 0x7f
 8003f74:	4013      	ands	r3, r2
 8003f76:	434b      	muls	r3, r1
 8003f78:	617b      	str	r3, [r7, #20]
        break;
 8003f7a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003f7c:	4b14      	ldr	r3, [pc, #80]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f7e:	68db      	ldr	r3, [r3, #12]
 8003f80:	0f5b      	lsrs	r3, r3, #29
 8003f82:	2207      	movs	r2, #7
 8003f84:	4013      	ands	r3, r2
 8003f86:	3301      	adds	r3, #1
 8003f88:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003f8a:	6879      	ldr	r1, [r7, #4]
 8003f8c:	6978      	ldr	r0, [r7, #20]
 8003f8e:	f7fc f8cb 	bl	8000128 <__udivsi3>
 8003f92:	0003      	movs	r3, r0
 8003f94:	613b      	str	r3, [r7, #16]
 8003f96:	e015      	b.n	8003fc4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003f98:	4b0d      	ldr	r3, [pc, #52]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	2238      	movs	r2, #56	; 0x38
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	2b20      	cmp	r3, #32
 8003fa2:	d103      	bne.n	8003fac <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003fa4:	2380      	movs	r3, #128	; 0x80
 8003fa6:	021b      	lsls	r3, r3, #8
 8003fa8:	613b      	str	r3, [r7, #16]
 8003faa:	e00b      	b.n	8003fc4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003fac:	4b08      	ldr	r3, [pc, #32]	; (8003fd0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	2238      	movs	r2, #56	; 0x38
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	2b18      	cmp	r3, #24
 8003fb6:	d103      	bne.n	8003fc0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003fb8:	23fa      	movs	r3, #250	; 0xfa
 8003fba:	01db      	lsls	r3, r3, #7
 8003fbc:	613b      	str	r3, [r7, #16]
 8003fbe:	e001      	b.n	8003fc4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003fc4:	693b      	ldr	r3, [r7, #16]
}
 8003fc6:	0018      	movs	r0, r3
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	b006      	add	sp, #24
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	46c0      	nop			; (mov r8, r8)
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	00f42400 	.word	0x00f42400
 8003fd8:	007a1200 	.word	0x007a1200

08003fdc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fe0:	4b02      	ldr	r3, [pc, #8]	; (8003fec <HAL_RCC_GetHCLKFreq+0x10>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
}
 8003fe4:	0018      	movs	r0, r3
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	46c0      	nop			; (mov r8, r8)
 8003fec:	20000000 	.word	0x20000000

08003ff0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ff0:	b5b0      	push	{r4, r5, r7, lr}
 8003ff2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003ff4:	f7ff fff2 	bl	8003fdc <HAL_RCC_GetHCLKFreq>
 8003ff8:	0004      	movs	r4, r0
 8003ffa:	f7ff fb3f 	bl	800367c <LL_RCC_GetAPB1Prescaler>
 8003ffe:	0003      	movs	r3, r0
 8004000:	0b1a      	lsrs	r2, r3, #12
 8004002:	4b05      	ldr	r3, [pc, #20]	; (8004018 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004004:	0092      	lsls	r2, r2, #2
 8004006:	58d3      	ldr	r3, [r2, r3]
 8004008:	221f      	movs	r2, #31
 800400a:	4013      	ands	r3, r2
 800400c:	40dc      	lsrs	r4, r3
 800400e:	0023      	movs	r3, r4
}
 8004010:	0018      	movs	r0, r3
 8004012:	46bd      	mov	sp, r7
 8004014:	bdb0      	pop	{r4, r5, r7, pc}
 8004016:	46c0      	nop			; (mov r8, r8)
 8004018:	08007c08 	.word	0x08007c08

0800401c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b086      	sub	sp, #24
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8004024:	2313      	movs	r3, #19
 8004026:	18fb      	adds	r3, r7, r3
 8004028:	2200      	movs	r2, #0
 800402a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800402c:	2312      	movs	r3, #18
 800402e:	18fb      	adds	r3, r7, r3
 8004030:	2200      	movs	r2, #0
 8004032:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	2380      	movs	r3, #128	; 0x80
 800403a:	029b      	lsls	r3, r3, #10
 800403c:	4013      	ands	r3, r2
 800403e:	d100      	bne.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004040:	e0a3      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004042:	2011      	movs	r0, #17
 8004044:	183b      	adds	r3, r7, r0
 8004046:	2200      	movs	r2, #0
 8004048:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800404a:	4bc3      	ldr	r3, [pc, #780]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800404c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800404e:	2380      	movs	r3, #128	; 0x80
 8004050:	055b      	lsls	r3, r3, #21
 8004052:	4013      	ands	r3, r2
 8004054:	d110      	bne.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004056:	4bc0      	ldr	r3, [pc, #768]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004058:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800405a:	4bbf      	ldr	r3, [pc, #764]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800405c:	2180      	movs	r1, #128	; 0x80
 800405e:	0549      	lsls	r1, r1, #21
 8004060:	430a      	orrs	r2, r1
 8004062:	63da      	str	r2, [r3, #60]	; 0x3c
 8004064:	4bbc      	ldr	r3, [pc, #752]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004066:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004068:	2380      	movs	r3, #128	; 0x80
 800406a:	055b      	lsls	r3, r3, #21
 800406c:	4013      	ands	r3, r2
 800406e:	60bb      	str	r3, [r7, #8]
 8004070:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004072:	183b      	adds	r3, r7, r0
 8004074:	2201      	movs	r2, #1
 8004076:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004078:	4bb8      	ldr	r3, [pc, #736]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	4bb7      	ldr	r3, [pc, #732]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800407e:	2180      	movs	r1, #128	; 0x80
 8004080:	0049      	lsls	r1, r1, #1
 8004082:	430a      	orrs	r2, r1
 8004084:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004086:	f7fd fc17 	bl	80018b8 <HAL_GetTick>
 800408a:	0003      	movs	r3, r0
 800408c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800408e:	e00b      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004090:	f7fd fc12 	bl	80018b8 <HAL_GetTick>
 8004094:	0002      	movs	r2, r0
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	2b02      	cmp	r3, #2
 800409c:	d904      	bls.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800409e:	2313      	movs	r3, #19
 80040a0:	18fb      	adds	r3, r7, r3
 80040a2:	2203      	movs	r2, #3
 80040a4:	701a      	strb	r2, [r3, #0]
        break;
 80040a6:	e005      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040a8:	4bac      	ldr	r3, [pc, #688]	; (800435c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	2380      	movs	r3, #128	; 0x80
 80040ae:	005b      	lsls	r3, r3, #1
 80040b0:	4013      	ands	r3, r2
 80040b2:	d0ed      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80040b4:	2313      	movs	r3, #19
 80040b6:	18fb      	adds	r3, r7, r3
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d154      	bne.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040be:	4ba6      	ldr	r3, [pc, #664]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80040c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80040c2:	23c0      	movs	r3, #192	; 0xc0
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4013      	ands	r3, r2
 80040c8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d019      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d4:	697a      	ldr	r2, [r7, #20]
 80040d6:	429a      	cmp	r2, r3
 80040d8:	d014      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040da:	4b9f      	ldr	r3, [pc, #636]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80040dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040de:	4aa0      	ldr	r2, [pc, #640]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80040e0:	4013      	ands	r3, r2
 80040e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040e4:	4b9c      	ldr	r3, [pc, #624]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80040e6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80040e8:	4b9b      	ldr	r3, [pc, #620]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80040ea:	2180      	movs	r1, #128	; 0x80
 80040ec:	0249      	lsls	r1, r1, #9
 80040ee:	430a      	orrs	r2, r1
 80040f0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040f2:	4b99      	ldr	r3, [pc, #612]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80040f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80040f6:	4b98      	ldr	r3, [pc, #608]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80040f8:	499a      	ldr	r1, [pc, #616]	; (8004364 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80040fa:	400a      	ands	r2, r1
 80040fc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80040fe:	4b96      	ldr	r3, [pc, #600]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004100:	697a      	ldr	r2, [r7, #20]
 8004102:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	2201      	movs	r2, #1
 8004108:	4013      	ands	r3, r2
 800410a:	d016      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410c:	f7fd fbd4 	bl	80018b8 <HAL_GetTick>
 8004110:	0003      	movs	r3, r0
 8004112:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004114:	e00c      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004116:	f7fd fbcf 	bl	80018b8 <HAL_GetTick>
 800411a:	0002      	movs	r2, r0
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	4a91      	ldr	r2, [pc, #580]	; (8004368 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d904      	bls.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8004126:	2313      	movs	r3, #19
 8004128:	18fb      	adds	r3, r7, r3
 800412a:	2203      	movs	r2, #3
 800412c:	701a      	strb	r2, [r3, #0]
            break;
 800412e:	e004      	b.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004130:	4b89      	ldr	r3, [pc, #548]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004132:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004134:	2202      	movs	r2, #2
 8004136:	4013      	ands	r3, r2
 8004138:	d0ed      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800413a:	2313      	movs	r3, #19
 800413c:	18fb      	adds	r3, r7, r3
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d10a      	bne.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004144:	4b84      	ldr	r3, [pc, #528]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004146:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004148:	4a85      	ldr	r2, [pc, #532]	; (8004360 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800414a:	4013      	ands	r3, r2
 800414c:	0019      	movs	r1, r3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004152:	4b81      	ldr	r3, [pc, #516]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004154:	430a      	orrs	r2, r1
 8004156:	65da      	str	r2, [r3, #92]	; 0x5c
 8004158:	e00c      	b.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800415a:	2312      	movs	r3, #18
 800415c:	18fb      	adds	r3, r7, r3
 800415e:	2213      	movs	r2, #19
 8004160:	18ba      	adds	r2, r7, r2
 8004162:	7812      	ldrb	r2, [r2, #0]
 8004164:	701a      	strb	r2, [r3, #0]
 8004166:	e005      	b.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004168:	2312      	movs	r3, #18
 800416a:	18fb      	adds	r3, r7, r3
 800416c:	2213      	movs	r2, #19
 800416e:	18ba      	adds	r2, r7, r2
 8004170:	7812      	ldrb	r2, [r2, #0]
 8004172:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004174:	2311      	movs	r3, #17
 8004176:	18fb      	adds	r3, r7, r3
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d105      	bne.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800417e:	4b76      	ldr	r3, [pc, #472]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004180:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004182:	4b75      	ldr	r3, [pc, #468]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004184:	4979      	ldr	r1, [pc, #484]	; (800436c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8004186:	400a      	ands	r2, r1
 8004188:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2201      	movs	r2, #1
 8004190:	4013      	ands	r3, r2
 8004192:	d009      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004194:	4b70      	ldr	r3, [pc, #448]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004198:	2203      	movs	r2, #3
 800419a:	4393      	bics	r3, r2
 800419c:	0019      	movs	r1, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	685a      	ldr	r2, [r3, #4]
 80041a2:	4b6d      	ldr	r3, [pc, #436]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80041a4:	430a      	orrs	r2, r1
 80041a6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2202      	movs	r2, #2
 80041ae:	4013      	ands	r3, r2
 80041b0:	d009      	beq.n	80041c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041b2:	4b69      	ldr	r3, [pc, #420]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80041b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041b6:	220c      	movs	r2, #12
 80041b8:	4393      	bics	r3, r2
 80041ba:	0019      	movs	r1, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	689a      	ldr	r2, [r3, #8]
 80041c0:	4b65      	ldr	r3, [pc, #404]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80041c2:	430a      	orrs	r2, r1
 80041c4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2210      	movs	r2, #16
 80041cc:	4013      	ands	r3, r2
 80041ce:	d009      	beq.n	80041e4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80041d0:	4b61      	ldr	r3, [pc, #388]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80041d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d4:	4a66      	ldr	r2, [pc, #408]	; (8004370 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80041d6:	4013      	ands	r3, r2
 80041d8:	0019      	movs	r1, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	68da      	ldr	r2, [r3, #12]
 80041de:	4b5e      	ldr	r3, [pc, #376]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80041e0:	430a      	orrs	r2, r1
 80041e2:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681a      	ldr	r2, [r3, #0]
 80041e8:	2380      	movs	r3, #128	; 0x80
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	4013      	ands	r3, r2
 80041ee:	d009      	beq.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041f0:	4b59      	ldr	r3, [pc, #356]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80041f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041f4:	4a5f      	ldr	r2, [pc, #380]	; (8004374 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80041f6:	4013      	ands	r3, r2
 80041f8:	0019      	movs	r1, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	699a      	ldr	r2, [r3, #24]
 80041fe:	4b56      	ldr	r3, [pc, #344]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004200:	430a      	orrs	r2, r1
 8004202:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	2380      	movs	r3, #128	; 0x80
 800420a:	00db      	lsls	r3, r3, #3
 800420c:	4013      	ands	r3, r2
 800420e:	d009      	beq.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004210:	4b51      	ldr	r3, [pc, #324]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004214:	4a58      	ldr	r2, [pc, #352]	; (8004378 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004216:	4013      	ands	r3, r2
 8004218:	0019      	movs	r1, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	69da      	ldr	r2, [r3, #28]
 800421e:	4b4e      	ldr	r3, [pc, #312]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004220:	430a      	orrs	r2, r1
 8004222:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	2220      	movs	r2, #32
 800422a:	4013      	ands	r3, r2
 800422c:	d009      	beq.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800422e:	4b4a      	ldr	r3, [pc, #296]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004230:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004232:	4a52      	ldr	r2, [pc, #328]	; (800437c <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8004234:	4013      	ands	r3, r2
 8004236:	0019      	movs	r1, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	691a      	ldr	r2, [r3, #16]
 800423c:	4b46      	ldr	r3, [pc, #280]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800423e:	430a      	orrs	r2, r1
 8004240:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	2380      	movs	r3, #128	; 0x80
 8004248:	01db      	lsls	r3, r3, #7
 800424a:	4013      	ands	r3, r2
 800424c:	d015      	beq.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800424e:	4b42      	ldr	r3, [pc, #264]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004250:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	0899      	lsrs	r1, r3, #2
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a1a      	ldr	r2, [r3, #32]
 800425a:	4b3f      	ldr	r3, [pc, #252]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800425c:	430a      	orrs	r2, r1
 800425e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1a      	ldr	r2, [r3, #32]
 8004264:	2380      	movs	r3, #128	; 0x80
 8004266:	05db      	lsls	r3, r3, #23
 8004268:	429a      	cmp	r2, r3
 800426a:	d106      	bne.n	800427a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800426c:	4b3a      	ldr	r3, [pc, #232]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800426e:	68da      	ldr	r2, [r3, #12]
 8004270:	4b39      	ldr	r3, [pc, #228]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004272:	2180      	movs	r1, #128	; 0x80
 8004274:	0249      	lsls	r1, r1, #9
 8004276:	430a      	orrs	r2, r1
 8004278:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	2380      	movs	r3, #128	; 0x80
 8004280:	031b      	lsls	r3, r3, #12
 8004282:	4013      	ands	r3, r2
 8004284:	d009      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004286:	4b34      	ldr	r3, [pc, #208]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800428a:	2240      	movs	r2, #64	; 0x40
 800428c:	4393      	bics	r3, r2
 800428e:	0019      	movs	r1, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004294:	4b30      	ldr	r3, [pc, #192]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004296:	430a      	orrs	r2, r1
 8004298:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	2380      	movs	r3, #128	; 0x80
 80042a0:	039b      	lsls	r3, r3, #14
 80042a2:	4013      	ands	r3, r2
 80042a4:	d016      	beq.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80042a6:	4b2c      	ldr	r3, [pc, #176]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042aa:	4a35      	ldr	r2, [pc, #212]	; (8004380 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80042ac:	4013      	ands	r3, r2
 80042ae:	0019      	movs	r1, r3
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042b4:	4b28      	ldr	r3, [pc, #160]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042b6:	430a      	orrs	r2, r1
 80042b8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042be:	2380      	movs	r3, #128	; 0x80
 80042c0:	03db      	lsls	r3, r3, #15
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d106      	bne.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80042c6:	4b24      	ldr	r3, [pc, #144]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042c8:	68da      	ldr	r2, [r3, #12]
 80042ca:	4b23      	ldr	r3, [pc, #140]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042cc:	2180      	movs	r1, #128	; 0x80
 80042ce:	0449      	lsls	r1, r1, #17
 80042d0:	430a      	orrs	r2, r1
 80042d2:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	2380      	movs	r3, #128	; 0x80
 80042da:	03db      	lsls	r3, r3, #15
 80042dc:	4013      	ands	r3, r2
 80042de:	d016      	beq.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80042e0:	4b1d      	ldr	r3, [pc, #116]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042e4:	4a27      	ldr	r2, [pc, #156]	; (8004384 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80042e6:	4013      	ands	r3, r2
 80042e8:	0019      	movs	r1, r3
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ee:	4b1a      	ldr	r3, [pc, #104]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80042f0:	430a      	orrs	r2, r1
 80042f2:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042f8:	2380      	movs	r3, #128	; 0x80
 80042fa:	045b      	lsls	r3, r3, #17
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d106      	bne.n	800430e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8004300:	4b15      	ldr	r3, [pc, #84]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004302:	68da      	ldr	r2, [r3, #12]
 8004304:	4b14      	ldr	r3, [pc, #80]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004306:	2180      	movs	r1, #128	; 0x80
 8004308:	0449      	lsls	r1, r1, #17
 800430a:	430a      	orrs	r2, r1
 800430c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681a      	ldr	r2, [r3, #0]
 8004312:	2380      	movs	r3, #128	; 0x80
 8004314:	011b      	lsls	r3, r3, #4
 8004316:	4013      	ands	r3, r2
 8004318:	d016      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800431a:	4b0f      	ldr	r3, [pc, #60]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800431c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800431e:	4a1a      	ldr	r2, [pc, #104]	; (8004388 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8004320:	4013      	ands	r3, r2
 8004322:	0019      	movs	r1, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	695a      	ldr	r2, [r3, #20]
 8004328:	4b0b      	ldr	r3, [pc, #44]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800432a:	430a      	orrs	r2, r1
 800432c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	695a      	ldr	r2, [r3, #20]
 8004332:	2380      	movs	r3, #128	; 0x80
 8004334:	01db      	lsls	r3, r3, #7
 8004336:	429a      	cmp	r2, r3
 8004338:	d106      	bne.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800433a:	4b07      	ldr	r3, [pc, #28]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800433c:	68da      	ldr	r2, [r3, #12]
 800433e:	4b06      	ldr	r3, [pc, #24]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8004340:	2180      	movs	r1, #128	; 0x80
 8004342:	0249      	lsls	r1, r1, #9
 8004344:	430a      	orrs	r2, r1
 8004346:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8004348:	2312      	movs	r3, #18
 800434a:	18fb      	adds	r3, r7, r3
 800434c:	781b      	ldrb	r3, [r3, #0]
}
 800434e:	0018      	movs	r0, r3
 8004350:	46bd      	mov	sp, r7
 8004352:	b006      	add	sp, #24
 8004354:	bd80      	pop	{r7, pc}
 8004356:	46c0      	nop			; (mov r8, r8)
 8004358:	40021000 	.word	0x40021000
 800435c:	40007000 	.word	0x40007000
 8004360:	fffffcff 	.word	0xfffffcff
 8004364:	fffeffff 	.word	0xfffeffff
 8004368:	00001388 	.word	0x00001388
 800436c:	efffffff 	.word	0xefffffff
 8004370:	fffff3ff 	.word	0xfffff3ff
 8004374:	fff3ffff 	.word	0xfff3ffff
 8004378:	ffcfffff 	.word	0xffcfffff
 800437c:	ffffcfff 	.word	0xffffcfff
 8004380:	ffbfffff 	.word	0xffbfffff
 8004384:	feffffff 	.word	0xfeffffff
 8004388:	ffff3fff 	.word	0xffff3fff

0800438c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b082      	sub	sp, #8
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d101      	bne.n	800439e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800439a:	2301      	movs	r3, #1
 800439c:	e04a      	b.n	8004434 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	223d      	movs	r2, #61	; 0x3d
 80043a2:	5c9b      	ldrb	r3, [r3, r2]
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d107      	bne.n	80043ba <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	223c      	movs	r2, #60	; 0x3c
 80043ae:	2100      	movs	r1, #0
 80043b0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	0018      	movs	r0, r3
 80043b6:	f7fd f817 	bl	80013e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	223d      	movs	r2, #61	; 0x3d
 80043be:	2102      	movs	r1, #2
 80043c0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	3304      	adds	r3, #4
 80043ca:	0019      	movs	r1, r3
 80043cc:	0010      	movs	r0, r2
 80043ce:	f000 fcd9 	bl	8004d84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2248      	movs	r2, #72	; 0x48
 80043d6:	2101      	movs	r1, #1
 80043d8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	223e      	movs	r2, #62	; 0x3e
 80043de:	2101      	movs	r1, #1
 80043e0:	5499      	strb	r1, [r3, r2]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	223f      	movs	r2, #63	; 0x3f
 80043e6:	2101      	movs	r1, #1
 80043e8:	5499      	strb	r1, [r3, r2]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2240      	movs	r2, #64	; 0x40
 80043ee:	2101      	movs	r1, #1
 80043f0:	5499      	strb	r1, [r3, r2]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2241      	movs	r2, #65	; 0x41
 80043f6:	2101      	movs	r1, #1
 80043f8:	5499      	strb	r1, [r3, r2]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2242      	movs	r2, #66	; 0x42
 80043fe:	2101      	movs	r1, #1
 8004400:	5499      	strb	r1, [r3, r2]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2243      	movs	r2, #67	; 0x43
 8004406:	2101      	movs	r1, #1
 8004408:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2244      	movs	r2, #68	; 0x44
 800440e:	2101      	movs	r1, #1
 8004410:	5499      	strb	r1, [r3, r2]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2245      	movs	r2, #69	; 0x45
 8004416:	2101      	movs	r1, #1
 8004418:	5499      	strb	r1, [r3, r2]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2246      	movs	r2, #70	; 0x46
 800441e:	2101      	movs	r1, #1
 8004420:	5499      	strb	r1, [r3, r2]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2247      	movs	r2, #71	; 0x47
 8004426:	2101      	movs	r1, #1
 8004428:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	223d      	movs	r2, #61	; 0x3d
 800442e:	2101      	movs	r1, #1
 8004430:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004432:	2300      	movs	r3, #0
}
 8004434:	0018      	movs	r0, r3
 8004436:	46bd      	mov	sp, r7
 8004438:	b002      	add	sp, #8
 800443a:	bd80      	pop	{r7, pc}

0800443c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	223d      	movs	r2, #61	; 0x3d
 8004448:	5c9b      	ldrb	r3, [r3, r2]
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2b01      	cmp	r3, #1
 800444e:	d001      	beq.n	8004454 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e042      	b.n	80044da <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	223d      	movs	r2, #61	; 0x3d
 8004458:	2102      	movs	r1, #2
 800445a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68da      	ldr	r2, [r3, #12]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	2101      	movs	r1, #1
 8004468:	430a      	orrs	r2, r1
 800446a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4a1c      	ldr	r2, [pc, #112]	; (80044e4 <HAL_TIM_Base_Start_IT+0xa8>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d00f      	beq.n	8004496 <HAL_TIM_Base_Start_IT+0x5a>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	2380      	movs	r3, #128	; 0x80
 800447c:	05db      	lsls	r3, r3, #23
 800447e:	429a      	cmp	r2, r3
 8004480:	d009      	beq.n	8004496 <HAL_TIM_Base_Start_IT+0x5a>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a18      	ldr	r2, [pc, #96]	; (80044e8 <HAL_TIM_Base_Start_IT+0xac>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d004      	beq.n	8004496 <HAL_TIM_Base_Start_IT+0x5a>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a16      	ldr	r2, [pc, #88]	; (80044ec <HAL_TIM_Base_Start_IT+0xb0>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d116      	bne.n	80044c4 <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	4a14      	ldr	r2, [pc, #80]	; (80044f0 <HAL_TIM_Base_Start_IT+0xb4>)
 800449e:	4013      	ands	r3, r2
 80044a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2b06      	cmp	r3, #6
 80044a6:	d016      	beq.n	80044d6 <HAL_TIM_Base_Start_IT+0x9a>
 80044a8:	68fa      	ldr	r2, [r7, #12]
 80044aa:	2380      	movs	r3, #128	; 0x80
 80044ac:	025b      	lsls	r3, r3, #9
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d011      	beq.n	80044d6 <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2101      	movs	r1, #1
 80044be:	430a      	orrs	r2, r1
 80044c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044c2:	e008      	b.n	80044d6 <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2101      	movs	r1, #1
 80044d0:	430a      	orrs	r2, r1
 80044d2:	601a      	str	r2, [r3, #0]
 80044d4:	e000      	b.n	80044d8 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044d6:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	0018      	movs	r0, r3
 80044dc:	46bd      	mov	sp, r7
 80044de:	b004      	add	sp, #16
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	46c0      	nop			; (mov r8, r8)
 80044e4:	40012c00 	.word	0x40012c00
 80044e8:	40000400 	.word	0x40000400
 80044ec:	40014000 	.word	0x40014000
 80044f0:	00010007 	.word	0x00010007

080044f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044f4:	b580      	push	{r7, lr}
 80044f6:	b082      	sub	sp, #8
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e04a      	b.n	800459c <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	223d      	movs	r2, #61	; 0x3d
 800450a:	5c9b      	ldrb	r3, [r3, r2]
 800450c:	b2db      	uxtb	r3, r3
 800450e:	2b00      	cmp	r3, #0
 8004510:	d107      	bne.n	8004522 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	223c      	movs	r2, #60	; 0x3c
 8004516:	2100      	movs	r1, #0
 8004518:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	0018      	movs	r0, r3
 800451e:	f000 f841 	bl	80045a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	223d      	movs	r2, #61	; 0x3d
 8004526:	2102      	movs	r1, #2
 8004528:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	3304      	adds	r3, #4
 8004532:	0019      	movs	r1, r3
 8004534:	0010      	movs	r0, r2
 8004536:	f000 fc25 	bl	8004d84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2248      	movs	r2, #72	; 0x48
 800453e:	2101      	movs	r1, #1
 8004540:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	223e      	movs	r2, #62	; 0x3e
 8004546:	2101      	movs	r1, #1
 8004548:	5499      	strb	r1, [r3, r2]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	223f      	movs	r2, #63	; 0x3f
 800454e:	2101      	movs	r1, #1
 8004550:	5499      	strb	r1, [r3, r2]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2240      	movs	r2, #64	; 0x40
 8004556:	2101      	movs	r1, #1
 8004558:	5499      	strb	r1, [r3, r2]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2241      	movs	r2, #65	; 0x41
 800455e:	2101      	movs	r1, #1
 8004560:	5499      	strb	r1, [r3, r2]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2242      	movs	r2, #66	; 0x42
 8004566:	2101      	movs	r1, #1
 8004568:	5499      	strb	r1, [r3, r2]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2243      	movs	r2, #67	; 0x43
 800456e:	2101      	movs	r1, #1
 8004570:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2244      	movs	r2, #68	; 0x44
 8004576:	2101      	movs	r1, #1
 8004578:	5499      	strb	r1, [r3, r2]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2245      	movs	r2, #69	; 0x45
 800457e:	2101      	movs	r1, #1
 8004580:	5499      	strb	r1, [r3, r2]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2246      	movs	r2, #70	; 0x46
 8004586:	2101      	movs	r1, #1
 8004588:	5499      	strb	r1, [r3, r2]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2247      	movs	r2, #71	; 0x47
 800458e:	2101      	movs	r1, #1
 8004590:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	223d      	movs	r2, #61	; 0x3d
 8004596:	2101      	movs	r1, #1
 8004598:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	0018      	movs	r0, r3
 800459e:	46bd      	mov	sp, r7
 80045a0:	b002      	add	sp, #8
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b082      	sub	sp, #8
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80045ac:	46c0      	nop			; (mov r8, r8)
 80045ae:	46bd      	mov	sp, r7
 80045b0:	b002      	add	sp, #8
 80045b2:	bd80      	pop	{r7, pc}

080045b4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b084      	sub	sp, #16
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d108      	bne.n	80045d6 <HAL_TIM_PWM_Start+0x22>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	223e      	movs	r2, #62	; 0x3e
 80045c8:	5c9b      	ldrb	r3, [r3, r2]
 80045ca:	b2db      	uxtb	r3, r3
 80045cc:	3b01      	subs	r3, #1
 80045ce:	1e5a      	subs	r2, r3, #1
 80045d0:	4193      	sbcs	r3, r2
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	e037      	b.n	8004646 <HAL_TIM_PWM_Start+0x92>
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	2b04      	cmp	r3, #4
 80045da:	d108      	bne.n	80045ee <HAL_TIM_PWM_Start+0x3a>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	223f      	movs	r2, #63	; 0x3f
 80045e0:	5c9b      	ldrb	r3, [r3, r2]
 80045e2:	b2db      	uxtb	r3, r3
 80045e4:	3b01      	subs	r3, #1
 80045e6:	1e5a      	subs	r2, r3, #1
 80045e8:	4193      	sbcs	r3, r2
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	e02b      	b.n	8004646 <HAL_TIM_PWM_Start+0x92>
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	2b08      	cmp	r3, #8
 80045f2:	d108      	bne.n	8004606 <HAL_TIM_PWM_Start+0x52>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2240      	movs	r2, #64	; 0x40
 80045f8:	5c9b      	ldrb	r3, [r3, r2]
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	3b01      	subs	r3, #1
 80045fe:	1e5a      	subs	r2, r3, #1
 8004600:	4193      	sbcs	r3, r2
 8004602:	b2db      	uxtb	r3, r3
 8004604:	e01f      	b.n	8004646 <HAL_TIM_PWM_Start+0x92>
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	2b0c      	cmp	r3, #12
 800460a:	d108      	bne.n	800461e <HAL_TIM_PWM_Start+0x6a>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2241      	movs	r2, #65	; 0x41
 8004610:	5c9b      	ldrb	r3, [r3, r2]
 8004612:	b2db      	uxtb	r3, r3
 8004614:	3b01      	subs	r3, #1
 8004616:	1e5a      	subs	r2, r3, #1
 8004618:	4193      	sbcs	r3, r2
 800461a:	b2db      	uxtb	r3, r3
 800461c:	e013      	b.n	8004646 <HAL_TIM_PWM_Start+0x92>
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	2b10      	cmp	r3, #16
 8004622:	d108      	bne.n	8004636 <HAL_TIM_PWM_Start+0x82>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2242      	movs	r2, #66	; 0x42
 8004628:	5c9b      	ldrb	r3, [r3, r2]
 800462a:	b2db      	uxtb	r3, r3
 800462c:	3b01      	subs	r3, #1
 800462e:	1e5a      	subs	r2, r3, #1
 8004630:	4193      	sbcs	r3, r2
 8004632:	b2db      	uxtb	r3, r3
 8004634:	e007      	b.n	8004646 <HAL_TIM_PWM_Start+0x92>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2243      	movs	r2, #67	; 0x43
 800463a:	5c9b      	ldrb	r3, [r3, r2]
 800463c:	b2db      	uxtb	r3, r3
 800463e:	3b01      	subs	r3, #1
 8004640:	1e5a      	subs	r2, r3, #1
 8004642:	4193      	sbcs	r3, r2
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d001      	beq.n	800464e <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e08b      	b.n	8004766 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d104      	bne.n	800465e <HAL_TIM_PWM_Start+0xaa>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	223e      	movs	r2, #62	; 0x3e
 8004658:	2102      	movs	r1, #2
 800465a:	5499      	strb	r1, [r3, r2]
 800465c:	e023      	b.n	80046a6 <HAL_TIM_PWM_Start+0xf2>
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	2b04      	cmp	r3, #4
 8004662:	d104      	bne.n	800466e <HAL_TIM_PWM_Start+0xba>
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	223f      	movs	r2, #63	; 0x3f
 8004668:	2102      	movs	r1, #2
 800466a:	5499      	strb	r1, [r3, r2]
 800466c:	e01b      	b.n	80046a6 <HAL_TIM_PWM_Start+0xf2>
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	2b08      	cmp	r3, #8
 8004672:	d104      	bne.n	800467e <HAL_TIM_PWM_Start+0xca>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2240      	movs	r2, #64	; 0x40
 8004678:	2102      	movs	r1, #2
 800467a:	5499      	strb	r1, [r3, r2]
 800467c:	e013      	b.n	80046a6 <HAL_TIM_PWM_Start+0xf2>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b0c      	cmp	r3, #12
 8004682:	d104      	bne.n	800468e <HAL_TIM_PWM_Start+0xda>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2241      	movs	r2, #65	; 0x41
 8004688:	2102      	movs	r1, #2
 800468a:	5499      	strb	r1, [r3, r2]
 800468c:	e00b      	b.n	80046a6 <HAL_TIM_PWM_Start+0xf2>
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	2b10      	cmp	r3, #16
 8004692:	d104      	bne.n	800469e <HAL_TIM_PWM_Start+0xea>
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2242      	movs	r2, #66	; 0x42
 8004698:	2102      	movs	r1, #2
 800469a:	5499      	strb	r1, [r3, r2]
 800469c:	e003      	b.n	80046a6 <HAL_TIM_PWM_Start+0xf2>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2243      	movs	r2, #67	; 0x43
 80046a2:	2102      	movs	r1, #2
 80046a4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	6839      	ldr	r1, [r7, #0]
 80046ac:	2201      	movs	r2, #1
 80046ae:	0018      	movs	r0, r3
 80046b0:	f000 ff56 	bl	8005560 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a2d      	ldr	r2, [pc, #180]	; (8004770 <HAL_TIM_PWM_Start+0x1bc>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d00e      	beq.n	80046dc <HAL_TIM_PWM_Start+0x128>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a2c      	ldr	r2, [pc, #176]	; (8004774 <HAL_TIM_PWM_Start+0x1c0>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d009      	beq.n	80046dc <HAL_TIM_PWM_Start+0x128>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a2a      	ldr	r2, [pc, #168]	; (8004778 <HAL_TIM_PWM_Start+0x1c4>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d004      	beq.n	80046dc <HAL_TIM_PWM_Start+0x128>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a29      	ldr	r2, [pc, #164]	; (800477c <HAL_TIM_PWM_Start+0x1c8>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d101      	bne.n	80046e0 <HAL_TIM_PWM_Start+0x12c>
 80046dc:	2301      	movs	r3, #1
 80046de:	e000      	b.n	80046e2 <HAL_TIM_PWM_Start+0x12e>
 80046e0:	2300      	movs	r3, #0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d008      	beq.n	80046f8 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2180      	movs	r1, #128	; 0x80
 80046f2:	0209      	lsls	r1, r1, #8
 80046f4:	430a      	orrs	r2, r1
 80046f6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a1c      	ldr	r2, [pc, #112]	; (8004770 <HAL_TIM_PWM_Start+0x1bc>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d00f      	beq.n	8004722 <HAL_TIM_PWM_Start+0x16e>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	2380      	movs	r3, #128	; 0x80
 8004708:	05db      	lsls	r3, r3, #23
 800470a:	429a      	cmp	r2, r3
 800470c:	d009      	beq.n	8004722 <HAL_TIM_PWM_Start+0x16e>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a1b      	ldr	r2, [pc, #108]	; (8004780 <HAL_TIM_PWM_Start+0x1cc>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d004      	beq.n	8004722 <HAL_TIM_PWM_Start+0x16e>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a15      	ldr	r2, [pc, #84]	; (8004774 <HAL_TIM_PWM_Start+0x1c0>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d116      	bne.n	8004750 <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	689b      	ldr	r3, [r3, #8]
 8004728:	4a16      	ldr	r2, [pc, #88]	; (8004784 <HAL_TIM_PWM_Start+0x1d0>)
 800472a:	4013      	ands	r3, r2
 800472c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2b06      	cmp	r3, #6
 8004732:	d016      	beq.n	8004762 <HAL_TIM_PWM_Start+0x1ae>
 8004734:	68fa      	ldr	r2, [r7, #12]
 8004736:	2380      	movs	r3, #128	; 0x80
 8004738:	025b      	lsls	r3, r3, #9
 800473a:	429a      	cmp	r2, r3
 800473c:	d011      	beq.n	8004762 <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	2101      	movs	r1, #1
 800474a:	430a      	orrs	r2, r1
 800474c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800474e:	e008      	b.n	8004762 <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	2101      	movs	r1, #1
 800475c:	430a      	orrs	r2, r1
 800475e:	601a      	str	r2, [r3, #0]
 8004760:	e000      	b.n	8004764 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004762:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	0018      	movs	r0, r3
 8004768:	46bd      	mov	sp, r7
 800476a:	b004      	add	sp, #16
 800476c:	bd80      	pop	{r7, pc}
 800476e:	46c0      	nop			; (mov r8, r8)
 8004770:	40012c00 	.word	0x40012c00
 8004774:	40014000 	.word	0x40014000
 8004778:	40014400 	.word	0x40014400
 800477c:	40014800 	.word	0x40014800
 8004780:	40000400 	.word	0x40000400
 8004784:	00010007 	.word	0x00010007

08004788 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	2202      	movs	r2, #2
 80047a4:	4013      	ands	r3, r2
 80047a6:	d021      	beq.n	80047ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2202      	movs	r2, #2
 80047ac:	4013      	ands	r3, r2
 80047ae:	d01d      	beq.n	80047ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2203      	movs	r2, #3
 80047b6:	4252      	negs	r2, r2
 80047b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2201      	movs	r2, #1
 80047be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	2203      	movs	r2, #3
 80047c8:	4013      	ands	r3, r2
 80047ca:	d004      	beq.n	80047d6 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	0018      	movs	r0, r3
 80047d0:	f000 fac0 	bl	8004d54 <HAL_TIM_IC_CaptureCallback>
 80047d4:	e007      	b.n	80047e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	0018      	movs	r0, r3
 80047da:	f000 fab3 	bl	8004d44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	0018      	movs	r0, r3
 80047e2:	f000 fabf 	bl	8004d64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	2204      	movs	r2, #4
 80047f0:	4013      	ands	r3, r2
 80047f2:	d022      	beq.n	800483a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2204      	movs	r2, #4
 80047f8:	4013      	ands	r3, r2
 80047fa:	d01e      	beq.n	800483a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2205      	movs	r2, #5
 8004802:	4252      	negs	r2, r2
 8004804:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2202      	movs	r2, #2
 800480a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	699a      	ldr	r2, [r3, #24]
 8004812:	23c0      	movs	r3, #192	; 0xc0
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	4013      	ands	r3, r2
 8004818:	d004      	beq.n	8004824 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	0018      	movs	r0, r3
 800481e:	f000 fa99 	bl	8004d54 <HAL_TIM_IC_CaptureCallback>
 8004822:	e007      	b.n	8004834 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	0018      	movs	r0, r3
 8004828:	f000 fa8c 	bl	8004d44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	0018      	movs	r0, r3
 8004830:	f000 fa98 	bl	8004d64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2200      	movs	r2, #0
 8004838:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	2208      	movs	r2, #8
 800483e:	4013      	ands	r3, r2
 8004840:	d021      	beq.n	8004886 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2208      	movs	r2, #8
 8004846:	4013      	ands	r3, r2
 8004848:	d01d      	beq.n	8004886 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2209      	movs	r2, #9
 8004850:	4252      	negs	r2, r2
 8004852:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2204      	movs	r2, #4
 8004858:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	69db      	ldr	r3, [r3, #28]
 8004860:	2203      	movs	r2, #3
 8004862:	4013      	ands	r3, r2
 8004864:	d004      	beq.n	8004870 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	0018      	movs	r0, r3
 800486a:	f000 fa73 	bl	8004d54 <HAL_TIM_IC_CaptureCallback>
 800486e:	e007      	b.n	8004880 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	0018      	movs	r0, r3
 8004874:	f000 fa66 	bl	8004d44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	0018      	movs	r0, r3
 800487c:	f000 fa72 	bl	8004d64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	2210      	movs	r2, #16
 800488a:	4013      	ands	r3, r2
 800488c:	d022      	beq.n	80048d4 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2210      	movs	r2, #16
 8004892:	4013      	ands	r3, r2
 8004894:	d01e      	beq.n	80048d4 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	2211      	movs	r2, #17
 800489c:	4252      	negs	r2, r2
 800489e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2208      	movs	r2, #8
 80048a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	69da      	ldr	r2, [r3, #28]
 80048ac:	23c0      	movs	r3, #192	; 0xc0
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	4013      	ands	r3, r2
 80048b2:	d004      	beq.n	80048be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	0018      	movs	r0, r3
 80048b8:	f000 fa4c 	bl	8004d54 <HAL_TIM_IC_CaptureCallback>
 80048bc:	e007      	b.n	80048ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	0018      	movs	r0, r3
 80048c2:	f000 fa3f 	bl	8004d44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	0018      	movs	r0, r3
 80048ca:	f000 fa4b 	bl	8004d64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	2201      	movs	r2, #1
 80048d8:	4013      	ands	r3, r2
 80048da:	d00c      	beq.n	80048f6 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2201      	movs	r2, #1
 80048e0:	4013      	ands	r3, r2
 80048e2:	d008      	beq.n	80048f6 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	2202      	movs	r2, #2
 80048ea:	4252      	negs	r2, r2
 80048ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	0018      	movs	r0, r3
 80048f2:	f7fc fc47 	bl	8001184 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	2280      	movs	r2, #128	; 0x80
 80048fa:	4013      	ands	r3, r2
 80048fc:	d104      	bne.n	8004908 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	2380      	movs	r3, #128	; 0x80
 8004902:	019b      	lsls	r3, r3, #6
 8004904:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004906:	d00b      	beq.n	8004920 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2280      	movs	r2, #128	; 0x80
 800490c:	4013      	ands	r3, r2
 800490e:	d007      	beq.n	8004920 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a1e      	ldr	r2, [pc, #120]	; (8004990 <HAL_TIM_IRQHandler+0x208>)
 8004916:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	0018      	movs	r0, r3
 800491c:	f000 feba 	bl	8005694 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004920:	68ba      	ldr	r2, [r7, #8]
 8004922:	2380      	movs	r3, #128	; 0x80
 8004924:	005b      	lsls	r3, r3, #1
 8004926:	4013      	ands	r3, r2
 8004928:	d00b      	beq.n	8004942 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2280      	movs	r2, #128	; 0x80
 800492e:	4013      	ands	r3, r2
 8004930:	d007      	beq.n	8004942 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a17      	ldr	r2, [pc, #92]	; (8004994 <HAL_TIM_IRQHandler+0x20c>)
 8004938:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	0018      	movs	r0, r3
 800493e:	f000 feb1 	bl	80056a4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	2240      	movs	r2, #64	; 0x40
 8004946:	4013      	ands	r3, r2
 8004948:	d00c      	beq.n	8004964 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2240      	movs	r2, #64	; 0x40
 800494e:	4013      	ands	r3, r2
 8004950:	d008      	beq.n	8004964 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	2241      	movs	r2, #65	; 0x41
 8004958:	4252      	negs	r2, r2
 800495a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	0018      	movs	r0, r3
 8004960:	f000 fa08 	bl	8004d74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	2220      	movs	r2, #32
 8004968:	4013      	ands	r3, r2
 800496a:	d00c      	beq.n	8004986 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2220      	movs	r2, #32
 8004970:	4013      	ands	r3, r2
 8004972:	d008      	beq.n	8004986 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2221      	movs	r2, #33	; 0x21
 800497a:	4252      	negs	r2, r2
 800497c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	0018      	movs	r0, r3
 8004982:	f000 fe7f 	bl	8005684 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004986:	46c0      	nop			; (mov r8, r8)
 8004988:	46bd      	mov	sp, r7
 800498a:	b004      	add	sp, #16
 800498c:	bd80      	pop	{r7, pc}
 800498e:	46c0      	nop			; (mov r8, r8)
 8004990:	ffffdf7f 	.word	0xffffdf7f
 8004994:	fffffeff 	.word	0xfffffeff

08004998 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af00      	add	r7, sp, #0
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049a4:	2317      	movs	r3, #23
 80049a6:	18fb      	adds	r3, r7, r3
 80049a8:	2200      	movs	r2, #0
 80049aa:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	223c      	movs	r2, #60	; 0x3c
 80049b0:	5c9b      	ldrb	r3, [r3, r2]
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d101      	bne.n	80049ba <HAL_TIM_PWM_ConfigChannel+0x22>
 80049b6:	2302      	movs	r3, #2
 80049b8:	e0e5      	b.n	8004b86 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	223c      	movs	r2, #60	; 0x3c
 80049be:	2101      	movs	r1, #1
 80049c0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2b14      	cmp	r3, #20
 80049c6:	d900      	bls.n	80049ca <HAL_TIM_PWM_ConfigChannel+0x32>
 80049c8:	e0d1      	b.n	8004b6e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	009a      	lsls	r2, r3, #2
 80049ce:	4b70      	ldr	r3, [pc, #448]	; (8004b90 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80049d0:	18d3      	adds	r3, r2, r3
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	0011      	movs	r1, r2
 80049de:	0018      	movs	r0, r3
 80049e0:	f000 fa5e 	bl	8004ea0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	699a      	ldr	r2, [r3, #24]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	2108      	movs	r1, #8
 80049f0:	430a      	orrs	r2, r1
 80049f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	699a      	ldr	r2, [r3, #24]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2104      	movs	r1, #4
 8004a00:	438a      	bics	r2, r1
 8004a02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	6999      	ldr	r1, [r3, #24]
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	691a      	ldr	r2, [r3, #16]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	430a      	orrs	r2, r1
 8004a14:	619a      	str	r2, [r3, #24]
      break;
 8004a16:	e0af      	b.n	8004b78 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	0011      	movs	r1, r2
 8004a20:	0018      	movs	r0, r3
 8004a22:	f000 fac7 	bl	8004fb4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	699a      	ldr	r2, [r3, #24]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	2180      	movs	r1, #128	; 0x80
 8004a32:	0109      	lsls	r1, r1, #4
 8004a34:	430a      	orrs	r2, r1
 8004a36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	699a      	ldr	r2, [r3, #24]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4954      	ldr	r1, [pc, #336]	; (8004b94 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004a44:	400a      	ands	r2, r1
 8004a46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	6999      	ldr	r1, [r3, #24]
 8004a4e:	68bb      	ldr	r3, [r7, #8]
 8004a50:	691b      	ldr	r3, [r3, #16]
 8004a52:	021a      	lsls	r2, r3, #8
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	430a      	orrs	r2, r1
 8004a5a:	619a      	str	r2, [r3, #24]
      break;
 8004a5c:	e08c      	b.n	8004b78 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68ba      	ldr	r2, [r7, #8]
 8004a64:	0011      	movs	r1, r2
 8004a66:	0018      	movs	r0, r3
 8004a68:	f000 fb28 	bl	80050bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	69da      	ldr	r2, [r3, #28]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2108      	movs	r1, #8
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	69da      	ldr	r2, [r3, #28]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2104      	movs	r1, #4
 8004a88:	438a      	bics	r2, r1
 8004a8a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	69d9      	ldr	r1, [r3, #28]
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	691a      	ldr	r2, [r3, #16]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	430a      	orrs	r2, r1
 8004a9c:	61da      	str	r2, [r3, #28]
      break;
 8004a9e:	e06b      	b.n	8004b78 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68ba      	ldr	r2, [r7, #8]
 8004aa6:	0011      	movs	r1, r2
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	f000 fb8f 	bl	80051cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	69da      	ldr	r2, [r3, #28]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2180      	movs	r1, #128	; 0x80
 8004aba:	0109      	lsls	r1, r1, #4
 8004abc:	430a      	orrs	r2, r1
 8004abe:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	69da      	ldr	r2, [r3, #28]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	4932      	ldr	r1, [pc, #200]	; (8004b94 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004acc:	400a      	ands	r2, r1
 8004ace:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	69d9      	ldr	r1, [r3, #28]
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	691b      	ldr	r3, [r3, #16]
 8004ada:	021a      	lsls	r2, r3, #8
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	430a      	orrs	r2, r1
 8004ae2:	61da      	str	r2, [r3, #28]
      break;
 8004ae4:	e048      	b.n	8004b78 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	0011      	movs	r1, r2
 8004aee:	0018      	movs	r0, r3
 8004af0:	f000 fbd6 	bl	80052a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	2108      	movs	r1, #8
 8004b00:	430a      	orrs	r2, r1
 8004b02:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2104      	movs	r1, #4
 8004b10:	438a      	bics	r2, r1
 8004b12:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	691a      	ldr	r2, [r3, #16]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	430a      	orrs	r2, r1
 8004b24:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004b26:	e027      	b.n	8004b78 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	68ba      	ldr	r2, [r7, #8]
 8004b2e:	0011      	movs	r1, r2
 8004b30:	0018      	movs	r0, r3
 8004b32:	f000 fc15 	bl	8005360 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	2180      	movs	r1, #128	; 0x80
 8004b42:	0109      	lsls	r1, r1, #4
 8004b44:	430a      	orrs	r2, r1
 8004b46:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4910      	ldr	r1, [pc, #64]	; (8004b94 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004b54:	400a      	ands	r2, r1
 8004b56:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	021a      	lsls	r2, r3, #8
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004b6c:	e004      	b.n	8004b78 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004b6e:	2317      	movs	r3, #23
 8004b70:	18fb      	adds	r3, r7, r3
 8004b72:	2201      	movs	r2, #1
 8004b74:	701a      	strb	r2, [r3, #0]
      break;
 8004b76:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	223c      	movs	r2, #60	; 0x3c
 8004b7c:	2100      	movs	r1, #0
 8004b7e:	5499      	strb	r1, [r3, r2]

  return status;
 8004b80:	2317      	movs	r3, #23
 8004b82:	18fb      	adds	r3, r7, r3
 8004b84:	781b      	ldrb	r3, [r3, #0]
}
 8004b86:	0018      	movs	r0, r3
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	b006      	add	sp, #24
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	46c0      	nop			; (mov r8, r8)
 8004b90:	08007c28 	.word	0x08007c28
 8004b94:	fffffbff 	.word	0xfffffbff

08004b98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ba2:	230f      	movs	r3, #15
 8004ba4:	18fb      	adds	r3, r7, r3
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	223c      	movs	r2, #60	; 0x3c
 8004bae:	5c9b      	ldrb	r3, [r3, r2]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d101      	bne.n	8004bb8 <HAL_TIM_ConfigClockSource+0x20>
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	e0bc      	b.n	8004d32 <HAL_TIM_ConfigClockSource+0x19a>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	223c      	movs	r2, #60	; 0x3c
 8004bbc:	2101      	movs	r1, #1
 8004bbe:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	223d      	movs	r2, #61	; 0x3d
 8004bc4:	2102      	movs	r1, #2
 8004bc6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	689b      	ldr	r3, [r3, #8]
 8004bce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	4a5a      	ldr	r2, [pc, #360]	; (8004d3c <HAL_TIM_ConfigClockSource+0x1a4>)
 8004bd4:	4013      	ands	r3, r2
 8004bd6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	4a59      	ldr	r2, [pc, #356]	; (8004d40 <HAL_TIM_ConfigClockSource+0x1a8>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2280      	movs	r2, #128	; 0x80
 8004bee:	0192      	lsls	r2, r2, #6
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d040      	beq.n	8004c76 <HAL_TIM_ConfigClockSource+0xde>
 8004bf4:	2280      	movs	r2, #128	; 0x80
 8004bf6:	0192      	lsls	r2, r2, #6
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d900      	bls.n	8004bfe <HAL_TIM_ConfigClockSource+0x66>
 8004bfc:	e088      	b.n	8004d10 <HAL_TIM_ConfigClockSource+0x178>
 8004bfe:	2280      	movs	r2, #128	; 0x80
 8004c00:	0152      	lsls	r2, r2, #5
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d100      	bne.n	8004c08 <HAL_TIM_ConfigClockSource+0x70>
 8004c06:	e088      	b.n	8004d1a <HAL_TIM_ConfigClockSource+0x182>
 8004c08:	2280      	movs	r2, #128	; 0x80
 8004c0a:	0152      	lsls	r2, r2, #5
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d900      	bls.n	8004c12 <HAL_TIM_ConfigClockSource+0x7a>
 8004c10:	e07e      	b.n	8004d10 <HAL_TIM_ConfigClockSource+0x178>
 8004c12:	2b70      	cmp	r3, #112	; 0x70
 8004c14:	d018      	beq.n	8004c48 <HAL_TIM_ConfigClockSource+0xb0>
 8004c16:	d900      	bls.n	8004c1a <HAL_TIM_ConfigClockSource+0x82>
 8004c18:	e07a      	b.n	8004d10 <HAL_TIM_ConfigClockSource+0x178>
 8004c1a:	2b60      	cmp	r3, #96	; 0x60
 8004c1c:	d04f      	beq.n	8004cbe <HAL_TIM_ConfigClockSource+0x126>
 8004c1e:	d900      	bls.n	8004c22 <HAL_TIM_ConfigClockSource+0x8a>
 8004c20:	e076      	b.n	8004d10 <HAL_TIM_ConfigClockSource+0x178>
 8004c22:	2b50      	cmp	r3, #80	; 0x50
 8004c24:	d03b      	beq.n	8004c9e <HAL_TIM_ConfigClockSource+0x106>
 8004c26:	d900      	bls.n	8004c2a <HAL_TIM_ConfigClockSource+0x92>
 8004c28:	e072      	b.n	8004d10 <HAL_TIM_ConfigClockSource+0x178>
 8004c2a:	2b40      	cmp	r3, #64	; 0x40
 8004c2c:	d057      	beq.n	8004cde <HAL_TIM_ConfigClockSource+0x146>
 8004c2e:	d900      	bls.n	8004c32 <HAL_TIM_ConfigClockSource+0x9a>
 8004c30:	e06e      	b.n	8004d10 <HAL_TIM_ConfigClockSource+0x178>
 8004c32:	2b30      	cmp	r3, #48	; 0x30
 8004c34:	d063      	beq.n	8004cfe <HAL_TIM_ConfigClockSource+0x166>
 8004c36:	d86b      	bhi.n	8004d10 <HAL_TIM_ConfigClockSource+0x178>
 8004c38:	2b20      	cmp	r3, #32
 8004c3a:	d060      	beq.n	8004cfe <HAL_TIM_ConfigClockSource+0x166>
 8004c3c:	d868      	bhi.n	8004d10 <HAL_TIM_ConfigClockSource+0x178>
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d05d      	beq.n	8004cfe <HAL_TIM_ConfigClockSource+0x166>
 8004c42:	2b10      	cmp	r3, #16
 8004c44:	d05b      	beq.n	8004cfe <HAL_TIM_ConfigClockSource+0x166>
 8004c46:	e063      	b.n	8004d10 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c58:	f000 fc62 	bl	8005520 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	2277      	movs	r2, #119	; 0x77
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	609a      	str	r2, [r3, #8]
      break;
 8004c74:	e052      	b.n	8004d1c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004c86:	f000 fc4b 	bl	8005520 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	689a      	ldr	r2, [r3, #8]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2180      	movs	r1, #128	; 0x80
 8004c96:	01c9      	lsls	r1, r1, #7
 8004c98:	430a      	orrs	r2, r1
 8004c9a:	609a      	str	r2, [r3, #8]
      break;
 8004c9c:	e03e      	b.n	8004d1c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004caa:	001a      	movs	r2, r3
 8004cac:	f000 fbbc 	bl	8005428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2150      	movs	r1, #80	; 0x50
 8004cb6:	0018      	movs	r0, r3
 8004cb8:	f000 fc16 	bl	80054e8 <TIM_ITRx_SetConfig>
      break;
 8004cbc:	e02e      	b.n	8004d1c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cca:	001a      	movs	r2, r3
 8004ccc:	f000 fbda 	bl	8005484 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2160      	movs	r1, #96	; 0x60
 8004cd6:	0018      	movs	r0, r3
 8004cd8:	f000 fc06 	bl	80054e8 <TIM_ITRx_SetConfig>
      break;
 8004cdc:	e01e      	b.n	8004d1c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cea:	001a      	movs	r2, r3
 8004cec:	f000 fb9c 	bl	8005428 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	2140      	movs	r1, #64	; 0x40
 8004cf6:	0018      	movs	r0, r3
 8004cf8:	f000 fbf6 	bl	80054e8 <TIM_ITRx_SetConfig>
      break;
 8004cfc:	e00e      	b.n	8004d1c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681a      	ldr	r2, [r3, #0]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	0019      	movs	r1, r3
 8004d08:	0010      	movs	r0, r2
 8004d0a:	f000 fbed 	bl	80054e8 <TIM_ITRx_SetConfig>
      break;
 8004d0e:	e005      	b.n	8004d1c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8004d10:	230f      	movs	r3, #15
 8004d12:	18fb      	adds	r3, r7, r3
 8004d14:	2201      	movs	r2, #1
 8004d16:	701a      	strb	r2, [r3, #0]
      break;
 8004d18:	e000      	b.n	8004d1c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8004d1a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	223d      	movs	r2, #61	; 0x3d
 8004d20:	2101      	movs	r1, #1
 8004d22:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	223c      	movs	r2, #60	; 0x3c
 8004d28:	2100      	movs	r1, #0
 8004d2a:	5499      	strb	r1, [r3, r2]

  return status;
 8004d2c:	230f      	movs	r3, #15
 8004d2e:	18fb      	adds	r3, r7, r3
 8004d30:	781b      	ldrb	r3, [r3, #0]
}
 8004d32:	0018      	movs	r0, r3
 8004d34:	46bd      	mov	sp, r7
 8004d36:	b004      	add	sp, #16
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	46c0      	nop			; (mov r8, r8)
 8004d3c:	ffceff88 	.word	0xffceff88
 8004d40:	ffff00ff 	.word	0xffff00ff

08004d44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b082      	sub	sp, #8
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004d4c:	46c0      	nop			; (mov r8, r8)
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	b002      	add	sp, #8
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b082      	sub	sp, #8
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004d5c:	46c0      	nop			; (mov r8, r8)
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	b002      	add	sp, #8
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b082      	sub	sp, #8
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004d6c:	46c0      	nop			; (mov r8, r8)
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	b002      	add	sp, #8
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b082      	sub	sp, #8
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004d7c:	46c0      	nop			; (mov r8, r8)
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	b002      	add	sp, #8
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a3b      	ldr	r2, [pc, #236]	; (8004e84 <TIM_Base_SetConfig+0x100>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d008      	beq.n	8004dae <TIM_Base_SetConfig+0x2a>
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	2380      	movs	r3, #128	; 0x80
 8004da0:	05db      	lsls	r3, r3, #23
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d003      	beq.n	8004dae <TIM_Base_SetConfig+0x2a>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a37      	ldr	r2, [pc, #220]	; (8004e88 <TIM_Base_SetConfig+0x104>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d108      	bne.n	8004dc0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2270      	movs	r2, #112	; 0x70
 8004db2:	4393      	bics	r3, r2
 8004db4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	68fa      	ldr	r2, [r7, #12]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	4a30      	ldr	r2, [pc, #192]	; (8004e84 <TIM_Base_SetConfig+0x100>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d018      	beq.n	8004dfa <TIM_Base_SetConfig+0x76>
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	2380      	movs	r3, #128	; 0x80
 8004dcc:	05db      	lsls	r3, r3, #23
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d013      	beq.n	8004dfa <TIM_Base_SetConfig+0x76>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a2c      	ldr	r2, [pc, #176]	; (8004e88 <TIM_Base_SetConfig+0x104>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d00f      	beq.n	8004dfa <TIM_Base_SetConfig+0x76>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	4a2b      	ldr	r2, [pc, #172]	; (8004e8c <TIM_Base_SetConfig+0x108>)
 8004dde:	4293      	cmp	r3, r2
 8004de0:	d00b      	beq.n	8004dfa <TIM_Base_SetConfig+0x76>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	4a2a      	ldr	r2, [pc, #168]	; (8004e90 <TIM_Base_SetConfig+0x10c>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d007      	beq.n	8004dfa <TIM_Base_SetConfig+0x76>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	4a29      	ldr	r2, [pc, #164]	; (8004e94 <TIM_Base_SetConfig+0x110>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d003      	beq.n	8004dfa <TIM_Base_SetConfig+0x76>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	4a28      	ldr	r2, [pc, #160]	; (8004e98 <TIM_Base_SetConfig+0x114>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d108      	bne.n	8004e0c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	4a27      	ldr	r2, [pc, #156]	; (8004e9c <TIM_Base_SetConfig+0x118>)
 8004dfe:	4013      	ands	r3, r2
 8004e00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2280      	movs	r2, #128	; 0x80
 8004e10:	4393      	bics	r3, r2
 8004e12:	001a      	movs	r2, r3
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	695b      	ldr	r3, [r3, #20]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	689a      	ldr	r2, [r3, #8]
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a13      	ldr	r2, [pc, #76]	; (8004e84 <TIM_Base_SetConfig+0x100>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d00b      	beq.n	8004e52 <TIM_Base_SetConfig+0xce>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a14      	ldr	r2, [pc, #80]	; (8004e90 <TIM_Base_SetConfig+0x10c>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d007      	beq.n	8004e52 <TIM_Base_SetConfig+0xce>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a13      	ldr	r2, [pc, #76]	; (8004e94 <TIM_Base_SetConfig+0x110>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d003      	beq.n	8004e52 <TIM_Base_SetConfig+0xce>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a12      	ldr	r2, [pc, #72]	; (8004e98 <TIM_Base_SetConfig+0x114>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d103      	bne.n	8004e5a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	691a      	ldr	r2, [r3, #16]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	2201      	movs	r2, #1
 8004e66:	4013      	ands	r3, r2
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d106      	bne.n	8004e7a <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	2201      	movs	r2, #1
 8004e72:	4393      	bics	r3, r2
 8004e74:	001a      	movs	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	611a      	str	r2, [r3, #16]
  }
}
 8004e7a:	46c0      	nop			; (mov r8, r8)
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	b004      	add	sp, #16
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	46c0      	nop			; (mov r8, r8)
 8004e84:	40012c00 	.word	0x40012c00
 8004e88:	40000400 	.word	0x40000400
 8004e8c:	40002000 	.word	0x40002000
 8004e90:	40014000 	.word	0x40014000
 8004e94:	40014400 	.word	0x40014400
 8004e98:	40014800 	.word	0x40014800
 8004e9c:	fffffcff 	.word	0xfffffcff

08004ea0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a1b      	ldr	r3, [r3, #32]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	4393      	bics	r3, r2
 8004eb8:	001a      	movs	r2, r3
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	699b      	ldr	r3, [r3, #24]
 8004ec8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	4a32      	ldr	r2, [pc, #200]	; (8004f98 <TIM_OC1_SetConfig+0xf8>)
 8004ece:	4013      	ands	r3, r2
 8004ed0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2203      	movs	r2, #3
 8004ed6:	4393      	bics	r3, r2
 8004ed8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	4393      	bics	r3, r2
 8004eea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	697a      	ldr	r2, [r7, #20]
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a28      	ldr	r2, [pc, #160]	; (8004f9c <TIM_OC1_SetConfig+0xfc>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d00b      	beq.n	8004f16 <TIM_OC1_SetConfig+0x76>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a27      	ldr	r2, [pc, #156]	; (8004fa0 <TIM_OC1_SetConfig+0x100>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d007      	beq.n	8004f16 <TIM_OC1_SetConfig+0x76>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a26      	ldr	r2, [pc, #152]	; (8004fa4 <TIM_OC1_SetConfig+0x104>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d003      	beq.n	8004f16 <TIM_OC1_SetConfig+0x76>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a25      	ldr	r2, [pc, #148]	; (8004fa8 <TIM_OC1_SetConfig+0x108>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d10c      	bne.n	8004f30 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	2208      	movs	r2, #8
 8004f1a:	4393      	bics	r3, r2
 8004f1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	697a      	ldr	r2, [r7, #20]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	2204      	movs	r2, #4
 8004f2c:	4393      	bics	r3, r2
 8004f2e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	4a1a      	ldr	r2, [pc, #104]	; (8004f9c <TIM_OC1_SetConfig+0xfc>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d00b      	beq.n	8004f50 <TIM_OC1_SetConfig+0xb0>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a19      	ldr	r2, [pc, #100]	; (8004fa0 <TIM_OC1_SetConfig+0x100>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d007      	beq.n	8004f50 <TIM_OC1_SetConfig+0xb0>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	4a18      	ldr	r2, [pc, #96]	; (8004fa4 <TIM_OC1_SetConfig+0x104>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d003      	beq.n	8004f50 <TIM_OC1_SetConfig+0xb0>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	4a17      	ldr	r2, [pc, #92]	; (8004fa8 <TIM_OC1_SetConfig+0x108>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d111      	bne.n	8004f74 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	4a16      	ldr	r2, [pc, #88]	; (8004fac <TIM_OC1_SetConfig+0x10c>)
 8004f54:	4013      	ands	r3, r2
 8004f56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	4a15      	ldr	r2, [pc, #84]	; (8004fb0 <TIM_OC1_SetConfig+0x110>)
 8004f5c:	4013      	ands	r3, r2
 8004f5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	695b      	ldr	r3, [r3, #20]
 8004f64:	693a      	ldr	r2, [r7, #16]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	699b      	ldr	r3, [r3, #24]
 8004f6e:	693a      	ldr	r2, [r7, #16]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	693a      	ldr	r2, [r7, #16]
 8004f78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	685a      	ldr	r2, [r3, #4]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	697a      	ldr	r2, [r7, #20]
 8004f8c:	621a      	str	r2, [r3, #32]
}
 8004f8e:	46c0      	nop			; (mov r8, r8)
 8004f90:	46bd      	mov	sp, r7
 8004f92:	b006      	add	sp, #24
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	46c0      	nop			; (mov r8, r8)
 8004f98:	fffeff8f 	.word	0xfffeff8f
 8004f9c:	40012c00 	.word	0x40012c00
 8004fa0:	40014000 	.word	0x40014000
 8004fa4:	40014400 	.word	0x40014400
 8004fa8:	40014800 	.word	0x40014800
 8004fac:	fffffeff 	.word	0xfffffeff
 8004fb0:	fffffdff 	.word	0xfffffdff

08004fb4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b086      	sub	sp, #24
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
 8004fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6a1b      	ldr	r3, [r3, #32]
 8004fc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6a1b      	ldr	r3, [r3, #32]
 8004fc8:	2210      	movs	r2, #16
 8004fca:	4393      	bics	r3, r2
 8004fcc:	001a      	movs	r2, r3
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	699b      	ldr	r3, [r3, #24]
 8004fdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	4a2e      	ldr	r2, [pc, #184]	; (800509c <TIM_OC2_SetConfig+0xe8>)
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	4a2d      	ldr	r2, [pc, #180]	; (80050a0 <TIM_OC2_SetConfig+0xec>)
 8004fea:	4013      	ands	r3, r2
 8004fec:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fee:	683b      	ldr	r3, [r7, #0]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	021b      	lsls	r3, r3, #8
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	2220      	movs	r2, #32
 8004ffe:	4393      	bics	r3, r2
 8005000:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	011b      	lsls	r3, r3, #4
 8005008:	697a      	ldr	r2, [r7, #20]
 800500a:	4313      	orrs	r3, r2
 800500c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a24      	ldr	r2, [pc, #144]	; (80050a4 <TIM_OC2_SetConfig+0xf0>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d10d      	bne.n	8005032 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	2280      	movs	r2, #128	; 0x80
 800501a:	4393      	bics	r3, r2
 800501c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	011b      	lsls	r3, r3, #4
 8005024:	697a      	ldr	r2, [r7, #20]
 8005026:	4313      	orrs	r3, r2
 8005028:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	2240      	movs	r2, #64	; 0x40
 800502e:	4393      	bics	r3, r2
 8005030:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a1b      	ldr	r2, [pc, #108]	; (80050a4 <TIM_OC2_SetConfig+0xf0>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d00b      	beq.n	8005052 <TIM_OC2_SetConfig+0x9e>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a1a      	ldr	r2, [pc, #104]	; (80050a8 <TIM_OC2_SetConfig+0xf4>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d007      	beq.n	8005052 <TIM_OC2_SetConfig+0x9e>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a19      	ldr	r2, [pc, #100]	; (80050ac <TIM_OC2_SetConfig+0xf8>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d003      	beq.n	8005052 <TIM_OC2_SetConfig+0x9e>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a18      	ldr	r2, [pc, #96]	; (80050b0 <TIM_OC2_SetConfig+0xfc>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d113      	bne.n	800507a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	4a17      	ldr	r2, [pc, #92]	; (80050b4 <TIM_OC2_SetConfig+0x100>)
 8005056:	4013      	ands	r3, r2
 8005058:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800505a:	693b      	ldr	r3, [r7, #16]
 800505c:	4a16      	ldr	r2, [pc, #88]	; (80050b8 <TIM_OC2_SetConfig+0x104>)
 800505e:	4013      	ands	r3, r2
 8005060:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	695b      	ldr	r3, [r3, #20]
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	693a      	ldr	r2, [r7, #16]
 800506a:	4313      	orrs	r3, r2
 800506c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	699b      	ldr	r3, [r3, #24]
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	4313      	orrs	r3, r2
 8005078:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	68fa      	ldr	r2, [r7, #12]
 8005084:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	685a      	ldr	r2, [r3, #4]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	621a      	str	r2, [r3, #32]
}
 8005094:	46c0      	nop			; (mov r8, r8)
 8005096:	46bd      	mov	sp, r7
 8005098:	b006      	add	sp, #24
 800509a:	bd80      	pop	{r7, pc}
 800509c:	feff8fff 	.word	0xfeff8fff
 80050a0:	fffffcff 	.word	0xfffffcff
 80050a4:	40012c00 	.word	0x40012c00
 80050a8:	40014000 	.word	0x40014000
 80050ac:	40014400 	.word	0x40014400
 80050b0:	40014800 	.word	0x40014800
 80050b4:	fffffbff 	.word	0xfffffbff
 80050b8:	fffff7ff 	.word	0xfffff7ff

080050bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b086      	sub	sp, #24
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a1b      	ldr	r3, [r3, #32]
 80050d0:	4a33      	ldr	r2, [pc, #204]	; (80051a0 <TIM_OC3_SetConfig+0xe4>)
 80050d2:	401a      	ands	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	69db      	ldr	r3, [r3, #28]
 80050e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	4a2f      	ldr	r2, [pc, #188]	; (80051a4 <TIM_OC3_SetConfig+0xe8>)
 80050e8:	4013      	ands	r3, r2
 80050ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2203      	movs	r2, #3
 80050f0:	4393      	bics	r3, r2
 80050f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	68fa      	ldr	r2, [r7, #12]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	4a29      	ldr	r2, [pc, #164]	; (80051a8 <TIM_OC3_SetConfig+0xec>)
 8005102:	4013      	ands	r3, r2
 8005104:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	021b      	lsls	r3, r3, #8
 800510c:	697a      	ldr	r2, [r7, #20]
 800510e:	4313      	orrs	r3, r2
 8005110:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	4a25      	ldr	r2, [pc, #148]	; (80051ac <TIM_OC3_SetConfig+0xf0>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d10d      	bne.n	8005136 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	4a24      	ldr	r2, [pc, #144]	; (80051b0 <TIM_OC3_SetConfig+0xf4>)
 800511e:	4013      	ands	r3, r2
 8005120:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	021b      	lsls	r3, r3, #8
 8005128:	697a      	ldr	r2, [r7, #20]
 800512a:	4313      	orrs	r3, r2
 800512c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	4a20      	ldr	r2, [pc, #128]	; (80051b4 <TIM_OC3_SetConfig+0xf8>)
 8005132:	4013      	ands	r3, r2
 8005134:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	4a1c      	ldr	r2, [pc, #112]	; (80051ac <TIM_OC3_SetConfig+0xf0>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d00b      	beq.n	8005156 <TIM_OC3_SetConfig+0x9a>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	4a1d      	ldr	r2, [pc, #116]	; (80051b8 <TIM_OC3_SetConfig+0xfc>)
 8005142:	4293      	cmp	r3, r2
 8005144:	d007      	beq.n	8005156 <TIM_OC3_SetConfig+0x9a>
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4a1c      	ldr	r2, [pc, #112]	; (80051bc <TIM_OC3_SetConfig+0x100>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d003      	beq.n	8005156 <TIM_OC3_SetConfig+0x9a>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	4a1b      	ldr	r2, [pc, #108]	; (80051c0 <TIM_OC3_SetConfig+0x104>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d113      	bne.n	800517e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	4a1a      	ldr	r2, [pc, #104]	; (80051c4 <TIM_OC3_SetConfig+0x108>)
 800515a:	4013      	ands	r3, r2
 800515c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	4a19      	ldr	r2, [pc, #100]	; (80051c8 <TIM_OC3_SetConfig+0x10c>)
 8005162:	4013      	ands	r3, r2
 8005164:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	695b      	ldr	r3, [r3, #20]
 800516a:	011b      	lsls	r3, r3, #4
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	4313      	orrs	r3, r2
 8005170:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	699b      	ldr	r3, [r3, #24]
 8005176:	011b      	lsls	r3, r3, #4
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	4313      	orrs	r3, r2
 800517c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	693a      	ldr	r2, [r7, #16]
 8005182:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	697a      	ldr	r2, [r7, #20]
 8005196:	621a      	str	r2, [r3, #32]
}
 8005198:	46c0      	nop			; (mov r8, r8)
 800519a:	46bd      	mov	sp, r7
 800519c:	b006      	add	sp, #24
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	fffffeff 	.word	0xfffffeff
 80051a4:	fffeff8f 	.word	0xfffeff8f
 80051a8:	fffffdff 	.word	0xfffffdff
 80051ac:	40012c00 	.word	0x40012c00
 80051b0:	fffff7ff 	.word	0xfffff7ff
 80051b4:	fffffbff 	.word	0xfffffbff
 80051b8:	40014000 	.word	0x40014000
 80051bc:	40014400 	.word	0x40014400
 80051c0:	40014800 	.word	0x40014800
 80051c4:	ffffefff 	.word	0xffffefff
 80051c8:	ffffdfff 	.word	0xffffdfff

080051cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b086      	sub	sp, #24
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a1b      	ldr	r3, [r3, #32]
 80051da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a1b      	ldr	r3, [r3, #32]
 80051e0:	4a26      	ldr	r2, [pc, #152]	; (800527c <TIM_OC4_SetConfig+0xb0>)
 80051e2:	401a      	ands	r2, r3
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	69db      	ldr	r3, [r3, #28]
 80051f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	4a22      	ldr	r2, [pc, #136]	; (8005280 <TIM_OC4_SetConfig+0xb4>)
 80051f8:	4013      	ands	r3, r2
 80051fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	4a21      	ldr	r2, [pc, #132]	; (8005284 <TIM_OC4_SetConfig+0xb8>)
 8005200:	4013      	ands	r3, r2
 8005202:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	021b      	lsls	r3, r3, #8
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	4313      	orrs	r3, r2
 800520e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	4a1d      	ldr	r2, [pc, #116]	; (8005288 <TIM_OC4_SetConfig+0xbc>)
 8005214:	4013      	ands	r3, r2
 8005216:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	031b      	lsls	r3, r3, #12
 800521e:	693a      	ldr	r2, [r7, #16]
 8005220:	4313      	orrs	r3, r2
 8005222:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a19      	ldr	r2, [pc, #100]	; (800528c <TIM_OC4_SetConfig+0xc0>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d00b      	beq.n	8005244 <TIM_OC4_SetConfig+0x78>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a18      	ldr	r2, [pc, #96]	; (8005290 <TIM_OC4_SetConfig+0xc4>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d007      	beq.n	8005244 <TIM_OC4_SetConfig+0x78>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a17      	ldr	r2, [pc, #92]	; (8005294 <TIM_OC4_SetConfig+0xc8>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d003      	beq.n	8005244 <TIM_OC4_SetConfig+0x78>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a16      	ldr	r2, [pc, #88]	; (8005298 <TIM_OC4_SetConfig+0xcc>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d109      	bne.n	8005258 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005244:	697b      	ldr	r3, [r7, #20]
 8005246:	4a15      	ldr	r2, [pc, #84]	; (800529c <TIM_OC4_SetConfig+0xd0>)
 8005248:	4013      	ands	r3, r2
 800524a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	695b      	ldr	r3, [r3, #20]
 8005250:	019b      	lsls	r3, r3, #6
 8005252:	697a      	ldr	r2, [r7, #20]
 8005254:	4313      	orrs	r3, r2
 8005256:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	697a      	ldr	r2, [r7, #20]
 800525c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	693a      	ldr	r2, [r7, #16]
 8005270:	621a      	str	r2, [r3, #32]
}
 8005272:	46c0      	nop			; (mov r8, r8)
 8005274:	46bd      	mov	sp, r7
 8005276:	b006      	add	sp, #24
 8005278:	bd80      	pop	{r7, pc}
 800527a:	46c0      	nop			; (mov r8, r8)
 800527c:	ffffefff 	.word	0xffffefff
 8005280:	feff8fff 	.word	0xfeff8fff
 8005284:	fffffcff 	.word	0xfffffcff
 8005288:	ffffdfff 	.word	0xffffdfff
 800528c:	40012c00 	.word	0x40012c00
 8005290:	40014000 	.word	0x40014000
 8005294:	40014400 	.word	0x40014400
 8005298:	40014800 	.word	0x40014800
 800529c:	ffffbfff 	.word	0xffffbfff

080052a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b086      	sub	sp, #24
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6a1b      	ldr	r3, [r3, #32]
 80052ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a1b      	ldr	r3, [r3, #32]
 80052b4:	4a23      	ldr	r2, [pc, #140]	; (8005344 <TIM_OC5_SetConfig+0xa4>)
 80052b6:	401a      	ands	r2, r3
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	4a1f      	ldr	r2, [pc, #124]	; (8005348 <TIM_OC5_SetConfig+0xa8>)
 80052cc:	4013      	ands	r3, r2
 80052ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80052da:	693b      	ldr	r3, [r7, #16]
 80052dc:	4a1b      	ldr	r2, [pc, #108]	; (800534c <TIM_OC5_SetConfig+0xac>)
 80052de:	4013      	ands	r3, r2
 80052e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	041b      	lsls	r3, r3, #16
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a17      	ldr	r2, [pc, #92]	; (8005350 <TIM_OC5_SetConfig+0xb0>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d00b      	beq.n	800530e <TIM_OC5_SetConfig+0x6e>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a16      	ldr	r2, [pc, #88]	; (8005354 <TIM_OC5_SetConfig+0xb4>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d007      	beq.n	800530e <TIM_OC5_SetConfig+0x6e>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a15      	ldr	r2, [pc, #84]	; (8005358 <TIM_OC5_SetConfig+0xb8>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d003      	beq.n	800530e <TIM_OC5_SetConfig+0x6e>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a14      	ldr	r2, [pc, #80]	; (800535c <TIM_OC5_SetConfig+0xbc>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d109      	bne.n	8005322 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	4a0c      	ldr	r2, [pc, #48]	; (8005344 <TIM_OC5_SetConfig+0xa4>)
 8005312:	4013      	ands	r3, r2
 8005314:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	695b      	ldr	r3, [r3, #20]
 800531a:	021b      	lsls	r3, r3, #8
 800531c:	697a      	ldr	r2, [r7, #20]
 800531e:	4313      	orrs	r3, r2
 8005320:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	697a      	ldr	r2, [r7, #20]
 8005326:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	685a      	ldr	r2, [r3, #4]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	621a      	str	r2, [r3, #32]
}
 800533c:	46c0      	nop			; (mov r8, r8)
 800533e:	46bd      	mov	sp, r7
 8005340:	b006      	add	sp, #24
 8005342:	bd80      	pop	{r7, pc}
 8005344:	fffeffff 	.word	0xfffeffff
 8005348:	fffeff8f 	.word	0xfffeff8f
 800534c:	fffdffff 	.word	0xfffdffff
 8005350:	40012c00 	.word	0x40012c00
 8005354:	40014000 	.word	0x40014000
 8005358:	40014400 	.word	0x40014400
 800535c:	40014800 	.word	0x40014800

08005360 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b086      	sub	sp, #24
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6a1b      	ldr	r3, [r3, #32]
 800536e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	4a24      	ldr	r2, [pc, #144]	; (8005408 <TIM_OC6_SetConfig+0xa8>)
 8005376:	401a      	ands	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	4a20      	ldr	r2, [pc, #128]	; (800540c <TIM_OC6_SetConfig+0xac>)
 800538c:	4013      	ands	r3, r2
 800538e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	021b      	lsls	r3, r3, #8
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4313      	orrs	r3, r2
 800539a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	4a1c      	ldr	r2, [pc, #112]	; (8005410 <TIM_OC6_SetConfig+0xb0>)
 80053a0:	4013      	ands	r3, r2
 80053a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	051b      	lsls	r3, r3, #20
 80053aa:	693a      	ldr	r2, [r7, #16]
 80053ac:	4313      	orrs	r3, r2
 80053ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	4a18      	ldr	r2, [pc, #96]	; (8005414 <TIM_OC6_SetConfig+0xb4>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d00b      	beq.n	80053d0 <TIM_OC6_SetConfig+0x70>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4a17      	ldr	r2, [pc, #92]	; (8005418 <TIM_OC6_SetConfig+0xb8>)
 80053bc:	4293      	cmp	r3, r2
 80053be:	d007      	beq.n	80053d0 <TIM_OC6_SetConfig+0x70>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a16      	ldr	r2, [pc, #88]	; (800541c <TIM_OC6_SetConfig+0xbc>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d003      	beq.n	80053d0 <TIM_OC6_SetConfig+0x70>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a15      	ldr	r2, [pc, #84]	; (8005420 <TIM_OC6_SetConfig+0xc0>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d109      	bne.n	80053e4 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	4a14      	ldr	r2, [pc, #80]	; (8005424 <TIM_OC6_SetConfig+0xc4>)
 80053d4:	4013      	ands	r3, r2
 80053d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	695b      	ldr	r3, [r3, #20]
 80053dc:	029b      	lsls	r3, r3, #10
 80053de:	697a      	ldr	r2, [r7, #20]
 80053e0:	4313      	orrs	r3, r2
 80053e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	68fa      	ldr	r2, [r7, #12]
 80053ee:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	685a      	ldr	r2, [r3, #4]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	693a      	ldr	r2, [r7, #16]
 80053fc:	621a      	str	r2, [r3, #32]
}
 80053fe:	46c0      	nop			; (mov r8, r8)
 8005400:	46bd      	mov	sp, r7
 8005402:	b006      	add	sp, #24
 8005404:	bd80      	pop	{r7, pc}
 8005406:	46c0      	nop			; (mov r8, r8)
 8005408:	ffefffff 	.word	0xffefffff
 800540c:	feff8fff 	.word	0xfeff8fff
 8005410:	ffdfffff 	.word	0xffdfffff
 8005414:	40012c00 	.word	0x40012c00
 8005418:	40014000 	.word	0x40014000
 800541c:	40014400 	.word	0x40014400
 8005420:	40014800 	.word	0x40014800
 8005424:	fffbffff 	.word	0xfffbffff

08005428 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b086      	sub	sp, #24
 800542c:	af00      	add	r7, sp, #0
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6a1b      	ldr	r3, [r3, #32]
 8005438:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6a1b      	ldr	r3, [r3, #32]
 800543e:	2201      	movs	r2, #1
 8005440:	4393      	bics	r3, r2
 8005442:	001a      	movs	r2, r3
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	699b      	ldr	r3, [r3, #24]
 800544c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	22f0      	movs	r2, #240	; 0xf0
 8005452:	4393      	bics	r3, r2
 8005454:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	011b      	lsls	r3, r3, #4
 800545a:	693a      	ldr	r2, [r7, #16]
 800545c:	4313      	orrs	r3, r2
 800545e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	220a      	movs	r2, #10
 8005464:	4393      	bics	r3, r2
 8005466:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005468:	697a      	ldr	r2, [r7, #20]
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	4313      	orrs	r3, r2
 800546e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	693a      	ldr	r2, [r7, #16]
 8005474:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	621a      	str	r2, [r3, #32]
}
 800547c:	46c0      	nop			; (mov r8, r8)
 800547e:	46bd      	mov	sp, r7
 8005480:	b006      	add	sp, #24
 8005482:	bd80      	pop	{r7, pc}

08005484 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b086      	sub	sp, #24
 8005488:	af00      	add	r7, sp, #0
 800548a:	60f8      	str	r0, [r7, #12]
 800548c:	60b9      	str	r1, [r7, #8]
 800548e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6a1b      	ldr	r3, [r3, #32]
 8005494:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6a1b      	ldr	r3, [r3, #32]
 800549a:	2210      	movs	r2, #16
 800549c:	4393      	bics	r3, r2
 800549e:	001a      	movs	r2, r3
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	699b      	ldr	r3, [r3, #24]
 80054a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	4a0d      	ldr	r2, [pc, #52]	; (80054e4 <TIM_TI2_ConfigInputStage+0x60>)
 80054ae:	4013      	ands	r3, r2
 80054b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	031b      	lsls	r3, r3, #12
 80054b6:	693a      	ldr	r2, [r7, #16]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	22a0      	movs	r2, #160	; 0xa0
 80054c0:	4393      	bics	r3, r2
 80054c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	011b      	lsls	r3, r3, #4
 80054c8:	697a      	ldr	r2, [r7, #20]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	693a      	ldr	r2, [r7, #16]
 80054d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	697a      	ldr	r2, [r7, #20]
 80054d8:	621a      	str	r2, [r3, #32]
}
 80054da:	46c0      	nop			; (mov r8, r8)
 80054dc:	46bd      	mov	sp, r7
 80054de:	b006      	add	sp, #24
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	46c0      	nop			; (mov r8, r8)
 80054e4:	ffff0fff 	.word	0xffff0fff

080054e8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
 80054f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	4a08      	ldr	r2, [pc, #32]	; (800551c <TIM_ITRx_SetConfig+0x34>)
 80054fc:	4013      	ands	r3, r2
 80054fe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005500:	683a      	ldr	r2, [r7, #0]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	4313      	orrs	r3, r2
 8005506:	2207      	movs	r2, #7
 8005508:	4313      	orrs	r3, r2
 800550a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	68fa      	ldr	r2, [r7, #12]
 8005510:	609a      	str	r2, [r3, #8]
}
 8005512:	46c0      	nop			; (mov r8, r8)
 8005514:	46bd      	mov	sp, r7
 8005516:	b004      	add	sp, #16
 8005518:	bd80      	pop	{r7, pc}
 800551a:	46c0      	nop			; (mov r8, r8)
 800551c:	ffcfff8f 	.word	0xffcfff8f

08005520 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b086      	sub	sp, #24
 8005524:	af00      	add	r7, sp, #0
 8005526:	60f8      	str	r0, [r7, #12]
 8005528:	60b9      	str	r1, [r7, #8]
 800552a:	607a      	str	r2, [r7, #4]
 800552c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	4a09      	ldr	r2, [pc, #36]	; (800555c <TIM_ETR_SetConfig+0x3c>)
 8005538:	4013      	ands	r3, r2
 800553a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	021a      	lsls	r2, r3, #8
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	431a      	orrs	r2, r3
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	4313      	orrs	r3, r2
 8005548:	697a      	ldr	r2, [r7, #20]
 800554a:	4313      	orrs	r3, r2
 800554c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	609a      	str	r2, [r3, #8]
}
 8005554:	46c0      	nop			; (mov r8, r8)
 8005556:	46bd      	mov	sp, r7
 8005558:	b006      	add	sp, #24
 800555a:	bd80      	pop	{r7, pc}
 800555c:	ffff00ff 	.word	0xffff00ff

08005560 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	221f      	movs	r2, #31
 8005570:	4013      	ands	r3, r2
 8005572:	2201      	movs	r2, #1
 8005574:	409a      	lsls	r2, r3
 8005576:	0013      	movs	r3, r2
 8005578:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	6a1b      	ldr	r3, [r3, #32]
 800557e:	697a      	ldr	r2, [r7, #20]
 8005580:	43d2      	mvns	r2, r2
 8005582:	401a      	ands	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6a1a      	ldr	r2, [r3, #32]
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	211f      	movs	r1, #31
 8005590:	400b      	ands	r3, r1
 8005592:	6879      	ldr	r1, [r7, #4]
 8005594:	4099      	lsls	r1, r3
 8005596:	000b      	movs	r3, r1
 8005598:	431a      	orrs	r2, r3
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	621a      	str	r2, [r3, #32]
}
 800559e:	46c0      	nop			; (mov r8, r8)
 80055a0:	46bd      	mov	sp, r7
 80055a2:	b006      	add	sp, #24
 80055a4:	bd80      	pop	{r7, pc}
	...

080055a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
 80055b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	223c      	movs	r2, #60	; 0x3c
 80055b6:	5c9b      	ldrb	r3, [r3, r2]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d101      	bne.n	80055c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055bc:	2302      	movs	r3, #2
 80055be:	e055      	b.n	800566c <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	223c      	movs	r2, #60	; 0x3c
 80055c4:	2101      	movs	r1, #1
 80055c6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	223d      	movs	r2, #61	; 0x3d
 80055cc:	2102      	movs	r1, #2
 80055ce:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a23      	ldr	r2, [pc, #140]	; (8005674 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d108      	bne.n	80055fc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	4a22      	ldr	r2, [pc, #136]	; (8005678 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80055ee:	4013      	ands	r3, r2
 80055f0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80055f2:	683b      	ldr	r3, [r7, #0]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	68fa      	ldr	r2, [r7, #12]
 80055f8:	4313      	orrs	r3, r2
 80055fa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2270      	movs	r2, #112	; 0x70
 8005600:	4393      	bics	r3, r2
 8005602:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	68fa      	ldr	r2, [r7, #12]
 800560a:	4313      	orrs	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a16      	ldr	r2, [pc, #88]	; (8005674 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d00f      	beq.n	8005640 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	2380      	movs	r3, #128	; 0x80
 8005626:	05db      	lsls	r3, r3, #23
 8005628:	429a      	cmp	r2, r3
 800562a:	d009      	beq.n	8005640 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a12      	ldr	r2, [pc, #72]	; (800567c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d004      	beq.n	8005640 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a11      	ldr	r2, [pc, #68]	; (8005680 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d10c      	bne.n	800565a <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	2280      	movs	r2, #128	; 0x80
 8005644:	4393      	bics	r3, r2
 8005646:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	68ba      	ldr	r2, [r7, #8]
 800564e:	4313      	orrs	r3, r2
 8005650:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	68ba      	ldr	r2, [r7, #8]
 8005658:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	223d      	movs	r2, #61	; 0x3d
 800565e:	2101      	movs	r1, #1
 8005660:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	223c      	movs	r2, #60	; 0x3c
 8005666:	2100      	movs	r1, #0
 8005668:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	0018      	movs	r0, r3
 800566e:	46bd      	mov	sp, r7
 8005670:	b004      	add	sp, #16
 8005672:	bd80      	pop	{r7, pc}
 8005674:	40012c00 	.word	0x40012c00
 8005678:	ff0fffff 	.word	0xff0fffff
 800567c:	40000400 	.word	0x40000400
 8005680:	40014000 	.word	0x40014000

08005684 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b082      	sub	sp, #8
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800568c:	46c0      	nop			; (mov r8, r8)
 800568e:	46bd      	mov	sp, r7
 8005690:	b002      	add	sp, #8
 8005692:	bd80      	pop	{r7, pc}

08005694 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	b082      	sub	sp, #8
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800569c:	46c0      	nop			; (mov r8, r8)
 800569e:	46bd      	mov	sp, r7
 80056a0:	b002      	add	sp, #8
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80056ac:	46c0      	nop			; (mov r8, r8)
 80056ae:	46bd      	mov	sp, r7
 80056b0:	b002      	add	sp, #8
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e046      	b.n	8005754 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2288      	movs	r2, #136	; 0x88
 80056ca:	589b      	ldr	r3, [r3, r2]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d107      	bne.n	80056e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2284      	movs	r2, #132	; 0x84
 80056d4:	2100      	movs	r1, #0
 80056d6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	0018      	movs	r0, r3
 80056dc:	f7fb ff4e 	bl	800157c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2288      	movs	r2, #136	; 0x88
 80056e4:	2124      	movs	r1, #36	; 0x24
 80056e6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	2101      	movs	r1, #1
 80056f4:	438a      	bics	r2, r1
 80056f6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d003      	beq.n	8005708 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	0018      	movs	r0, r3
 8005704:	f000 fed0 	bl	80064a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	0018      	movs	r0, r3
 800570c:	f000 fc0e 	bl	8005f2c <UART_SetConfig>
 8005710:	0003      	movs	r3, r0
 8005712:	2b01      	cmp	r3, #1
 8005714:	d101      	bne.n	800571a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e01c      	b.n	8005754 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	685a      	ldr	r2, [r3, #4]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	490d      	ldr	r1, [pc, #52]	; (800575c <HAL_UART_Init+0xa8>)
 8005726:	400a      	ands	r2, r1
 8005728:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	689a      	ldr	r2, [r3, #8]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	212a      	movs	r1, #42	; 0x2a
 8005736:	438a      	bics	r2, r1
 8005738:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2101      	movs	r1, #1
 8005746:	430a      	orrs	r2, r1
 8005748:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	0018      	movs	r0, r3
 800574e:	f000 ff5f 	bl	8006610 <UART_CheckIdleState>
 8005752:	0003      	movs	r3, r0
}
 8005754:	0018      	movs	r0, r3
 8005756:	46bd      	mov	sp, r7
 8005758:	b002      	add	sp, #8
 800575a:	bd80      	pop	{r7, pc}
 800575c:	ffffb7ff 	.word	0xffffb7ff

08005760 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b08a      	sub	sp, #40	; 0x28
 8005764:	af02      	add	r7, sp, #8
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	603b      	str	r3, [r7, #0]
 800576c:	1dbb      	adds	r3, r7, #6
 800576e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2288      	movs	r2, #136	; 0x88
 8005774:	589b      	ldr	r3, [r3, r2]
 8005776:	2b20      	cmp	r3, #32
 8005778:	d000      	beq.n	800577c <HAL_UART_Transmit+0x1c>
 800577a:	e090      	b.n	800589e <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d003      	beq.n	800578a <HAL_UART_Transmit+0x2a>
 8005782:	1dbb      	adds	r3, r7, #6
 8005784:	881b      	ldrh	r3, [r3, #0]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d101      	bne.n	800578e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e088      	b.n	80058a0 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	689a      	ldr	r2, [r3, #8]
 8005792:	2380      	movs	r3, #128	; 0x80
 8005794:	015b      	lsls	r3, r3, #5
 8005796:	429a      	cmp	r2, r3
 8005798:	d109      	bne.n	80057ae <HAL_UART_Transmit+0x4e>
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d105      	bne.n	80057ae <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	2201      	movs	r2, #1
 80057a6:	4013      	ands	r3, r2
 80057a8:	d001      	beq.n	80057ae <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e078      	b.n	80058a0 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2290      	movs	r2, #144	; 0x90
 80057b2:	2100      	movs	r1, #0
 80057b4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2288      	movs	r2, #136	; 0x88
 80057ba:	2121      	movs	r1, #33	; 0x21
 80057bc:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057be:	f7fc f87b 	bl	80018b8 <HAL_GetTick>
 80057c2:	0003      	movs	r3, r0
 80057c4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	1dba      	adds	r2, r7, #6
 80057ca:	2154      	movs	r1, #84	; 0x54
 80057cc:	8812      	ldrh	r2, [r2, #0]
 80057ce:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	1dba      	adds	r2, r7, #6
 80057d4:	2156      	movs	r1, #86	; 0x56
 80057d6:	8812      	ldrh	r2, [r2, #0]
 80057d8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	689a      	ldr	r2, [r3, #8]
 80057de:	2380      	movs	r3, #128	; 0x80
 80057e0:	015b      	lsls	r3, r3, #5
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d108      	bne.n	80057f8 <HAL_UART_Transmit+0x98>
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	691b      	ldr	r3, [r3, #16]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d104      	bne.n	80057f8 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80057ee:	2300      	movs	r3, #0
 80057f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	61bb      	str	r3, [r7, #24]
 80057f6:	e003      	b.n	8005800 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80057fc:	2300      	movs	r3, #0
 80057fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005800:	e030      	b.n	8005864 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005802:	697a      	ldr	r2, [r7, #20]
 8005804:	68f8      	ldr	r0, [r7, #12]
 8005806:	683b      	ldr	r3, [r7, #0]
 8005808:	9300      	str	r3, [sp, #0]
 800580a:	0013      	movs	r3, r2
 800580c:	2200      	movs	r2, #0
 800580e:	2180      	movs	r1, #128	; 0x80
 8005810:	f000 ffa8 	bl	8006764 <UART_WaitOnFlagUntilTimeout>
 8005814:	1e03      	subs	r3, r0, #0
 8005816:	d005      	beq.n	8005824 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2288      	movs	r2, #136	; 0x88
 800581c:	2120      	movs	r1, #32
 800581e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005820:	2303      	movs	r3, #3
 8005822:	e03d      	b.n	80058a0 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d10b      	bne.n	8005842 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800582a:	69bb      	ldr	r3, [r7, #24]
 800582c:	881b      	ldrh	r3, [r3, #0]
 800582e:	001a      	movs	r2, r3
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	05d2      	lsls	r2, r2, #23
 8005836:	0dd2      	lsrs	r2, r2, #23
 8005838:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	3302      	adds	r3, #2
 800583e:	61bb      	str	r3, [r7, #24]
 8005840:	e007      	b.n	8005852 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	781a      	ldrb	r2, [r3, #0]
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	3301      	adds	r3, #1
 8005850:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2256      	movs	r2, #86	; 0x56
 8005856:	5a9b      	ldrh	r3, [r3, r2]
 8005858:	b29b      	uxth	r3, r3
 800585a:	3b01      	subs	r3, #1
 800585c:	b299      	uxth	r1, r3
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2256      	movs	r2, #86	; 0x56
 8005862:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2256      	movs	r2, #86	; 0x56
 8005868:	5a9b      	ldrh	r3, [r3, r2]
 800586a:	b29b      	uxth	r3, r3
 800586c:	2b00      	cmp	r3, #0
 800586e:	d1c8      	bne.n	8005802 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005870:	697a      	ldr	r2, [r7, #20]
 8005872:	68f8      	ldr	r0, [r7, #12]
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	0013      	movs	r3, r2
 800587a:	2200      	movs	r2, #0
 800587c:	2140      	movs	r1, #64	; 0x40
 800587e:	f000 ff71 	bl	8006764 <UART_WaitOnFlagUntilTimeout>
 8005882:	1e03      	subs	r3, r0, #0
 8005884:	d005      	beq.n	8005892 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2288      	movs	r2, #136	; 0x88
 800588a:	2120      	movs	r1, #32
 800588c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e006      	b.n	80058a0 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2288      	movs	r2, #136	; 0x88
 8005896:	2120      	movs	r1, #32
 8005898:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800589a:	2300      	movs	r3, #0
 800589c:	e000      	b.n	80058a0 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800589e:	2302      	movs	r3, #2
  }
}
 80058a0:	0018      	movs	r0, r3
 80058a2:	46bd      	mov	sp, r7
 80058a4:	b008      	add	sp, #32
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80058a8:	b5b0      	push	{r4, r5, r7, lr}
 80058aa:	b0aa      	sub	sp, #168	; 0xa8
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	69db      	ldr	r3, [r3, #28]
 80058b6:	22a4      	movs	r2, #164	; 0xa4
 80058b8:	18b9      	adds	r1, r7, r2
 80058ba:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	20a0      	movs	r0, #160	; 0xa0
 80058c4:	1839      	adds	r1, r7, r0
 80058c6:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	249c      	movs	r4, #156	; 0x9c
 80058d0:	1939      	adds	r1, r7, r4
 80058d2:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80058d4:	0011      	movs	r1, r2
 80058d6:	18bb      	adds	r3, r7, r2
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4aa2      	ldr	r2, [pc, #648]	; (8005b64 <HAL_UART_IRQHandler+0x2bc>)
 80058dc:	4013      	ands	r3, r2
 80058de:	2298      	movs	r2, #152	; 0x98
 80058e0:	18bd      	adds	r5, r7, r2
 80058e2:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 80058e4:	18bb      	adds	r3, r7, r2
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d11a      	bne.n	8005922 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80058ec:	187b      	adds	r3, r7, r1
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2220      	movs	r2, #32
 80058f2:	4013      	ands	r3, r2
 80058f4:	d015      	beq.n	8005922 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80058f6:	183b      	adds	r3, r7, r0
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2220      	movs	r2, #32
 80058fc:	4013      	ands	r3, r2
 80058fe:	d105      	bne.n	800590c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005900:	193b      	adds	r3, r7, r4
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	2380      	movs	r3, #128	; 0x80
 8005906:	055b      	lsls	r3, r3, #21
 8005908:	4013      	ands	r3, r2
 800590a:	d00a      	beq.n	8005922 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005910:	2b00      	cmp	r3, #0
 8005912:	d100      	bne.n	8005916 <HAL_UART_IRQHandler+0x6e>
 8005914:	e2dc      	b.n	8005ed0 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	0010      	movs	r0, r2
 800591e:	4798      	blx	r3
      }
      return;
 8005920:	e2d6      	b.n	8005ed0 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005922:	2398      	movs	r3, #152	; 0x98
 8005924:	18fb      	adds	r3, r7, r3
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d100      	bne.n	800592e <HAL_UART_IRQHandler+0x86>
 800592c:	e122      	b.n	8005b74 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800592e:	239c      	movs	r3, #156	; 0x9c
 8005930:	18fb      	adds	r3, r7, r3
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a8c      	ldr	r2, [pc, #560]	; (8005b68 <HAL_UART_IRQHandler+0x2c0>)
 8005936:	4013      	ands	r3, r2
 8005938:	d106      	bne.n	8005948 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800593a:	23a0      	movs	r3, #160	; 0xa0
 800593c:	18fb      	adds	r3, r7, r3
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a8a      	ldr	r2, [pc, #552]	; (8005b6c <HAL_UART_IRQHandler+0x2c4>)
 8005942:	4013      	ands	r3, r2
 8005944:	d100      	bne.n	8005948 <HAL_UART_IRQHandler+0xa0>
 8005946:	e115      	b.n	8005b74 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005948:	23a4      	movs	r3, #164	; 0xa4
 800594a:	18fb      	adds	r3, r7, r3
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2201      	movs	r2, #1
 8005950:	4013      	ands	r3, r2
 8005952:	d012      	beq.n	800597a <HAL_UART_IRQHandler+0xd2>
 8005954:	23a0      	movs	r3, #160	; 0xa0
 8005956:	18fb      	adds	r3, r7, r3
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	2380      	movs	r3, #128	; 0x80
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	4013      	ands	r3, r2
 8005960:	d00b      	beq.n	800597a <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	2201      	movs	r2, #1
 8005968:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2290      	movs	r2, #144	; 0x90
 800596e:	589b      	ldr	r3, [r3, r2]
 8005970:	2201      	movs	r2, #1
 8005972:	431a      	orrs	r2, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2190      	movs	r1, #144	; 0x90
 8005978:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800597a:	23a4      	movs	r3, #164	; 0xa4
 800597c:	18fb      	adds	r3, r7, r3
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	2202      	movs	r2, #2
 8005982:	4013      	ands	r3, r2
 8005984:	d011      	beq.n	80059aa <HAL_UART_IRQHandler+0x102>
 8005986:	239c      	movs	r3, #156	; 0x9c
 8005988:	18fb      	adds	r3, r7, r3
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	2201      	movs	r2, #1
 800598e:	4013      	ands	r3, r2
 8005990:	d00b      	beq.n	80059aa <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	2202      	movs	r2, #2
 8005998:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2290      	movs	r2, #144	; 0x90
 800599e:	589b      	ldr	r3, [r3, r2]
 80059a0:	2204      	movs	r2, #4
 80059a2:	431a      	orrs	r2, r3
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2190      	movs	r1, #144	; 0x90
 80059a8:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80059aa:	23a4      	movs	r3, #164	; 0xa4
 80059ac:	18fb      	adds	r3, r7, r3
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	2204      	movs	r2, #4
 80059b2:	4013      	ands	r3, r2
 80059b4:	d011      	beq.n	80059da <HAL_UART_IRQHandler+0x132>
 80059b6:	239c      	movs	r3, #156	; 0x9c
 80059b8:	18fb      	adds	r3, r7, r3
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	2201      	movs	r2, #1
 80059be:	4013      	ands	r3, r2
 80059c0:	d00b      	beq.n	80059da <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2204      	movs	r2, #4
 80059c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2290      	movs	r2, #144	; 0x90
 80059ce:	589b      	ldr	r3, [r3, r2]
 80059d0:	2202      	movs	r2, #2
 80059d2:	431a      	orrs	r2, r3
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2190      	movs	r1, #144	; 0x90
 80059d8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80059da:	23a4      	movs	r3, #164	; 0xa4
 80059dc:	18fb      	adds	r3, r7, r3
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	2208      	movs	r2, #8
 80059e2:	4013      	ands	r3, r2
 80059e4:	d017      	beq.n	8005a16 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80059e6:	23a0      	movs	r3, #160	; 0xa0
 80059e8:	18fb      	adds	r3, r7, r3
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2220      	movs	r2, #32
 80059ee:	4013      	ands	r3, r2
 80059f0:	d105      	bne.n	80059fe <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80059f2:	239c      	movs	r3, #156	; 0x9c
 80059f4:	18fb      	adds	r3, r7, r3
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a5b      	ldr	r2, [pc, #364]	; (8005b68 <HAL_UART_IRQHandler+0x2c0>)
 80059fa:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80059fc:	d00b      	beq.n	8005a16 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2208      	movs	r2, #8
 8005a04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2290      	movs	r2, #144	; 0x90
 8005a0a:	589b      	ldr	r3, [r3, r2]
 8005a0c:	2208      	movs	r2, #8
 8005a0e:	431a      	orrs	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2190      	movs	r1, #144	; 0x90
 8005a14:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005a16:	23a4      	movs	r3, #164	; 0xa4
 8005a18:	18fb      	adds	r3, r7, r3
 8005a1a:	681a      	ldr	r2, [r3, #0]
 8005a1c:	2380      	movs	r3, #128	; 0x80
 8005a1e:	011b      	lsls	r3, r3, #4
 8005a20:	4013      	ands	r3, r2
 8005a22:	d013      	beq.n	8005a4c <HAL_UART_IRQHandler+0x1a4>
 8005a24:	23a0      	movs	r3, #160	; 0xa0
 8005a26:	18fb      	adds	r3, r7, r3
 8005a28:	681a      	ldr	r2, [r3, #0]
 8005a2a:	2380      	movs	r3, #128	; 0x80
 8005a2c:	04db      	lsls	r3, r3, #19
 8005a2e:	4013      	ands	r3, r2
 8005a30:	d00c      	beq.n	8005a4c <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2280      	movs	r2, #128	; 0x80
 8005a38:	0112      	lsls	r2, r2, #4
 8005a3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2290      	movs	r2, #144	; 0x90
 8005a40:	589b      	ldr	r3, [r3, r2]
 8005a42:	2220      	movs	r2, #32
 8005a44:	431a      	orrs	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2190      	movs	r1, #144	; 0x90
 8005a4a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2290      	movs	r2, #144	; 0x90
 8005a50:	589b      	ldr	r3, [r3, r2]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d100      	bne.n	8005a58 <HAL_UART_IRQHandler+0x1b0>
 8005a56:	e23d      	b.n	8005ed4 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005a58:	23a4      	movs	r3, #164	; 0xa4
 8005a5a:	18fb      	adds	r3, r7, r3
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2220      	movs	r2, #32
 8005a60:	4013      	ands	r3, r2
 8005a62:	d015      	beq.n	8005a90 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005a64:	23a0      	movs	r3, #160	; 0xa0
 8005a66:	18fb      	adds	r3, r7, r3
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	2220      	movs	r2, #32
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	d106      	bne.n	8005a7e <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005a70:	239c      	movs	r3, #156	; 0x9c
 8005a72:	18fb      	adds	r3, r7, r3
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	2380      	movs	r3, #128	; 0x80
 8005a78:	055b      	lsls	r3, r3, #21
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	d008      	beq.n	8005a90 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d004      	beq.n	8005a90 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	0010      	movs	r0, r2
 8005a8e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2290      	movs	r2, #144	; 0x90
 8005a94:	589b      	ldr	r3, [r3, r2]
 8005a96:	2194      	movs	r1, #148	; 0x94
 8005a98:	187a      	adds	r2, r7, r1
 8005a9a:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	2240      	movs	r2, #64	; 0x40
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	2b40      	cmp	r3, #64	; 0x40
 8005aa8:	d004      	beq.n	8005ab4 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005aaa:	187b      	adds	r3, r7, r1
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2228      	movs	r2, #40	; 0x28
 8005ab0:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005ab2:	d04c      	beq.n	8005b4e <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	0018      	movs	r0, r3
 8005ab8:	f000 fec4 	bl	8006844 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	2240      	movs	r2, #64	; 0x40
 8005ac4:	4013      	ands	r3, r2
 8005ac6:	2b40      	cmp	r3, #64	; 0x40
 8005ac8:	d13c      	bne.n	8005b44 <HAL_UART_IRQHandler+0x29c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005aca:	f3ef 8310 	mrs	r3, PRIMASK
 8005ace:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005ad0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ad2:	2090      	movs	r0, #144	; 0x90
 8005ad4:	183a      	adds	r2, r7, r0
 8005ad6:	6013      	str	r3, [r2, #0]
 8005ad8:	2301      	movs	r3, #1
 8005ada:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005adc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ade:	f383 8810 	msr	PRIMASK, r3
}
 8005ae2:	46c0      	nop			; (mov r8, r8)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	689a      	ldr	r2, [r3, #8]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2140      	movs	r1, #64	; 0x40
 8005af0:	438a      	bics	r2, r1
 8005af2:	609a      	str	r2, [r3, #8]
 8005af4:	183b      	adds	r3, r7, r0
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005afa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005afc:	f383 8810 	msr	PRIMASK, r3
}
 8005b00:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2280      	movs	r2, #128	; 0x80
 8005b06:	589b      	ldr	r3, [r3, r2]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d016      	beq.n	8005b3a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2280      	movs	r2, #128	; 0x80
 8005b10:	589b      	ldr	r3, [r3, r2]
 8005b12:	4a17      	ldr	r2, [pc, #92]	; (8005b70 <HAL_UART_IRQHandler+0x2c8>)
 8005b14:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2280      	movs	r2, #128	; 0x80
 8005b1a:	589b      	ldr	r3, [r3, r2]
 8005b1c:	0018      	movs	r0, r3
 8005b1e:	f7fc fea3 	bl	8002868 <HAL_DMA_Abort_IT>
 8005b22:	1e03      	subs	r3, r0, #0
 8005b24:	d01c      	beq.n	8005b60 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2280      	movs	r2, #128	; 0x80
 8005b2a:	589b      	ldr	r3, [r3, r2]
 8005b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	2180      	movs	r1, #128	; 0x80
 8005b32:	5852      	ldr	r2, [r2, r1]
 8005b34:	0010      	movs	r0, r2
 8005b36:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b38:	e012      	b.n	8005b60 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	0018      	movs	r0, r3
 8005b3e:	f000 f9e1 	bl	8005f04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b42:	e00d      	b.n	8005b60 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	0018      	movs	r0, r3
 8005b48:	f000 f9dc 	bl	8005f04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b4c:	e008      	b.n	8005b60 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	0018      	movs	r0, r3
 8005b52:	f000 f9d7 	bl	8005f04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2290      	movs	r2, #144	; 0x90
 8005b5a:	2100      	movs	r1, #0
 8005b5c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005b5e:	e1b9      	b.n	8005ed4 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b60:	46c0      	nop			; (mov r8, r8)
    return;
 8005b62:	e1b7      	b.n	8005ed4 <HAL_UART_IRQHandler+0x62c>
 8005b64:	0000080f 	.word	0x0000080f
 8005b68:	10000001 	.word	0x10000001
 8005b6c:	04000120 	.word	0x04000120
 8005b70:	08006911 	.word	0x08006911

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d000      	beq.n	8005b7e <HAL_UART_IRQHandler+0x2d6>
 8005b7c:	e13e      	b.n	8005dfc <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005b7e:	23a4      	movs	r3, #164	; 0xa4
 8005b80:	18fb      	adds	r3, r7, r3
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2210      	movs	r2, #16
 8005b86:	4013      	ands	r3, r2
 8005b88:	d100      	bne.n	8005b8c <HAL_UART_IRQHandler+0x2e4>
 8005b8a:	e137      	b.n	8005dfc <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005b8c:	23a0      	movs	r3, #160	; 0xa0
 8005b8e:	18fb      	adds	r3, r7, r3
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2210      	movs	r2, #16
 8005b94:	4013      	ands	r3, r2
 8005b96:	d100      	bne.n	8005b9a <HAL_UART_IRQHandler+0x2f2>
 8005b98:	e130      	b.n	8005dfc <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2210      	movs	r2, #16
 8005ba0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	2240      	movs	r2, #64	; 0x40
 8005baa:	4013      	ands	r3, r2
 8005bac:	2b40      	cmp	r3, #64	; 0x40
 8005bae:	d000      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x30a>
 8005bb0:	e0a4      	b.n	8005cfc <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2280      	movs	r2, #128	; 0x80
 8005bb6:	589b      	ldr	r3, [r3, r2]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	685a      	ldr	r2, [r3, #4]
 8005bbc:	217e      	movs	r1, #126	; 0x7e
 8005bbe:	187b      	adds	r3, r7, r1
 8005bc0:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005bc2:	187b      	adds	r3, r7, r1
 8005bc4:	881b      	ldrh	r3, [r3, #0]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d100      	bne.n	8005bcc <HAL_UART_IRQHandler+0x324>
 8005bca:	e185      	b.n	8005ed8 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	225c      	movs	r2, #92	; 0x5c
 8005bd0:	5a9b      	ldrh	r3, [r3, r2]
 8005bd2:	187a      	adds	r2, r7, r1
 8005bd4:	8812      	ldrh	r2, [r2, #0]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d300      	bcc.n	8005bdc <HAL_UART_IRQHandler+0x334>
 8005bda:	e17d      	b.n	8005ed8 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	187a      	adds	r2, r7, r1
 8005be0:	215e      	movs	r1, #94	; 0x5e
 8005be2:	8812      	ldrh	r2, [r2, #0]
 8005be4:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2280      	movs	r2, #128	; 0x80
 8005bea:	589b      	ldr	r3, [r3, r2]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	2220      	movs	r2, #32
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	d170      	bne.n	8005cd8 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bf6:	f3ef 8310 	mrs	r3, PRIMASK
 8005bfa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005bfe:	67bb      	str	r3, [r7, #120]	; 0x78
 8005c00:	2301      	movs	r3, #1
 8005c02:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c06:	f383 8810 	msr	PRIMASK, r3
}
 8005c0a:	46c0      	nop			; (mov r8, r8)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	49b4      	ldr	r1, [pc, #720]	; (8005ee8 <HAL_UART_IRQHandler+0x640>)
 8005c18:	400a      	ands	r2, r1
 8005c1a:	601a      	str	r2, [r3, #0]
 8005c1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005c1e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c22:	f383 8810 	msr	PRIMASK, r3
}
 8005c26:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c28:	f3ef 8310 	mrs	r3, PRIMASK
 8005c2c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005c2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c30:	677b      	str	r3, [r7, #116]	; 0x74
 8005c32:	2301      	movs	r3, #1
 8005c34:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c38:	f383 8810 	msr	PRIMASK, r3
}
 8005c3c:	46c0      	nop			; (mov r8, r8)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	689a      	ldr	r2, [r3, #8]
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2101      	movs	r1, #1
 8005c4a:	438a      	bics	r2, r1
 8005c4c:	609a      	str	r2, [r3, #8]
 8005c4e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c50:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c54:	f383 8810 	msr	PRIMASK, r3
}
 8005c58:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c5a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c5e:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8005c60:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c62:	673b      	str	r3, [r7, #112]	; 0x70
 8005c64:	2301      	movs	r3, #1
 8005c66:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c6a:	f383 8810 	msr	PRIMASK, r3
}
 8005c6e:	46c0      	nop			; (mov r8, r8)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	689a      	ldr	r2, [r3, #8]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	2140      	movs	r1, #64	; 0x40
 8005c7c:	438a      	bics	r2, r1
 8005c7e:	609a      	str	r2, [r3, #8]
 8005c80:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c82:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005c86:	f383 8810 	msr	PRIMASK, r3
}
 8005c8a:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	228c      	movs	r2, #140	; 0x8c
 8005c90:	2120      	movs	r1, #32
 8005c92:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c9a:	f3ef 8310 	mrs	r3, PRIMASK
 8005c9e:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8005ca0:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ca2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ca8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005caa:	f383 8810 	msr	PRIMASK, r3
}
 8005cae:	46c0      	nop			; (mov r8, r8)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2110      	movs	r1, #16
 8005cbc:	438a      	bics	r2, r1
 8005cbe:	601a      	str	r2, [r3, #0]
 8005cc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cc2:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005cc6:	f383 8810 	msr	PRIMASK, r3
}
 8005cca:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2280      	movs	r2, #128	; 0x80
 8005cd0:	589b      	ldr	r3, [r3, r2]
 8005cd2:	0018      	movs	r0, r3
 8005cd4:	f7fc fd66 	bl	80027a4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2202      	movs	r2, #2
 8005cdc:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	225c      	movs	r2, #92	; 0x5c
 8005ce2:	5a9a      	ldrh	r2, [r3, r2]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	215e      	movs	r1, #94	; 0x5e
 8005ce8:	5a5b      	ldrh	r3, [r3, r1]
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	b29a      	uxth	r2, r3
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	0011      	movs	r1, r2
 8005cf4:	0018      	movs	r0, r3
 8005cf6:	f000 f90d 	bl	8005f14 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005cfa:	e0ed      	b.n	8005ed8 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	225c      	movs	r2, #92	; 0x5c
 8005d00:	5a99      	ldrh	r1, [r3, r2]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	225e      	movs	r2, #94	; 0x5e
 8005d06:	5a9b      	ldrh	r3, [r3, r2]
 8005d08:	b29a      	uxth	r2, r3
 8005d0a:	208e      	movs	r0, #142	; 0x8e
 8005d0c:	183b      	adds	r3, r7, r0
 8005d0e:	1a8a      	subs	r2, r1, r2
 8005d10:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	225e      	movs	r2, #94	; 0x5e
 8005d16:	5a9b      	ldrh	r3, [r3, r2]
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d100      	bne.n	8005d20 <HAL_UART_IRQHandler+0x478>
 8005d1e:	e0dd      	b.n	8005edc <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8005d20:	183b      	adds	r3, r7, r0
 8005d22:	881b      	ldrh	r3, [r3, #0]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d100      	bne.n	8005d2a <HAL_UART_IRQHandler+0x482>
 8005d28:	e0d8      	b.n	8005edc <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d2a:	f3ef 8310 	mrs	r3, PRIMASK
 8005d2e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d30:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d32:	2488      	movs	r4, #136	; 0x88
 8005d34:	193a      	adds	r2, r7, r4
 8005d36:	6013      	str	r3, [r2, #0]
 8005d38:	2301      	movs	r3, #1
 8005d3a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	f383 8810 	msr	PRIMASK, r3
}
 8005d42:	46c0      	nop			; (mov r8, r8)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4967      	ldr	r1, [pc, #412]	; (8005eec <HAL_UART_IRQHandler+0x644>)
 8005d50:	400a      	ands	r2, r1
 8005d52:	601a      	str	r2, [r3, #0]
 8005d54:	193b      	adds	r3, r7, r4
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	f383 8810 	msr	PRIMASK, r3
}
 8005d60:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d62:	f3ef 8310 	mrs	r3, PRIMASK
 8005d66:	61bb      	str	r3, [r7, #24]
  return(result);
 8005d68:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005d6a:	2484      	movs	r4, #132	; 0x84
 8005d6c:	193a      	adds	r2, r7, r4
 8005d6e:	6013      	str	r3, [r2, #0]
 8005d70:	2301      	movs	r3, #1
 8005d72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	f383 8810 	msr	PRIMASK, r3
}
 8005d7a:	46c0      	nop			; (mov r8, r8)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	689a      	ldr	r2, [r3, #8]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	495a      	ldr	r1, [pc, #360]	; (8005ef0 <HAL_UART_IRQHandler+0x648>)
 8005d88:	400a      	ands	r2, r1
 8005d8a:	609a      	str	r2, [r3, #8]
 8005d8c:	193b      	adds	r3, r7, r4
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005d92:	6a3b      	ldr	r3, [r7, #32]
 8005d94:	f383 8810 	msr	PRIMASK, r3
}
 8005d98:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	228c      	movs	r2, #140	; 0x8c
 8005d9e:	2120      	movs	r1, #32
 8005da0:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2200      	movs	r2, #0
 8005dac:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005dae:	f3ef 8310 	mrs	r3, PRIMASK
 8005db2:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005db6:	2480      	movs	r4, #128	; 0x80
 8005db8:	193a      	adds	r2, r7, r4
 8005dba:	6013      	str	r3, [r2, #0]
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dc2:	f383 8810 	msr	PRIMASK, r3
}
 8005dc6:	46c0      	nop			; (mov r8, r8)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681a      	ldr	r2, [r3, #0]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	2110      	movs	r1, #16
 8005dd4:	438a      	bics	r2, r1
 8005dd6:	601a      	str	r2, [r3, #0]
 8005dd8:	193b      	adds	r3, r7, r4
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005de0:	f383 8810 	msr	PRIMASK, r3
}
 8005de4:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2202      	movs	r2, #2
 8005dea:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005dec:	183b      	adds	r3, r7, r0
 8005dee:	881a      	ldrh	r2, [r3, #0]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	0011      	movs	r1, r2
 8005df4:	0018      	movs	r0, r3
 8005df6:	f000 f88d 	bl	8005f14 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005dfa:	e06f      	b.n	8005edc <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005dfc:	23a4      	movs	r3, #164	; 0xa4
 8005dfe:	18fb      	adds	r3, r7, r3
 8005e00:	681a      	ldr	r2, [r3, #0]
 8005e02:	2380      	movs	r3, #128	; 0x80
 8005e04:	035b      	lsls	r3, r3, #13
 8005e06:	4013      	ands	r3, r2
 8005e08:	d010      	beq.n	8005e2c <HAL_UART_IRQHandler+0x584>
 8005e0a:	239c      	movs	r3, #156	; 0x9c
 8005e0c:	18fb      	adds	r3, r7, r3
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	2380      	movs	r3, #128	; 0x80
 8005e12:	03db      	lsls	r3, r3, #15
 8005e14:	4013      	ands	r3, r2
 8005e16:	d009      	beq.n	8005e2c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2280      	movs	r2, #128	; 0x80
 8005e1e:	0352      	lsls	r2, r2, #13
 8005e20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	0018      	movs	r0, r3
 8005e26:	f000 fdb6 	bl	8006996 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005e2a:	e05a      	b.n	8005ee2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005e2c:	23a4      	movs	r3, #164	; 0xa4
 8005e2e:	18fb      	adds	r3, r7, r3
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	2280      	movs	r2, #128	; 0x80
 8005e34:	4013      	ands	r3, r2
 8005e36:	d016      	beq.n	8005e66 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8005e38:	23a0      	movs	r3, #160	; 0xa0
 8005e3a:	18fb      	adds	r3, r7, r3
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	2280      	movs	r2, #128	; 0x80
 8005e40:	4013      	ands	r3, r2
 8005e42:	d106      	bne.n	8005e52 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005e44:	239c      	movs	r3, #156	; 0x9c
 8005e46:	18fb      	adds	r3, r7, r3
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	2380      	movs	r3, #128	; 0x80
 8005e4c:	041b      	lsls	r3, r3, #16
 8005e4e:	4013      	ands	r3, r2
 8005e50:	d009      	beq.n	8005e66 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d042      	beq.n	8005ee0 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	0010      	movs	r0, r2
 8005e62:	4798      	blx	r3
    }
    return;
 8005e64:	e03c      	b.n	8005ee0 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005e66:	23a4      	movs	r3, #164	; 0xa4
 8005e68:	18fb      	adds	r3, r7, r3
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2240      	movs	r2, #64	; 0x40
 8005e6e:	4013      	ands	r3, r2
 8005e70:	d00a      	beq.n	8005e88 <HAL_UART_IRQHandler+0x5e0>
 8005e72:	23a0      	movs	r3, #160	; 0xa0
 8005e74:	18fb      	adds	r3, r7, r3
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	2240      	movs	r2, #64	; 0x40
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	d004      	beq.n	8005e88 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	0018      	movs	r0, r3
 8005e82:	f000 fd5c 	bl	800693e <UART_EndTransmit_IT>
    return;
 8005e86:	e02c      	b.n	8005ee2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005e88:	23a4      	movs	r3, #164	; 0xa4
 8005e8a:	18fb      	adds	r3, r7, r3
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	2380      	movs	r3, #128	; 0x80
 8005e90:	041b      	lsls	r3, r3, #16
 8005e92:	4013      	ands	r3, r2
 8005e94:	d00b      	beq.n	8005eae <HAL_UART_IRQHandler+0x606>
 8005e96:	23a0      	movs	r3, #160	; 0xa0
 8005e98:	18fb      	adds	r3, r7, r3
 8005e9a:	681a      	ldr	r2, [r3, #0]
 8005e9c:	2380      	movs	r3, #128	; 0x80
 8005e9e:	05db      	lsls	r3, r3, #23
 8005ea0:	4013      	ands	r3, r2
 8005ea2:	d004      	beq.n	8005eae <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	0018      	movs	r0, r3
 8005ea8:	f000 fd85 	bl	80069b6 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005eac:	e019      	b.n	8005ee2 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005eae:	23a4      	movs	r3, #164	; 0xa4
 8005eb0:	18fb      	adds	r3, r7, r3
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	2380      	movs	r3, #128	; 0x80
 8005eb6:	045b      	lsls	r3, r3, #17
 8005eb8:	4013      	ands	r3, r2
 8005eba:	d012      	beq.n	8005ee2 <HAL_UART_IRQHandler+0x63a>
 8005ebc:	23a0      	movs	r3, #160	; 0xa0
 8005ebe:	18fb      	adds	r3, r7, r3
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	da0d      	bge.n	8005ee2 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	0018      	movs	r0, r3
 8005eca:	f000 fd6c 	bl	80069a6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005ece:	e008      	b.n	8005ee2 <HAL_UART_IRQHandler+0x63a>
      return;
 8005ed0:	46c0      	nop			; (mov r8, r8)
 8005ed2:	e006      	b.n	8005ee2 <HAL_UART_IRQHandler+0x63a>
    return;
 8005ed4:	46c0      	nop			; (mov r8, r8)
 8005ed6:	e004      	b.n	8005ee2 <HAL_UART_IRQHandler+0x63a>
      return;
 8005ed8:	46c0      	nop			; (mov r8, r8)
 8005eda:	e002      	b.n	8005ee2 <HAL_UART_IRQHandler+0x63a>
      return;
 8005edc:	46c0      	nop			; (mov r8, r8)
 8005ede:	e000      	b.n	8005ee2 <HAL_UART_IRQHandler+0x63a>
    return;
 8005ee0:	46c0      	nop			; (mov r8, r8)
  }
}
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	b02a      	add	sp, #168	; 0xa8
 8005ee6:	bdb0      	pop	{r4, r5, r7, pc}
 8005ee8:	fffffeff 	.word	0xfffffeff
 8005eec:	fffffedf 	.word	0xfffffedf
 8005ef0:	effffffe 	.word	0xeffffffe

08005ef4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b082      	sub	sp, #8
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005efc:	46c0      	nop			; (mov r8, r8)
 8005efe:	46bd      	mov	sp, r7
 8005f00:	b002      	add	sp, #8
 8005f02:	bd80      	pop	{r7, pc}

08005f04 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b082      	sub	sp, #8
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005f0c:	46c0      	nop			; (mov r8, r8)
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	b002      	add	sp, #8
 8005f12:	bd80      	pop	{r7, pc}

08005f14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b082      	sub	sp, #8
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	000a      	movs	r2, r1
 8005f1e:	1cbb      	adds	r3, r7, #2
 8005f20:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f22:	46c0      	nop			; (mov r8, r8)
 8005f24:	46bd      	mov	sp, r7
 8005f26:	b002      	add	sp, #8
 8005f28:	bd80      	pop	{r7, pc}
	...

08005f2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f2c:	b5b0      	push	{r4, r5, r7, lr}
 8005f2e:	b090      	sub	sp, #64	; 0x40
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f34:	231a      	movs	r3, #26
 8005f36:	2220      	movs	r2, #32
 8005f38:	189b      	adds	r3, r3, r2
 8005f3a:	19db      	adds	r3, r3, r7
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f42:	689a      	ldr	r2, [r3, #8]
 8005f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f46:	691b      	ldr	r3, [r3, #16]
 8005f48:	431a      	orrs	r2, r3
 8005f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	431a      	orrs	r2, r3
 8005f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f52:	69db      	ldr	r3, [r3, #28]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4aaf      	ldr	r2, [pc, #700]	; (800621c <UART_SetConfig+0x2f0>)
 8005f60:	4013      	ands	r3, r2
 8005f62:	0019      	movs	r1, r3
 8005f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f6a:	430b      	orrs	r3, r1
 8005f6c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	4aaa      	ldr	r2, [pc, #680]	; (8006220 <UART_SetConfig+0x2f4>)
 8005f76:	4013      	ands	r3, r2
 8005f78:	0018      	movs	r0, r3
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7c:	68d9      	ldr	r1, [r3, #12]
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	0003      	movs	r3, r0
 8005f84:	430b      	orrs	r3, r1
 8005f86:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4aa4      	ldr	r2, [pc, #656]	; (8006224 <UART_SetConfig+0x2f8>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d004      	beq.n	8005fa2 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f9a:	6a1b      	ldr	r3, [r3, #32]
 8005f9c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	4a9f      	ldr	r2, [pc, #636]	; (8006228 <UART_SetConfig+0x2fc>)
 8005faa:	4013      	ands	r3, r2
 8005fac:	0019      	movs	r1, r3
 8005fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fb4:	430b      	orrs	r3, r1
 8005fb6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fbe:	220f      	movs	r2, #15
 8005fc0:	4393      	bics	r3, r2
 8005fc2:	0018      	movs	r0, r3
 8005fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fc6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	0003      	movs	r3, r0
 8005fce:	430b      	orrs	r3, r1
 8005fd0:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a95      	ldr	r2, [pc, #596]	; (800622c <UART_SetConfig+0x300>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d131      	bne.n	8006040 <UART_SetConfig+0x114>
 8005fdc:	4b94      	ldr	r3, [pc, #592]	; (8006230 <UART_SetConfig+0x304>)
 8005fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fe0:	2203      	movs	r2, #3
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	2b03      	cmp	r3, #3
 8005fe6:	d01d      	beq.n	8006024 <UART_SetConfig+0xf8>
 8005fe8:	d823      	bhi.n	8006032 <UART_SetConfig+0x106>
 8005fea:	2b02      	cmp	r3, #2
 8005fec:	d00c      	beq.n	8006008 <UART_SetConfig+0xdc>
 8005fee:	d820      	bhi.n	8006032 <UART_SetConfig+0x106>
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d002      	beq.n	8005ffa <UART_SetConfig+0xce>
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d00e      	beq.n	8006016 <UART_SetConfig+0xea>
 8005ff8:	e01b      	b.n	8006032 <UART_SetConfig+0x106>
 8005ffa:	231b      	movs	r3, #27
 8005ffc:	2220      	movs	r2, #32
 8005ffe:	189b      	adds	r3, r3, r2
 8006000:	19db      	adds	r3, r3, r7
 8006002:	2200      	movs	r2, #0
 8006004:	701a      	strb	r2, [r3, #0]
 8006006:	e0b4      	b.n	8006172 <UART_SetConfig+0x246>
 8006008:	231b      	movs	r3, #27
 800600a:	2220      	movs	r2, #32
 800600c:	189b      	adds	r3, r3, r2
 800600e:	19db      	adds	r3, r3, r7
 8006010:	2202      	movs	r2, #2
 8006012:	701a      	strb	r2, [r3, #0]
 8006014:	e0ad      	b.n	8006172 <UART_SetConfig+0x246>
 8006016:	231b      	movs	r3, #27
 8006018:	2220      	movs	r2, #32
 800601a:	189b      	adds	r3, r3, r2
 800601c:	19db      	adds	r3, r3, r7
 800601e:	2204      	movs	r2, #4
 8006020:	701a      	strb	r2, [r3, #0]
 8006022:	e0a6      	b.n	8006172 <UART_SetConfig+0x246>
 8006024:	231b      	movs	r3, #27
 8006026:	2220      	movs	r2, #32
 8006028:	189b      	adds	r3, r3, r2
 800602a:	19db      	adds	r3, r3, r7
 800602c:	2208      	movs	r2, #8
 800602e:	701a      	strb	r2, [r3, #0]
 8006030:	e09f      	b.n	8006172 <UART_SetConfig+0x246>
 8006032:	231b      	movs	r3, #27
 8006034:	2220      	movs	r2, #32
 8006036:	189b      	adds	r3, r3, r2
 8006038:	19db      	adds	r3, r3, r7
 800603a:	2210      	movs	r2, #16
 800603c:	701a      	strb	r2, [r3, #0]
 800603e:	e098      	b.n	8006172 <UART_SetConfig+0x246>
 8006040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	4a7b      	ldr	r2, [pc, #492]	; (8006234 <UART_SetConfig+0x308>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d131      	bne.n	80060ae <UART_SetConfig+0x182>
 800604a:	4b79      	ldr	r3, [pc, #484]	; (8006230 <UART_SetConfig+0x304>)
 800604c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800604e:	220c      	movs	r2, #12
 8006050:	4013      	ands	r3, r2
 8006052:	2b0c      	cmp	r3, #12
 8006054:	d01d      	beq.n	8006092 <UART_SetConfig+0x166>
 8006056:	d823      	bhi.n	80060a0 <UART_SetConfig+0x174>
 8006058:	2b08      	cmp	r3, #8
 800605a:	d00c      	beq.n	8006076 <UART_SetConfig+0x14a>
 800605c:	d820      	bhi.n	80060a0 <UART_SetConfig+0x174>
 800605e:	2b00      	cmp	r3, #0
 8006060:	d002      	beq.n	8006068 <UART_SetConfig+0x13c>
 8006062:	2b04      	cmp	r3, #4
 8006064:	d00e      	beq.n	8006084 <UART_SetConfig+0x158>
 8006066:	e01b      	b.n	80060a0 <UART_SetConfig+0x174>
 8006068:	231b      	movs	r3, #27
 800606a:	2220      	movs	r2, #32
 800606c:	189b      	adds	r3, r3, r2
 800606e:	19db      	adds	r3, r3, r7
 8006070:	2200      	movs	r2, #0
 8006072:	701a      	strb	r2, [r3, #0]
 8006074:	e07d      	b.n	8006172 <UART_SetConfig+0x246>
 8006076:	231b      	movs	r3, #27
 8006078:	2220      	movs	r2, #32
 800607a:	189b      	adds	r3, r3, r2
 800607c:	19db      	adds	r3, r3, r7
 800607e:	2202      	movs	r2, #2
 8006080:	701a      	strb	r2, [r3, #0]
 8006082:	e076      	b.n	8006172 <UART_SetConfig+0x246>
 8006084:	231b      	movs	r3, #27
 8006086:	2220      	movs	r2, #32
 8006088:	189b      	adds	r3, r3, r2
 800608a:	19db      	adds	r3, r3, r7
 800608c:	2204      	movs	r2, #4
 800608e:	701a      	strb	r2, [r3, #0]
 8006090:	e06f      	b.n	8006172 <UART_SetConfig+0x246>
 8006092:	231b      	movs	r3, #27
 8006094:	2220      	movs	r2, #32
 8006096:	189b      	adds	r3, r3, r2
 8006098:	19db      	adds	r3, r3, r7
 800609a:	2208      	movs	r2, #8
 800609c:	701a      	strb	r2, [r3, #0]
 800609e:	e068      	b.n	8006172 <UART_SetConfig+0x246>
 80060a0:	231b      	movs	r3, #27
 80060a2:	2220      	movs	r2, #32
 80060a4:	189b      	adds	r3, r3, r2
 80060a6:	19db      	adds	r3, r3, r7
 80060a8:	2210      	movs	r2, #16
 80060aa:	701a      	strb	r2, [r3, #0]
 80060ac:	e061      	b.n	8006172 <UART_SetConfig+0x246>
 80060ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a61      	ldr	r2, [pc, #388]	; (8006238 <UART_SetConfig+0x30c>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d106      	bne.n	80060c6 <UART_SetConfig+0x19a>
 80060b8:	231b      	movs	r3, #27
 80060ba:	2220      	movs	r2, #32
 80060bc:	189b      	adds	r3, r3, r2
 80060be:	19db      	adds	r3, r3, r7
 80060c0:	2200      	movs	r2, #0
 80060c2:	701a      	strb	r2, [r3, #0]
 80060c4:	e055      	b.n	8006172 <UART_SetConfig+0x246>
 80060c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a5c      	ldr	r2, [pc, #368]	; (800623c <UART_SetConfig+0x310>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d106      	bne.n	80060de <UART_SetConfig+0x1b2>
 80060d0:	231b      	movs	r3, #27
 80060d2:	2220      	movs	r2, #32
 80060d4:	189b      	adds	r3, r3, r2
 80060d6:	19db      	adds	r3, r3, r7
 80060d8:	2200      	movs	r2, #0
 80060da:	701a      	strb	r2, [r3, #0]
 80060dc:	e049      	b.n	8006172 <UART_SetConfig+0x246>
 80060de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a50      	ldr	r2, [pc, #320]	; (8006224 <UART_SetConfig+0x2f8>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d13e      	bne.n	8006166 <UART_SetConfig+0x23a>
 80060e8:	4b51      	ldr	r3, [pc, #324]	; (8006230 <UART_SetConfig+0x304>)
 80060ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060ec:	23c0      	movs	r3, #192	; 0xc0
 80060ee:	011b      	lsls	r3, r3, #4
 80060f0:	4013      	ands	r3, r2
 80060f2:	22c0      	movs	r2, #192	; 0xc0
 80060f4:	0112      	lsls	r2, r2, #4
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d027      	beq.n	800614a <UART_SetConfig+0x21e>
 80060fa:	22c0      	movs	r2, #192	; 0xc0
 80060fc:	0112      	lsls	r2, r2, #4
 80060fe:	4293      	cmp	r3, r2
 8006100:	d82a      	bhi.n	8006158 <UART_SetConfig+0x22c>
 8006102:	2280      	movs	r2, #128	; 0x80
 8006104:	0112      	lsls	r2, r2, #4
 8006106:	4293      	cmp	r3, r2
 8006108:	d011      	beq.n	800612e <UART_SetConfig+0x202>
 800610a:	2280      	movs	r2, #128	; 0x80
 800610c:	0112      	lsls	r2, r2, #4
 800610e:	4293      	cmp	r3, r2
 8006110:	d822      	bhi.n	8006158 <UART_SetConfig+0x22c>
 8006112:	2b00      	cmp	r3, #0
 8006114:	d004      	beq.n	8006120 <UART_SetConfig+0x1f4>
 8006116:	2280      	movs	r2, #128	; 0x80
 8006118:	00d2      	lsls	r2, r2, #3
 800611a:	4293      	cmp	r3, r2
 800611c:	d00e      	beq.n	800613c <UART_SetConfig+0x210>
 800611e:	e01b      	b.n	8006158 <UART_SetConfig+0x22c>
 8006120:	231b      	movs	r3, #27
 8006122:	2220      	movs	r2, #32
 8006124:	189b      	adds	r3, r3, r2
 8006126:	19db      	adds	r3, r3, r7
 8006128:	2200      	movs	r2, #0
 800612a:	701a      	strb	r2, [r3, #0]
 800612c:	e021      	b.n	8006172 <UART_SetConfig+0x246>
 800612e:	231b      	movs	r3, #27
 8006130:	2220      	movs	r2, #32
 8006132:	189b      	adds	r3, r3, r2
 8006134:	19db      	adds	r3, r3, r7
 8006136:	2202      	movs	r2, #2
 8006138:	701a      	strb	r2, [r3, #0]
 800613a:	e01a      	b.n	8006172 <UART_SetConfig+0x246>
 800613c:	231b      	movs	r3, #27
 800613e:	2220      	movs	r2, #32
 8006140:	189b      	adds	r3, r3, r2
 8006142:	19db      	adds	r3, r3, r7
 8006144:	2204      	movs	r2, #4
 8006146:	701a      	strb	r2, [r3, #0]
 8006148:	e013      	b.n	8006172 <UART_SetConfig+0x246>
 800614a:	231b      	movs	r3, #27
 800614c:	2220      	movs	r2, #32
 800614e:	189b      	adds	r3, r3, r2
 8006150:	19db      	adds	r3, r3, r7
 8006152:	2208      	movs	r2, #8
 8006154:	701a      	strb	r2, [r3, #0]
 8006156:	e00c      	b.n	8006172 <UART_SetConfig+0x246>
 8006158:	231b      	movs	r3, #27
 800615a:	2220      	movs	r2, #32
 800615c:	189b      	adds	r3, r3, r2
 800615e:	19db      	adds	r3, r3, r7
 8006160:	2210      	movs	r2, #16
 8006162:	701a      	strb	r2, [r3, #0]
 8006164:	e005      	b.n	8006172 <UART_SetConfig+0x246>
 8006166:	231b      	movs	r3, #27
 8006168:	2220      	movs	r2, #32
 800616a:	189b      	adds	r3, r3, r2
 800616c:	19db      	adds	r3, r3, r7
 800616e:	2210      	movs	r2, #16
 8006170:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a2b      	ldr	r2, [pc, #172]	; (8006224 <UART_SetConfig+0x2f8>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d000      	beq.n	800617e <UART_SetConfig+0x252>
 800617c:	e0a9      	b.n	80062d2 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800617e:	231b      	movs	r3, #27
 8006180:	2220      	movs	r2, #32
 8006182:	189b      	adds	r3, r3, r2
 8006184:	19db      	adds	r3, r3, r7
 8006186:	781b      	ldrb	r3, [r3, #0]
 8006188:	2b08      	cmp	r3, #8
 800618a:	d015      	beq.n	80061b8 <UART_SetConfig+0x28c>
 800618c:	dc18      	bgt.n	80061c0 <UART_SetConfig+0x294>
 800618e:	2b04      	cmp	r3, #4
 8006190:	d00d      	beq.n	80061ae <UART_SetConfig+0x282>
 8006192:	dc15      	bgt.n	80061c0 <UART_SetConfig+0x294>
 8006194:	2b00      	cmp	r3, #0
 8006196:	d002      	beq.n	800619e <UART_SetConfig+0x272>
 8006198:	2b02      	cmp	r3, #2
 800619a:	d005      	beq.n	80061a8 <UART_SetConfig+0x27c>
 800619c:	e010      	b.n	80061c0 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800619e:	f7fd ff27 	bl	8003ff0 <HAL_RCC_GetPCLK1Freq>
 80061a2:	0003      	movs	r3, r0
 80061a4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80061a6:	e014      	b.n	80061d2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061a8:	4b25      	ldr	r3, [pc, #148]	; (8006240 <UART_SetConfig+0x314>)
 80061aa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80061ac:	e011      	b.n	80061d2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061ae:	f7fd fe93 	bl	8003ed8 <HAL_RCC_GetSysClockFreq>
 80061b2:	0003      	movs	r3, r0
 80061b4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80061b6:	e00c      	b.n	80061d2 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061b8:	2380      	movs	r3, #128	; 0x80
 80061ba:	021b      	lsls	r3, r3, #8
 80061bc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80061be:	e008      	b.n	80061d2 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 80061c0:	2300      	movs	r3, #0
 80061c2:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80061c4:	231a      	movs	r3, #26
 80061c6:	2220      	movs	r2, #32
 80061c8:	189b      	adds	r3, r3, r2
 80061ca:	19db      	adds	r3, r3, r7
 80061cc:	2201      	movs	r2, #1
 80061ce:	701a      	strb	r2, [r3, #0]
        break;
 80061d0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d100      	bne.n	80061da <UART_SetConfig+0x2ae>
 80061d8:	e14b      	b.n	8006472 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80061da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061de:	4b19      	ldr	r3, [pc, #100]	; (8006244 <UART_SetConfig+0x318>)
 80061e0:	0052      	lsls	r2, r2, #1
 80061e2:	5ad3      	ldrh	r3, [r2, r3]
 80061e4:	0019      	movs	r1, r3
 80061e6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80061e8:	f7f9 ff9e 	bl	8000128 <__udivsi3>
 80061ec:	0003      	movs	r3, r0
 80061ee:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80061f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f2:	685a      	ldr	r2, [r3, #4]
 80061f4:	0013      	movs	r3, r2
 80061f6:	005b      	lsls	r3, r3, #1
 80061f8:	189b      	adds	r3, r3, r2
 80061fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80061fc:	429a      	cmp	r2, r3
 80061fe:	d305      	bcc.n	800620c <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006206:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006208:	429a      	cmp	r2, r3
 800620a:	d91d      	bls.n	8006248 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800620c:	231a      	movs	r3, #26
 800620e:	2220      	movs	r2, #32
 8006210:	189b      	adds	r3, r3, r2
 8006212:	19db      	adds	r3, r3, r7
 8006214:	2201      	movs	r2, #1
 8006216:	701a      	strb	r2, [r3, #0]
 8006218:	e12b      	b.n	8006472 <UART_SetConfig+0x546>
 800621a:	46c0      	nop			; (mov r8, r8)
 800621c:	cfff69f3 	.word	0xcfff69f3
 8006220:	ffffcfff 	.word	0xffffcfff
 8006224:	40008000 	.word	0x40008000
 8006228:	11fff4ff 	.word	0x11fff4ff
 800622c:	40013800 	.word	0x40013800
 8006230:	40021000 	.word	0x40021000
 8006234:	40004400 	.word	0x40004400
 8006238:	40004800 	.word	0x40004800
 800623c:	40004c00 	.word	0x40004c00
 8006240:	00f42400 	.word	0x00f42400
 8006244:	08007c7c 	.word	0x08007c7c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800624a:	61bb      	str	r3, [r7, #24]
 800624c:	2300      	movs	r3, #0
 800624e:	61fb      	str	r3, [r7, #28]
 8006250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006252:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006254:	4b92      	ldr	r3, [pc, #584]	; (80064a0 <UART_SetConfig+0x574>)
 8006256:	0052      	lsls	r2, r2, #1
 8006258:	5ad3      	ldrh	r3, [r2, r3]
 800625a:	613b      	str	r3, [r7, #16]
 800625c:	2300      	movs	r3, #0
 800625e:	617b      	str	r3, [r7, #20]
 8006260:	693a      	ldr	r2, [r7, #16]
 8006262:	697b      	ldr	r3, [r7, #20]
 8006264:	69b8      	ldr	r0, [r7, #24]
 8006266:	69f9      	ldr	r1, [r7, #28]
 8006268:	f7fa f8d4 	bl	8000414 <__aeabi_uldivmod>
 800626c:	0002      	movs	r2, r0
 800626e:	000b      	movs	r3, r1
 8006270:	0e11      	lsrs	r1, r2, #24
 8006272:	021d      	lsls	r5, r3, #8
 8006274:	430d      	orrs	r5, r1
 8006276:	0214      	lsls	r4, r2, #8
 8006278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	085b      	lsrs	r3, r3, #1
 800627e:	60bb      	str	r3, [r7, #8]
 8006280:	2300      	movs	r3, #0
 8006282:	60fb      	str	r3, [r7, #12]
 8006284:	68b8      	ldr	r0, [r7, #8]
 8006286:	68f9      	ldr	r1, [r7, #12]
 8006288:	1900      	adds	r0, r0, r4
 800628a:	4169      	adcs	r1, r5
 800628c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	603b      	str	r3, [r7, #0]
 8006292:	2300      	movs	r3, #0
 8006294:	607b      	str	r3, [r7, #4]
 8006296:	683a      	ldr	r2, [r7, #0]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f7fa f8bb 	bl	8000414 <__aeabi_uldivmod>
 800629e:	0002      	movs	r2, r0
 80062a0:	000b      	movs	r3, r1
 80062a2:	0013      	movs	r3, r2
 80062a4:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80062a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062a8:	23c0      	movs	r3, #192	; 0xc0
 80062aa:	009b      	lsls	r3, r3, #2
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d309      	bcc.n	80062c4 <UART_SetConfig+0x398>
 80062b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062b2:	2380      	movs	r3, #128	; 0x80
 80062b4:	035b      	lsls	r3, r3, #13
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d204      	bcs.n	80062c4 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 80062ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062c0:	60da      	str	r2, [r3, #12]
 80062c2:	e0d6      	b.n	8006472 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 80062c4:	231a      	movs	r3, #26
 80062c6:	2220      	movs	r2, #32
 80062c8:	189b      	adds	r3, r3, r2
 80062ca:	19db      	adds	r3, r3, r7
 80062cc:	2201      	movs	r2, #1
 80062ce:	701a      	strb	r2, [r3, #0]
 80062d0:	e0cf      	b.n	8006472 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d4:	69da      	ldr	r2, [r3, #28]
 80062d6:	2380      	movs	r3, #128	; 0x80
 80062d8:	021b      	lsls	r3, r3, #8
 80062da:	429a      	cmp	r2, r3
 80062dc:	d000      	beq.n	80062e0 <UART_SetConfig+0x3b4>
 80062de:	e070      	b.n	80063c2 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80062e0:	231b      	movs	r3, #27
 80062e2:	2220      	movs	r2, #32
 80062e4:	189b      	adds	r3, r3, r2
 80062e6:	19db      	adds	r3, r3, r7
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	2b08      	cmp	r3, #8
 80062ec:	d015      	beq.n	800631a <UART_SetConfig+0x3ee>
 80062ee:	dc18      	bgt.n	8006322 <UART_SetConfig+0x3f6>
 80062f0:	2b04      	cmp	r3, #4
 80062f2:	d00d      	beq.n	8006310 <UART_SetConfig+0x3e4>
 80062f4:	dc15      	bgt.n	8006322 <UART_SetConfig+0x3f6>
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d002      	beq.n	8006300 <UART_SetConfig+0x3d4>
 80062fa:	2b02      	cmp	r3, #2
 80062fc:	d005      	beq.n	800630a <UART_SetConfig+0x3de>
 80062fe:	e010      	b.n	8006322 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006300:	f7fd fe76 	bl	8003ff0 <HAL_RCC_GetPCLK1Freq>
 8006304:	0003      	movs	r3, r0
 8006306:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006308:	e014      	b.n	8006334 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800630a:	4b66      	ldr	r3, [pc, #408]	; (80064a4 <UART_SetConfig+0x578>)
 800630c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800630e:	e011      	b.n	8006334 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006310:	f7fd fde2 	bl	8003ed8 <HAL_RCC_GetSysClockFreq>
 8006314:	0003      	movs	r3, r0
 8006316:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006318:	e00c      	b.n	8006334 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800631a:	2380      	movs	r3, #128	; 0x80
 800631c:	021b      	lsls	r3, r3, #8
 800631e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006320:	e008      	b.n	8006334 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8006322:	2300      	movs	r3, #0
 8006324:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006326:	231a      	movs	r3, #26
 8006328:	2220      	movs	r2, #32
 800632a:	189b      	adds	r3, r3, r2
 800632c:	19db      	adds	r3, r3, r7
 800632e:	2201      	movs	r2, #1
 8006330:	701a      	strb	r2, [r3, #0]
        break;
 8006332:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006336:	2b00      	cmp	r3, #0
 8006338:	d100      	bne.n	800633c <UART_SetConfig+0x410>
 800633a:	e09a      	b.n	8006472 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800633c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800633e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006340:	4b57      	ldr	r3, [pc, #348]	; (80064a0 <UART_SetConfig+0x574>)
 8006342:	0052      	lsls	r2, r2, #1
 8006344:	5ad3      	ldrh	r3, [r2, r3]
 8006346:	0019      	movs	r1, r3
 8006348:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800634a:	f7f9 feed 	bl	8000128 <__udivsi3>
 800634e:	0003      	movs	r3, r0
 8006350:	005a      	lsls	r2, r3, #1
 8006352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	085b      	lsrs	r3, r3, #1
 8006358:	18d2      	adds	r2, r2, r3
 800635a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	0019      	movs	r1, r3
 8006360:	0010      	movs	r0, r2
 8006362:	f7f9 fee1 	bl	8000128 <__udivsi3>
 8006366:	0003      	movs	r3, r0
 8006368:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800636a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800636c:	2b0f      	cmp	r3, #15
 800636e:	d921      	bls.n	80063b4 <UART_SetConfig+0x488>
 8006370:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006372:	2380      	movs	r3, #128	; 0x80
 8006374:	025b      	lsls	r3, r3, #9
 8006376:	429a      	cmp	r2, r3
 8006378:	d21c      	bcs.n	80063b4 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800637a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800637c:	b29a      	uxth	r2, r3
 800637e:	200e      	movs	r0, #14
 8006380:	2420      	movs	r4, #32
 8006382:	1903      	adds	r3, r0, r4
 8006384:	19db      	adds	r3, r3, r7
 8006386:	210f      	movs	r1, #15
 8006388:	438a      	bics	r2, r1
 800638a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800638c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800638e:	085b      	lsrs	r3, r3, #1
 8006390:	b29b      	uxth	r3, r3
 8006392:	2207      	movs	r2, #7
 8006394:	4013      	ands	r3, r2
 8006396:	b299      	uxth	r1, r3
 8006398:	1903      	adds	r3, r0, r4
 800639a:	19db      	adds	r3, r3, r7
 800639c:	1902      	adds	r2, r0, r4
 800639e:	19d2      	adds	r2, r2, r7
 80063a0:	8812      	ldrh	r2, [r2, #0]
 80063a2:	430a      	orrs	r2, r1
 80063a4:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80063a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	1902      	adds	r2, r0, r4
 80063ac:	19d2      	adds	r2, r2, r7
 80063ae:	8812      	ldrh	r2, [r2, #0]
 80063b0:	60da      	str	r2, [r3, #12]
 80063b2:	e05e      	b.n	8006472 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80063b4:	231a      	movs	r3, #26
 80063b6:	2220      	movs	r2, #32
 80063b8:	189b      	adds	r3, r3, r2
 80063ba:	19db      	adds	r3, r3, r7
 80063bc:	2201      	movs	r2, #1
 80063be:	701a      	strb	r2, [r3, #0]
 80063c0:	e057      	b.n	8006472 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 80063c2:	231b      	movs	r3, #27
 80063c4:	2220      	movs	r2, #32
 80063c6:	189b      	adds	r3, r3, r2
 80063c8:	19db      	adds	r3, r3, r7
 80063ca:	781b      	ldrb	r3, [r3, #0]
 80063cc:	2b08      	cmp	r3, #8
 80063ce:	d015      	beq.n	80063fc <UART_SetConfig+0x4d0>
 80063d0:	dc18      	bgt.n	8006404 <UART_SetConfig+0x4d8>
 80063d2:	2b04      	cmp	r3, #4
 80063d4:	d00d      	beq.n	80063f2 <UART_SetConfig+0x4c6>
 80063d6:	dc15      	bgt.n	8006404 <UART_SetConfig+0x4d8>
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d002      	beq.n	80063e2 <UART_SetConfig+0x4b6>
 80063dc:	2b02      	cmp	r3, #2
 80063de:	d005      	beq.n	80063ec <UART_SetConfig+0x4c0>
 80063e0:	e010      	b.n	8006404 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063e2:	f7fd fe05 	bl	8003ff0 <HAL_RCC_GetPCLK1Freq>
 80063e6:	0003      	movs	r3, r0
 80063e8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063ea:	e014      	b.n	8006416 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063ec:	4b2d      	ldr	r3, [pc, #180]	; (80064a4 <UART_SetConfig+0x578>)
 80063ee:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063f0:	e011      	b.n	8006416 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063f2:	f7fd fd71 	bl	8003ed8 <HAL_RCC_GetSysClockFreq>
 80063f6:	0003      	movs	r3, r0
 80063f8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80063fa:	e00c      	b.n	8006416 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063fc:	2380      	movs	r3, #128	; 0x80
 80063fe:	021b      	lsls	r3, r3, #8
 8006400:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006402:	e008      	b.n	8006416 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8006404:	2300      	movs	r3, #0
 8006406:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8006408:	231a      	movs	r3, #26
 800640a:	2220      	movs	r2, #32
 800640c:	189b      	adds	r3, r3, r2
 800640e:	19db      	adds	r3, r3, r7
 8006410:	2201      	movs	r2, #1
 8006412:	701a      	strb	r2, [r3, #0]
        break;
 8006414:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8006416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006418:	2b00      	cmp	r3, #0
 800641a:	d02a      	beq.n	8006472 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800641c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006420:	4b1f      	ldr	r3, [pc, #124]	; (80064a0 <UART_SetConfig+0x574>)
 8006422:	0052      	lsls	r2, r2, #1
 8006424:	5ad3      	ldrh	r3, [r2, r3]
 8006426:	0019      	movs	r1, r3
 8006428:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800642a:	f7f9 fe7d 	bl	8000128 <__udivsi3>
 800642e:	0003      	movs	r3, r0
 8006430:	001a      	movs	r2, r3
 8006432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	085b      	lsrs	r3, r3, #1
 8006438:	18d2      	adds	r2, r2, r3
 800643a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	0019      	movs	r1, r3
 8006440:	0010      	movs	r0, r2
 8006442:	f7f9 fe71 	bl	8000128 <__udivsi3>
 8006446:	0003      	movs	r3, r0
 8006448:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800644a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800644c:	2b0f      	cmp	r3, #15
 800644e:	d90a      	bls.n	8006466 <UART_SetConfig+0x53a>
 8006450:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006452:	2380      	movs	r3, #128	; 0x80
 8006454:	025b      	lsls	r3, r3, #9
 8006456:	429a      	cmp	r2, r3
 8006458:	d205      	bcs.n	8006466 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800645a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800645c:	b29a      	uxth	r2, r3
 800645e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	60da      	str	r2, [r3, #12]
 8006464:	e005      	b.n	8006472 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8006466:	231a      	movs	r3, #26
 8006468:	2220      	movs	r2, #32
 800646a:	189b      	adds	r3, r3, r2
 800646c:	19db      	adds	r3, r3, r7
 800646e:	2201      	movs	r2, #1
 8006470:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006474:	226a      	movs	r2, #106	; 0x6a
 8006476:	2101      	movs	r1, #1
 8006478:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800647a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647c:	2268      	movs	r2, #104	; 0x68
 800647e:	2101      	movs	r1, #1
 8006480:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006484:	2200      	movs	r2, #0
 8006486:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648a:	2200      	movs	r2, #0
 800648c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800648e:	231a      	movs	r3, #26
 8006490:	2220      	movs	r2, #32
 8006492:	189b      	adds	r3, r3, r2
 8006494:	19db      	adds	r3, r3, r7
 8006496:	781b      	ldrb	r3, [r3, #0]
}
 8006498:	0018      	movs	r0, r3
 800649a:	46bd      	mov	sp, r7
 800649c:	b010      	add	sp, #64	; 0x40
 800649e:	bdb0      	pop	{r4, r5, r7, pc}
 80064a0:	08007c7c 	.word	0x08007c7c
 80064a4:	00f42400 	.word	0x00f42400

080064a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b082      	sub	sp, #8
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064b4:	2208      	movs	r2, #8
 80064b6:	4013      	ands	r3, r2
 80064b8:	d00b      	beq.n	80064d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	4a4a      	ldr	r2, [pc, #296]	; (80065ec <UART_AdvFeatureConfig+0x144>)
 80064c2:	4013      	ands	r3, r2
 80064c4:	0019      	movs	r1, r3
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064d6:	2201      	movs	r2, #1
 80064d8:	4013      	ands	r3, r2
 80064da:	d00b      	beq.n	80064f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	4a43      	ldr	r2, [pc, #268]	; (80065f0 <UART_AdvFeatureConfig+0x148>)
 80064e4:	4013      	ands	r3, r2
 80064e6:	0019      	movs	r1, r3
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064f8:	2202      	movs	r2, #2
 80064fa:	4013      	ands	r3, r2
 80064fc:	d00b      	beq.n	8006516 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	4a3b      	ldr	r2, [pc, #236]	; (80065f4 <UART_AdvFeatureConfig+0x14c>)
 8006506:	4013      	ands	r3, r2
 8006508:	0019      	movs	r1, r3
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	430a      	orrs	r2, r1
 8006514:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800651a:	2204      	movs	r2, #4
 800651c:	4013      	ands	r3, r2
 800651e:	d00b      	beq.n	8006538 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	4a34      	ldr	r2, [pc, #208]	; (80065f8 <UART_AdvFeatureConfig+0x150>)
 8006528:	4013      	ands	r3, r2
 800652a:	0019      	movs	r1, r3
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	430a      	orrs	r2, r1
 8006536:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800653c:	2210      	movs	r2, #16
 800653e:	4013      	ands	r3, r2
 8006540:	d00b      	beq.n	800655a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	4a2c      	ldr	r2, [pc, #176]	; (80065fc <UART_AdvFeatureConfig+0x154>)
 800654a:	4013      	ands	r3, r2
 800654c:	0019      	movs	r1, r3
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	430a      	orrs	r2, r1
 8006558:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800655e:	2220      	movs	r2, #32
 8006560:	4013      	ands	r3, r2
 8006562:	d00b      	beq.n	800657c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	4a25      	ldr	r2, [pc, #148]	; (8006600 <UART_AdvFeatureConfig+0x158>)
 800656c:	4013      	ands	r3, r2
 800656e:	0019      	movs	r1, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	430a      	orrs	r2, r1
 800657a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006580:	2240      	movs	r2, #64	; 0x40
 8006582:	4013      	ands	r3, r2
 8006584:	d01d      	beq.n	80065c2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	4a1d      	ldr	r2, [pc, #116]	; (8006604 <UART_AdvFeatureConfig+0x15c>)
 800658e:	4013      	ands	r3, r2
 8006590:	0019      	movs	r1, r3
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	430a      	orrs	r2, r1
 800659c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065a2:	2380      	movs	r3, #128	; 0x80
 80065a4:	035b      	lsls	r3, r3, #13
 80065a6:	429a      	cmp	r2, r3
 80065a8:	d10b      	bne.n	80065c2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	4a15      	ldr	r2, [pc, #84]	; (8006608 <UART_AdvFeatureConfig+0x160>)
 80065b2:	4013      	ands	r3, r2
 80065b4:	0019      	movs	r1, r3
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	430a      	orrs	r2, r1
 80065c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065c6:	2280      	movs	r2, #128	; 0x80
 80065c8:	4013      	ands	r3, r2
 80065ca:	d00b      	beq.n	80065e4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	4a0e      	ldr	r2, [pc, #56]	; (800660c <UART_AdvFeatureConfig+0x164>)
 80065d4:	4013      	ands	r3, r2
 80065d6:	0019      	movs	r1, r3
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	430a      	orrs	r2, r1
 80065e2:	605a      	str	r2, [r3, #4]
  }
}
 80065e4:	46c0      	nop			; (mov r8, r8)
 80065e6:	46bd      	mov	sp, r7
 80065e8:	b002      	add	sp, #8
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	ffff7fff 	.word	0xffff7fff
 80065f0:	fffdffff 	.word	0xfffdffff
 80065f4:	fffeffff 	.word	0xfffeffff
 80065f8:	fffbffff 	.word	0xfffbffff
 80065fc:	ffffefff 	.word	0xffffefff
 8006600:	ffffdfff 	.word	0xffffdfff
 8006604:	ffefffff 	.word	0xffefffff
 8006608:	ff9fffff 	.word	0xff9fffff
 800660c:	fff7ffff 	.word	0xfff7ffff

08006610 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b092      	sub	sp, #72	; 0x48
 8006614:	af02      	add	r7, sp, #8
 8006616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2290      	movs	r2, #144	; 0x90
 800661c:	2100      	movs	r1, #0
 800661e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006620:	f7fb f94a 	bl	80018b8 <HAL_GetTick>
 8006624:	0003      	movs	r3, r0
 8006626:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	2208      	movs	r2, #8
 8006630:	4013      	ands	r3, r2
 8006632:	2b08      	cmp	r3, #8
 8006634:	d12d      	bne.n	8006692 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006636:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006638:	2280      	movs	r2, #128	; 0x80
 800663a:	0391      	lsls	r1, r2, #14
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	4a47      	ldr	r2, [pc, #284]	; (800675c <UART_CheckIdleState+0x14c>)
 8006640:	9200      	str	r2, [sp, #0]
 8006642:	2200      	movs	r2, #0
 8006644:	f000 f88e 	bl	8006764 <UART_WaitOnFlagUntilTimeout>
 8006648:	1e03      	subs	r3, r0, #0
 800664a:	d022      	beq.n	8006692 <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800664c:	f3ef 8310 	mrs	r3, PRIMASK
 8006650:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006654:	63bb      	str	r3, [r7, #56]	; 0x38
 8006656:	2301      	movs	r3, #1
 8006658:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800665a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800665c:	f383 8810 	msr	PRIMASK, r3
}
 8006660:	46c0      	nop			; (mov r8, r8)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	2180      	movs	r1, #128	; 0x80
 800666e:	438a      	bics	r2, r1
 8006670:	601a      	str	r2, [r3, #0]
 8006672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006674:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006678:	f383 8810 	msr	PRIMASK, r3
}
 800667c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2288      	movs	r2, #136	; 0x88
 8006682:	2120      	movs	r1, #32
 8006684:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2284      	movs	r2, #132	; 0x84
 800668a:	2100      	movs	r1, #0
 800668c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800668e:	2303      	movs	r3, #3
 8006690:	e060      	b.n	8006754 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2204      	movs	r2, #4
 800669a:	4013      	ands	r3, r2
 800669c:	2b04      	cmp	r3, #4
 800669e:	d146      	bne.n	800672e <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80066a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80066a2:	2280      	movs	r2, #128	; 0x80
 80066a4:	03d1      	lsls	r1, r2, #15
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	4a2c      	ldr	r2, [pc, #176]	; (800675c <UART_CheckIdleState+0x14c>)
 80066aa:	9200      	str	r2, [sp, #0]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f000 f859 	bl	8006764 <UART_WaitOnFlagUntilTimeout>
 80066b2:	1e03      	subs	r3, r0, #0
 80066b4:	d03b      	beq.n	800672e <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066b6:	f3ef 8310 	mrs	r3, PRIMASK
 80066ba:	60fb      	str	r3, [r7, #12]
  return(result);
 80066bc:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066be:	637b      	str	r3, [r7, #52]	; 0x34
 80066c0:	2301      	movs	r3, #1
 80066c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	f383 8810 	msr	PRIMASK, r3
}
 80066ca:	46c0      	nop			; (mov r8, r8)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4922      	ldr	r1, [pc, #136]	; (8006760 <UART_CheckIdleState+0x150>)
 80066d8:	400a      	ands	r2, r1
 80066da:	601a      	str	r2, [r3, #0]
 80066dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066e0:	697b      	ldr	r3, [r7, #20]
 80066e2:	f383 8810 	msr	PRIMASK, r3
}
 80066e6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066e8:	f3ef 8310 	mrs	r3, PRIMASK
 80066ec:	61bb      	str	r3, [r7, #24]
  return(result);
 80066ee:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066f0:	633b      	str	r3, [r7, #48]	; 0x30
 80066f2:	2301      	movs	r3, #1
 80066f4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066f6:	69fb      	ldr	r3, [r7, #28]
 80066f8:	f383 8810 	msr	PRIMASK, r3
}
 80066fc:	46c0      	nop			; (mov r8, r8)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	689a      	ldr	r2, [r3, #8]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2101      	movs	r1, #1
 800670a:	438a      	bics	r2, r1
 800670c:	609a      	str	r2, [r3, #8]
 800670e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006710:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006712:	6a3b      	ldr	r3, [r7, #32]
 8006714:	f383 8810 	msr	PRIMASK, r3
}
 8006718:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	228c      	movs	r2, #140	; 0x8c
 800671e:	2120      	movs	r1, #32
 8006720:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2284      	movs	r2, #132	; 0x84
 8006726:	2100      	movs	r1, #0
 8006728:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	e012      	b.n	8006754 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2288      	movs	r2, #136	; 0x88
 8006732:	2120      	movs	r1, #32
 8006734:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	228c      	movs	r2, #140	; 0x8c
 800673a:	2120      	movs	r1, #32
 800673c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2284      	movs	r2, #132	; 0x84
 800674e:	2100      	movs	r1, #0
 8006750:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	0018      	movs	r0, r3
 8006756:	46bd      	mov	sp, r7
 8006758:	b010      	add	sp, #64	; 0x40
 800675a:	bd80      	pop	{r7, pc}
 800675c:	01ffffff 	.word	0x01ffffff
 8006760:	fffffedf 	.word	0xfffffedf

08006764 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	60b9      	str	r1, [r7, #8]
 800676e:	603b      	str	r3, [r7, #0]
 8006770:	1dfb      	adds	r3, r7, #7
 8006772:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006774:	e051      	b.n	800681a <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	3301      	adds	r3, #1
 800677a:	d04e      	beq.n	800681a <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800677c:	f7fb f89c 	bl	80018b8 <HAL_GetTick>
 8006780:	0002      	movs	r2, r0
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	69ba      	ldr	r2, [r7, #24]
 8006788:	429a      	cmp	r2, r3
 800678a:	d302      	bcc.n	8006792 <UART_WaitOnFlagUntilTimeout+0x2e>
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d101      	bne.n	8006796 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006792:	2303      	movs	r3, #3
 8006794:	e051      	b.n	800683a <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2204      	movs	r2, #4
 800679e:	4013      	ands	r3, r2
 80067a0:	d03b      	beq.n	800681a <UART_WaitOnFlagUntilTimeout+0xb6>
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	2b80      	cmp	r3, #128	; 0x80
 80067a6:	d038      	beq.n	800681a <UART_WaitOnFlagUntilTimeout+0xb6>
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	2b40      	cmp	r3, #64	; 0x40
 80067ac:	d035      	beq.n	800681a <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	69db      	ldr	r3, [r3, #28]
 80067b4:	2208      	movs	r2, #8
 80067b6:	4013      	ands	r3, r2
 80067b8:	2b08      	cmp	r3, #8
 80067ba:	d111      	bne.n	80067e0 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2208      	movs	r2, #8
 80067c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	0018      	movs	r0, r3
 80067c8:	f000 f83c 	bl	8006844 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2290      	movs	r2, #144	; 0x90
 80067d0:	2108      	movs	r1, #8
 80067d2:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2284      	movs	r2, #132	; 0x84
 80067d8:	2100      	movs	r1, #0
 80067da:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	e02c      	b.n	800683a <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	69da      	ldr	r2, [r3, #28]
 80067e6:	2380      	movs	r3, #128	; 0x80
 80067e8:	011b      	lsls	r3, r3, #4
 80067ea:	401a      	ands	r2, r3
 80067ec:	2380      	movs	r3, #128	; 0x80
 80067ee:	011b      	lsls	r3, r3, #4
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d112      	bne.n	800681a <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2280      	movs	r2, #128	; 0x80
 80067fa:	0112      	lsls	r2, r2, #4
 80067fc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	0018      	movs	r0, r3
 8006802:	f000 f81f 	bl	8006844 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2290      	movs	r2, #144	; 0x90
 800680a:	2120      	movs	r1, #32
 800680c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2284      	movs	r2, #132	; 0x84
 8006812:	2100      	movs	r1, #0
 8006814:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8006816:	2303      	movs	r3, #3
 8006818:	e00f      	b.n	800683a <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	69db      	ldr	r3, [r3, #28]
 8006820:	68ba      	ldr	r2, [r7, #8]
 8006822:	4013      	ands	r3, r2
 8006824:	68ba      	ldr	r2, [r7, #8]
 8006826:	1ad3      	subs	r3, r2, r3
 8006828:	425a      	negs	r2, r3
 800682a:	4153      	adcs	r3, r2
 800682c:	b2db      	uxtb	r3, r3
 800682e:	001a      	movs	r2, r3
 8006830:	1dfb      	adds	r3, r7, #7
 8006832:	781b      	ldrb	r3, [r3, #0]
 8006834:	429a      	cmp	r2, r3
 8006836:	d09e      	beq.n	8006776 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006838:	2300      	movs	r3, #0
}
 800683a:	0018      	movs	r0, r3
 800683c:	46bd      	mov	sp, r7
 800683e:	b004      	add	sp, #16
 8006840:	bd80      	pop	{r7, pc}
	...

08006844 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b08e      	sub	sp, #56	; 0x38
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800684c:	f3ef 8310 	mrs	r3, PRIMASK
 8006850:	617b      	str	r3, [r7, #20]
  return(result);
 8006852:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006854:	637b      	str	r3, [r7, #52]	; 0x34
 8006856:	2301      	movs	r3, #1
 8006858:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	f383 8810 	msr	PRIMASK, r3
}
 8006860:	46c0      	nop			; (mov r8, r8)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4926      	ldr	r1, [pc, #152]	; (8006908 <UART_EndRxTransfer+0xc4>)
 800686e:	400a      	ands	r2, r1
 8006870:	601a      	str	r2, [r3, #0]
 8006872:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006874:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006876:	69fb      	ldr	r3, [r7, #28]
 8006878:	f383 8810 	msr	PRIMASK, r3
}
 800687c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800687e:	f3ef 8310 	mrs	r3, PRIMASK
 8006882:	623b      	str	r3, [r7, #32]
  return(result);
 8006884:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006886:	633b      	str	r3, [r7, #48]	; 0x30
 8006888:	2301      	movs	r3, #1
 800688a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800688c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688e:	f383 8810 	msr	PRIMASK, r3
}
 8006892:	46c0      	nop			; (mov r8, r8)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	689a      	ldr	r2, [r3, #8]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	491b      	ldr	r1, [pc, #108]	; (800690c <UART_EndRxTransfer+0xc8>)
 80068a0:	400a      	ands	r2, r1
 80068a2:	609a      	str	r2, [r3, #8]
 80068a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068a6:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068aa:	f383 8810 	msr	PRIMASK, r3
}
 80068ae:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d118      	bne.n	80068ea <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068b8:	f3ef 8310 	mrs	r3, PRIMASK
 80068bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80068be:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068c2:	2301      	movs	r3, #1
 80068c4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	f383 8810 	msr	PRIMASK, r3
}
 80068cc:	46c0      	nop			; (mov r8, r8)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2110      	movs	r1, #16
 80068da:	438a      	bics	r2, r1
 80068dc:	601a      	str	r2, [r3, #0]
 80068de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	f383 8810 	msr	PRIMASK, r3
}
 80068e8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	228c      	movs	r2, #140	; 0x8c
 80068ee:	2120      	movs	r1, #32
 80068f0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	675a      	str	r2, [r3, #116]	; 0x74
}
 80068fe:	46c0      	nop			; (mov r8, r8)
 8006900:	46bd      	mov	sp, r7
 8006902:	b00e      	add	sp, #56	; 0x38
 8006904:	bd80      	pop	{r7, pc}
 8006906:	46c0      	nop			; (mov r8, r8)
 8006908:	fffffedf 	.word	0xfffffedf
 800690c:	effffffe 	.word	0xeffffffe

08006910 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b084      	sub	sp, #16
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800691c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	225e      	movs	r2, #94	; 0x5e
 8006922:	2100      	movs	r1, #0
 8006924:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	2256      	movs	r2, #86	; 0x56
 800692a:	2100      	movs	r1, #0
 800692c:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	0018      	movs	r0, r3
 8006932:	f7ff fae7 	bl	8005f04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006936:	46c0      	nop			; (mov r8, r8)
 8006938:	46bd      	mov	sp, r7
 800693a:	b004      	add	sp, #16
 800693c:	bd80      	pop	{r7, pc}

0800693e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800693e:	b580      	push	{r7, lr}
 8006940:	b086      	sub	sp, #24
 8006942:	af00      	add	r7, sp, #0
 8006944:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006946:	f3ef 8310 	mrs	r3, PRIMASK
 800694a:	60bb      	str	r3, [r7, #8]
  return(result);
 800694c:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800694e:	617b      	str	r3, [r7, #20]
 8006950:	2301      	movs	r3, #1
 8006952:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f383 8810 	msr	PRIMASK, r3
}
 800695a:	46c0      	nop			; (mov r8, r8)
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2140      	movs	r1, #64	; 0x40
 8006968:	438a      	bics	r2, r1
 800696a:	601a      	str	r2, [r3, #0]
 800696c:	697b      	ldr	r3, [r7, #20]
 800696e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006970:	693b      	ldr	r3, [r7, #16]
 8006972:	f383 8810 	msr	PRIMASK, r3
}
 8006976:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2288      	movs	r2, #136	; 0x88
 800697c:	2120      	movs	r1, #32
 800697e:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	0018      	movs	r0, r3
 800698a:	f7ff fab3 	bl	8005ef4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800698e:	46c0      	nop			; (mov r8, r8)
 8006990:	46bd      	mov	sp, r7
 8006992:	b006      	add	sp, #24
 8006994:	bd80      	pop	{r7, pc}

08006996 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006996:	b580      	push	{r7, lr}
 8006998:	b082      	sub	sp, #8
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800699e:	46c0      	nop			; (mov r8, r8)
 80069a0:	46bd      	mov	sp, r7
 80069a2:	b002      	add	sp, #8
 80069a4:	bd80      	pop	{r7, pc}

080069a6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80069a6:	b580      	push	{r7, lr}
 80069a8:	b082      	sub	sp, #8
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80069ae:	46c0      	nop			; (mov r8, r8)
 80069b0:	46bd      	mov	sp, r7
 80069b2:	b002      	add	sp, #8
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b082      	sub	sp, #8
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80069be:	46c0      	nop			; (mov r8, r8)
 80069c0:	46bd      	mov	sp, r7
 80069c2:	b002      	add	sp, #8
 80069c4:	bd80      	pop	{r7, pc}
	...

080069c8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2284      	movs	r2, #132	; 0x84
 80069d4:	5c9b      	ldrb	r3, [r3, r2]
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d101      	bne.n	80069de <HAL_UARTEx_DisableFifoMode+0x16>
 80069da:	2302      	movs	r3, #2
 80069dc:	e027      	b.n	8006a2e <HAL_UARTEx_DisableFifoMode+0x66>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	2284      	movs	r2, #132	; 0x84
 80069e2:	2101      	movs	r1, #1
 80069e4:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2288      	movs	r2, #136	; 0x88
 80069ea:	2124      	movs	r1, #36	; 0x24
 80069ec:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2101      	movs	r1, #1
 8006a02:	438a      	bics	r2, r1
 8006a04:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	4a0b      	ldr	r2, [pc, #44]	; (8006a38 <HAL_UARTEx_DisableFifoMode+0x70>)
 8006a0a:	4013      	ands	r3, r2
 8006a0c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2288      	movs	r2, #136	; 0x88
 8006a20:	2120      	movs	r1, #32
 8006a22:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2284      	movs	r2, #132	; 0x84
 8006a28:	2100      	movs	r1, #0
 8006a2a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	0018      	movs	r0, r3
 8006a30:	46bd      	mov	sp, r7
 8006a32:	b004      	add	sp, #16
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	46c0      	nop			; (mov r8, r8)
 8006a38:	dfffffff 	.word	0xdfffffff

08006a3c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b084      	sub	sp, #16
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
 8006a44:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2284      	movs	r2, #132	; 0x84
 8006a4a:	5c9b      	ldrb	r3, [r3, r2]
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d101      	bne.n	8006a54 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006a50:	2302      	movs	r3, #2
 8006a52:	e02e      	b.n	8006ab2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2284      	movs	r2, #132	; 0x84
 8006a58:	2101      	movs	r1, #1
 8006a5a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2288      	movs	r2, #136	; 0x88
 8006a60:	2124      	movs	r1, #36	; 0x24
 8006a62:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2101      	movs	r1, #1
 8006a78:	438a      	bics	r2, r1
 8006a7a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	00db      	lsls	r3, r3, #3
 8006a84:	08d9      	lsrs	r1, r3, #3
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	683a      	ldr	r2, [r7, #0]
 8006a8c:	430a      	orrs	r2, r1
 8006a8e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	0018      	movs	r0, r3
 8006a94:	f000 f854 	bl	8006b40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68fa      	ldr	r2, [r7, #12]
 8006a9e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2288      	movs	r2, #136	; 0x88
 8006aa4:	2120      	movs	r1, #32
 8006aa6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2284      	movs	r2, #132	; 0x84
 8006aac:	2100      	movs	r1, #0
 8006aae:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	0018      	movs	r0, r3
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	b004      	add	sp, #16
 8006ab8:	bd80      	pop	{r7, pc}
	...

08006abc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b084      	sub	sp, #16
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2284      	movs	r2, #132	; 0x84
 8006aca:	5c9b      	ldrb	r3, [r3, r2]
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d101      	bne.n	8006ad4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006ad0:	2302      	movs	r3, #2
 8006ad2:	e02f      	b.n	8006b34 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2284      	movs	r2, #132	; 0x84
 8006ad8:	2101      	movs	r1, #1
 8006ada:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2288      	movs	r2, #136	; 0x88
 8006ae0:	2124      	movs	r1, #36	; 0x24
 8006ae2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	2101      	movs	r1, #1
 8006af8:	438a      	bics	r2, r1
 8006afa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	4a0e      	ldr	r2, [pc, #56]	; (8006b3c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8006b04:	4013      	ands	r3, r2
 8006b06:	0019      	movs	r1, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	683a      	ldr	r2, [r7, #0]
 8006b0e:	430a      	orrs	r2, r1
 8006b10:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	0018      	movs	r0, r3
 8006b16:	f000 f813 	bl	8006b40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	68fa      	ldr	r2, [r7, #12]
 8006b20:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2288      	movs	r2, #136	; 0x88
 8006b26:	2120      	movs	r1, #32
 8006b28:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2284      	movs	r2, #132	; 0x84
 8006b2e:	2100      	movs	r1, #0
 8006b30:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b32:	2300      	movs	r3, #0
}
 8006b34:	0018      	movs	r0, r3
 8006b36:	46bd      	mov	sp, r7
 8006b38:	b004      	add	sp, #16
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	f1ffffff 	.word	0xf1ffffff

08006b40 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b42:	b085      	sub	sp, #20
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d108      	bne.n	8006b62 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	226a      	movs	r2, #106	; 0x6a
 8006b54:	2101      	movs	r1, #1
 8006b56:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2268      	movs	r2, #104	; 0x68
 8006b5c:	2101      	movs	r1, #1
 8006b5e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006b60:	e043      	b.n	8006bea <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006b62:	260f      	movs	r6, #15
 8006b64:	19bb      	adds	r3, r7, r6
 8006b66:	2208      	movs	r2, #8
 8006b68:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006b6a:	200e      	movs	r0, #14
 8006b6c:	183b      	adds	r3, r7, r0
 8006b6e:	2208      	movs	r2, #8
 8006b70:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	0e5b      	lsrs	r3, r3, #25
 8006b7a:	b2da      	uxtb	r2, r3
 8006b7c:	240d      	movs	r4, #13
 8006b7e:	193b      	adds	r3, r7, r4
 8006b80:	2107      	movs	r1, #7
 8006b82:	400a      	ands	r2, r1
 8006b84:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	689b      	ldr	r3, [r3, #8]
 8006b8c:	0f5b      	lsrs	r3, r3, #29
 8006b8e:	b2da      	uxtb	r2, r3
 8006b90:	250c      	movs	r5, #12
 8006b92:	197b      	adds	r3, r7, r5
 8006b94:	2107      	movs	r1, #7
 8006b96:	400a      	ands	r2, r1
 8006b98:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b9a:	183b      	adds	r3, r7, r0
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	197a      	adds	r2, r7, r5
 8006ba0:	7812      	ldrb	r2, [r2, #0]
 8006ba2:	4914      	ldr	r1, [pc, #80]	; (8006bf4 <UARTEx_SetNbDataToProcess+0xb4>)
 8006ba4:	5c8a      	ldrb	r2, [r1, r2]
 8006ba6:	435a      	muls	r2, r3
 8006ba8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006baa:	197b      	adds	r3, r7, r5
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	4a12      	ldr	r2, [pc, #72]	; (8006bf8 <UARTEx_SetNbDataToProcess+0xb8>)
 8006bb0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006bb2:	0019      	movs	r1, r3
 8006bb4:	f7f9 fb42 	bl	800023c <__divsi3>
 8006bb8:	0003      	movs	r3, r0
 8006bba:	b299      	uxth	r1, r3
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	226a      	movs	r2, #106	; 0x6a
 8006bc0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006bc2:	19bb      	adds	r3, r7, r6
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	193a      	adds	r2, r7, r4
 8006bc8:	7812      	ldrb	r2, [r2, #0]
 8006bca:	490a      	ldr	r1, [pc, #40]	; (8006bf4 <UARTEx_SetNbDataToProcess+0xb4>)
 8006bcc:	5c8a      	ldrb	r2, [r1, r2]
 8006bce:	435a      	muls	r2, r3
 8006bd0:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8006bd2:	193b      	adds	r3, r7, r4
 8006bd4:	781b      	ldrb	r3, [r3, #0]
 8006bd6:	4a08      	ldr	r2, [pc, #32]	; (8006bf8 <UARTEx_SetNbDataToProcess+0xb8>)
 8006bd8:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006bda:	0019      	movs	r1, r3
 8006bdc:	f7f9 fb2e 	bl	800023c <__divsi3>
 8006be0:	0003      	movs	r3, r0
 8006be2:	b299      	uxth	r1, r3
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2268      	movs	r2, #104	; 0x68
 8006be8:	5299      	strh	r1, [r3, r2]
}
 8006bea:	46c0      	nop			; (mov r8, r8)
 8006bec:	46bd      	mov	sp, r7
 8006bee:	b005      	add	sp, #20
 8006bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bf2:	46c0      	nop			; (mov r8, r8)
 8006bf4:	08007c94 	.word	0x08007c94
 8006bf8:	08007c9c 	.word	0x08007c9c

08006bfc <I2C_LCD_ExpanderWrite>:
static I2C_LCD_InfoParam_t I2C_LCD_InfoParam_g[I2C_LCD_MAX];

/*---------------------[STATIC INTERNAL FUNCTIONS]-----------------------*/

static void I2C_LCD_ExpanderWrite(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8006bfc:	b590      	push	{r4, r7, lr}
 8006bfe:	b087      	sub	sp, #28
 8006c00:	af02      	add	r7, sp, #8
 8006c02:	0002      	movs	r2, r0
 8006c04:	1dfb      	adds	r3, r7, #7
 8006c06:	701a      	strb	r2, [r3, #0]
 8006c08:	1dbb      	adds	r3, r7, #6
 8006c0a:	1c0a      	adds	r2, r1, #0
 8006c0c:	701a      	strb	r2, [r3, #0]
    uint8_t TxData = (DATA) | I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal;
 8006c0e:	1dfb      	adds	r3, r7, #7
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	4a16      	ldr	r2, [pc, #88]	; (8006c6c <I2C_LCD_ExpanderWrite+0x70>)
 8006c14:	005b      	lsls	r3, r3, #1
 8006c16:	18d3      	adds	r3, r2, r3
 8006c18:	3301      	adds	r3, #1
 8006c1a:	781a      	ldrb	r2, [r3, #0]
 8006c1c:	1dbb      	adds	r3, r7, #6
 8006c1e:	781b      	ldrb	r3, [r3, #0]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	b2da      	uxtb	r2, r3
 8006c24:	240f      	movs	r4, #15
 8006c26:	193b      	adds	r3, r7, r4
 8006c28:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Master_Transmit(I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_Handle, (I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_Address<<1), &TxData, sizeof(TxData), 100);
 8006c2a:	1dfb      	adds	r3, r7, #7
 8006c2c:	781a      	ldrb	r2, [r3, #0]
 8006c2e:	4910      	ldr	r1, [pc, #64]	; (8006c70 <I2C_LCD_ExpanderWrite+0x74>)
 8006c30:	0013      	movs	r3, r2
 8006c32:	005b      	lsls	r3, r3, #1
 8006c34:	189b      	adds	r3, r3, r2
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	18cb      	adds	r3, r1, r3
 8006c3a:	3304      	adds	r3, #4
 8006c3c:	6818      	ldr	r0, [r3, #0]
 8006c3e:	1dfb      	adds	r3, r7, #7
 8006c40:	781a      	ldrb	r2, [r3, #0]
 8006c42:	490b      	ldr	r1, [pc, #44]	; (8006c70 <I2C_LCD_ExpanderWrite+0x74>)
 8006c44:	0013      	movs	r3, r2
 8006c46:	005b      	lsls	r3, r3, #1
 8006c48:	189b      	adds	r3, r3, r2
 8006c4a:	009b      	lsls	r3, r3, #2
 8006c4c:	18cb      	adds	r3, r1, r3
 8006c4e:	3308      	adds	r3, #8
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	18db      	adds	r3, r3, r3
 8006c56:	b299      	uxth	r1, r3
 8006c58:	193a      	adds	r2, r7, r4
 8006c5a:	2364      	movs	r3, #100	; 0x64
 8006c5c:	9300      	str	r3, [sp, #0]
 8006c5e:	2301      	movs	r3, #1
 8006c60:	f7fc f8cc 	bl	8002dfc <HAL_I2C_Master_Transmit>
}
 8006c64:	46c0      	nop			; (mov r8, r8)
 8006c66:	46bd      	mov	sp, r7
 8006c68:	b005      	add	sp, #20
 8006c6a:	bd90      	pop	{r4, r7, pc}
 8006c6c:	200003a4 	.word	0x200003a4
 8006c70:	08007ca4 	.word	0x08007ca4

08006c74 <I2C_LCD_EnPulse>:

static void I2C_LCD_EnPulse(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8006c74:	b590      	push	{r4, r7, lr}
 8006c76:	b087      	sub	sp, #28
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	0002      	movs	r2, r0
 8006c7c:	1dfb      	adds	r3, r7, #7
 8006c7e:	701a      	strb	r2, [r3, #0]
 8006c80:	1dbb      	adds	r3, r7, #6
 8006c82:	1c0a      	adds	r2, r1, #0
 8006c84:	701a      	strb	r2, [r3, #0]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA | EN)); // En high
 8006c86:	1dbb      	adds	r3, r7, #6
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	2204      	movs	r2, #4
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	b2da      	uxtb	r2, r3
 8006c90:	1dfb      	adds	r3, r7, #7
 8006c92:	781b      	ldrb	r3, [r3, #0]
 8006c94:	0011      	movs	r1, r2
 8006c96:	0018      	movs	r0, r3
 8006c98:	f7ff ffb0 	bl	8006bfc <I2C_LCD_ExpanderWrite>
	DELAY_US(2); // enable pulse must be >450ns
 8006c9c:	4b25      	ldr	r3, [pc, #148]	; (8006d34 <I2C_LCD_EnPulse+0xc0>)
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	617b      	str	r3, [r7, #20]
 8006ca2:	4b25      	ldr	r3, [pc, #148]	; (8006d38 <I2C_LCD_EnPulse+0xc4>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4925      	ldr	r1, [pc, #148]	; (8006d3c <I2C_LCD_EnPulse+0xc8>)
 8006ca8:	0018      	movs	r0, r3
 8006caa:	f7f9 fa3d 	bl	8000128 <__udivsi3>
 8006cae:	0003      	movs	r3, r0
 8006cb0:	005c      	lsls	r4, r3, #1
 8006cb2:	4b21      	ldr	r3, [pc, #132]	; (8006d38 <I2C_LCD_EnPulse+0xc4>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4921      	ldr	r1, [pc, #132]	; (8006d3c <I2C_LCD_EnPulse+0xc8>)
 8006cb8:	0018      	movs	r0, r3
 8006cba:	f7f9 fa35 	bl	8000128 <__udivsi3>
 8006cbe:	0003      	movs	r3, r0
 8006cc0:	085b      	lsrs	r3, r3, #1
 8006cc2:	1ae3      	subs	r3, r4, r3
 8006cc4:	613b      	str	r3, [r7, #16]
 8006cc6:	4b1b      	ldr	r3, [pc, #108]	; (8006d34 <I2C_LCD_EnPulse+0xc0>)
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	697a      	ldr	r2, [r7, #20]
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	693a      	ldr	r2, [r7, #16]
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d8f8      	bhi.n	8006cc6 <I2C_LCD_EnPulse+0x52>

    I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, (DATA & ~EN)); // En low
 8006cd4:	1dbb      	adds	r3, r7, #6
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	2204      	movs	r2, #4
 8006cda:	4393      	bics	r3, r2
 8006cdc:	b2da      	uxtb	r2, r3
 8006cde:	1dfb      	adds	r3, r7, #7
 8006ce0:	781b      	ldrb	r3, [r3, #0]
 8006ce2:	0011      	movs	r1, r2
 8006ce4:	0018      	movs	r0, r3
 8006ce6:	f7ff ff89 	bl	8006bfc <I2C_LCD_ExpanderWrite>
    DELAY_US(50); // commands need > 37us to settle
 8006cea:	4b12      	ldr	r3, [pc, #72]	; (8006d34 <I2C_LCD_EnPulse+0xc0>)
 8006cec:	689b      	ldr	r3, [r3, #8]
 8006cee:	60fb      	str	r3, [r7, #12]
 8006cf0:	4b11      	ldr	r3, [pc, #68]	; (8006d38 <I2C_LCD_EnPulse+0xc4>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4911      	ldr	r1, [pc, #68]	; (8006d3c <I2C_LCD_EnPulse+0xc8>)
 8006cf6:	0018      	movs	r0, r3
 8006cf8:	f7f9 fa16 	bl	8000128 <__udivsi3>
 8006cfc:	0003      	movs	r3, r0
 8006cfe:	001a      	movs	r2, r3
 8006d00:	2332      	movs	r3, #50	; 0x32
 8006d02:	4353      	muls	r3, r2
 8006d04:	001c      	movs	r4, r3
 8006d06:	4b0c      	ldr	r3, [pc, #48]	; (8006d38 <I2C_LCD_EnPulse+0xc4>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	490c      	ldr	r1, [pc, #48]	; (8006d3c <I2C_LCD_EnPulse+0xc8>)
 8006d0c:	0018      	movs	r0, r3
 8006d0e:	f7f9 fa0b 	bl	8000128 <__udivsi3>
 8006d12:	0003      	movs	r3, r0
 8006d14:	085b      	lsrs	r3, r3, #1
 8006d16:	1ae3      	subs	r3, r4, r3
 8006d18:	60bb      	str	r3, [r7, #8]
 8006d1a:	4b06      	ldr	r3, [pc, #24]	; (8006d34 <I2C_LCD_EnPulse+0xc0>)
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	68fa      	ldr	r2, [r7, #12]
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	68ba      	ldr	r2, [r7, #8]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d8f8      	bhi.n	8006d1a <I2C_LCD_EnPulse+0xa6>
}
 8006d28:	46c0      	nop			; (mov r8, r8)
 8006d2a:	46c0      	nop			; (mov r8, r8)
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	b007      	add	sp, #28
 8006d30:	bd90      	pop	{r4, r7, pc}
 8006d32:	46c0      	nop			; (mov r8, r8)
 8006d34:	e000e010 	.word	0xe000e010
 8006d38:	20000000 	.word	0x20000000
 8006d3c:	000f4240 	.word	0x000f4240

08006d40 <I2C_LCD_Write4Bits>:

static void I2C_LCD_Write4Bits(uint8_t I2C_LCD_InstanceIndex, uint8_t Val)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b082      	sub	sp, #8
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	0002      	movs	r2, r0
 8006d48:	1dfb      	adds	r3, r7, #7
 8006d4a:	701a      	strb	r2, [r3, #0]
 8006d4c:	1dbb      	adds	r3, r7, #6
 8006d4e:	1c0a      	adds	r2, r1, #0
 8006d50:	701a      	strb	r2, [r3, #0]
	I2C_LCD_ExpanderWrite(I2C_LCD_InstanceIndex, Val);
 8006d52:	1dbb      	adds	r3, r7, #6
 8006d54:	781a      	ldrb	r2, [r3, #0]
 8006d56:	1dfb      	adds	r3, r7, #7
 8006d58:	781b      	ldrb	r3, [r3, #0]
 8006d5a:	0011      	movs	r1, r2
 8006d5c:	0018      	movs	r0, r3
 8006d5e:	f7ff ff4d 	bl	8006bfc <I2C_LCD_ExpanderWrite>
	I2C_LCD_EnPulse(I2C_LCD_InstanceIndex, Val);
 8006d62:	1dbb      	adds	r3, r7, #6
 8006d64:	781a      	ldrb	r2, [r3, #0]
 8006d66:	1dfb      	adds	r3, r7, #7
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	0011      	movs	r1, r2
 8006d6c:	0018      	movs	r0, r3
 8006d6e:	f7ff ff81 	bl	8006c74 <I2C_LCD_EnPulse>
}
 8006d72:	46c0      	nop			; (mov r8, r8)
 8006d74:	46bd      	mov	sp, r7
 8006d76:	b002      	add	sp, #8
 8006d78:	bd80      	pop	{r7, pc}

08006d7a <I2C_LCD_Send>:

static void I2C_LCD_Send(uint8_t I2C_LCD_InstanceIndex, uint8_t Val, uint8_t Mode)
{
 8006d7a:	b590      	push	{r4, r7, lr}
 8006d7c:	b085      	sub	sp, #20
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	0004      	movs	r4, r0
 8006d82:	0008      	movs	r0, r1
 8006d84:	0011      	movs	r1, r2
 8006d86:	1dfb      	adds	r3, r7, #7
 8006d88:	1c22      	adds	r2, r4, #0
 8006d8a:	701a      	strb	r2, [r3, #0]
 8006d8c:	1dbb      	adds	r3, r7, #6
 8006d8e:	1c02      	adds	r2, r0, #0
 8006d90:	701a      	strb	r2, [r3, #0]
 8006d92:	1d7b      	adds	r3, r7, #5
 8006d94:	1c0a      	adds	r2, r1, #0
 8006d96:	701a      	strb	r2, [r3, #0]
    uint8_t HighNib = Val & 0xF0;
 8006d98:	200f      	movs	r0, #15
 8006d9a:	183b      	adds	r3, r7, r0
 8006d9c:	1dba      	adds	r2, r7, #6
 8006d9e:	7812      	ldrb	r2, [r2, #0]
 8006da0:	210f      	movs	r1, #15
 8006da2:	438a      	bics	r2, r1
 8006da4:	701a      	strb	r2, [r3, #0]
    uint8_t LowNib = (Val << 4) & 0xF0;
 8006da6:	1dbb      	adds	r3, r7, #6
 8006da8:	781b      	ldrb	r3, [r3, #0]
 8006daa:	011a      	lsls	r2, r3, #4
 8006dac:	240e      	movs	r4, #14
 8006dae:	193b      	adds	r3, r7, r4
 8006db0:	701a      	strb	r2, [r3, #0]
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (HighNib) | Mode);
 8006db2:	183a      	adds	r2, r7, r0
 8006db4:	1d7b      	adds	r3, r7, #5
 8006db6:	7812      	ldrb	r2, [r2, #0]
 8006db8:	781b      	ldrb	r3, [r3, #0]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	b2da      	uxtb	r2, r3
 8006dbe:	1dfb      	adds	r3, r7, #7
 8006dc0:	781b      	ldrb	r3, [r3, #0]
 8006dc2:	0011      	movs	r1, r2
 8006dc4:	0018      	movs	r0, r3
 8006dc6:	f7ff ffbb 	bl	8006d40 <I2C_LCD_Write4Bits>
    I2C_LCD_Write4Bits(I2C_LCD_InstanceIndex, (LowNib) | Mode);
 8006dca:	193a      	adds	r2, r7, r4
 8006dcc:	1d7b      	adds	r3, r7, #5
 8006dce:	7812      	ldrb	r2, [r2, #0]
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	b2da      	uxtb	r2, r3
 8006dd6:	1dfb      	adds	r3, r7, #7
 8006dd8:	781b      	ldrb	r3, [r3, #0]
 8006dda:	0011      	movs	r1, r2
 8006ddc:	0018      	movs	r0, r3
 8006dde:	f7ff ffaf 	bl	8006d40 <I2C_LCD_Write4Bits>
}
 8006de2:	46c0      	nop			; (mov r8, r8)
 8006de4:	46bd      	mov	sp, r7
 8006de6:	b005      	add	sp, #20
 8006de8:	bd90      	pop	{r4, r7, pc}

08006dea <I2C_LCD_Cmd>:

static void I2C_LCD_Cmd(uint8_t I2C_LCD_InstanceIndex, uint8_t CMD)
{
 8006dea:	b580      	push	{r7, lr}
 8006dec:	b082      	sub	sp, #8
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	0002      	movs	r2, r0
 8006df2:	1dfb      	adds	r3, r7, #7
 8006df4:	701a      	strb	r2, [r3, #0]
 8006df6:	1dbb      	adds	r3, r7, #6
 8006df8:	1c0a      	adds	r2, r1, #0
 8006dfa:	701a      	strb	r2, [r3, #0]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, CMD, 0);
 8006dfc:	1dbb      	adds	r3, r7, #6
 8006dfe:	7819      	ldrb	r1, [r3, #0]
 8006e00:	1dfb      	adds	r3, r7, #7
 8006e02:	781b      	ldrb	r3, [r3, #0]
 8006e04:	2200      	movs	r2, #0
 8006e06:	0018      	movs	r0, r3
 8006e08:	f7ff ffb7 	bl	8006d7a <I2C_LCD_Send>
}
 8006e0c:	46c0      	nop			; (mov r8, r8)
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	b002      	add	sp, #8
 8006e12:	bd80      	pop	{r7, pc}

08006e14 <I2C_LCD_Data>:

static void I2C_LCD_Data(uint8_t I2C_LCD_InstanceIndex, uint8_t DATA)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	0002      	movs	r2, r0
 8006e1c:	1dfb      	adds	r3, r7, #7
 8006e1e:	701a      	strb	r2, [r3, #0]
 8006e20:	1dbb      	adds	r3, r7, #6
 8006e22:	1c0a      	adds	r2, r1, #0
 8006e24:	701a      	strb	r2, [r3, #0]
	I2C_LCD_Send(I2C_LCD_InstanceIndex, DATA, 1);
 8006e26:	1dbb      	adds	r3, r7, #6
 8006e28:	7819      	ldrb	r1, [r3, #0]
 8006e2a:	1dfb      	adds	r3, r7, #7
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	0018      	movs	r0, r3
 8006e32:	f7ff ffa2 	bl	8006d7a <I2C_LCD_Send>
}
 8006e36:	46c0      	nop			; (mov r8, r8)
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	b002      	add	sp, #8
 8006e3c:	bd80      	pop	{r7, pc}
	...

08006e40 <I2C_LCD_Init>:
//=========================================================================================================================

/*-----------------------[USER EXTERNAL FUNCTIONS]-----------------------*/

void I2C_LCD_Init(uint8_t I2C_LCD_InstanceIndex)
{
 8006e40:	b590      	push	{r4, r7, lr}
 8006e42:	b08b      	sub	sp, #44	; 0x2c
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	0002      	movs	r2, r0
 8006e48:	1dfb      	adds	r3, r7, #7
 8006e4a:	701a      	strb	r2, [r3, #0]
	// According To Datasheet, We Must Wait At Least 40ms After Power Up Before Interacting With The LCD Module
	while(HAL_GetTick() < 50);
 8006e4c:	46c0      	nop			; (mov r8, r8)
 8006e4e:	f7fa fd33 	bl	80018b8 <HAL_GetTick>
 8006e52:	0003      	movs	r3, r0
 8006e54:	2b31      	cmp	r3, #49	; 0x31
 8006e56:	d9fa      	bls.n	8006e4e <I2C_LCD_Init+0xe>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 8006e58:	1dfb      	adds	r3, r7, #7
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	2130      	movs	r1, #48	; 0x30
 8006e5e:	0018      	movs	r0, r3
 8006e60:	f7ff ffc3 	bl	8006dea <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 8006e64:	2300      	movs	r3, #0
 8006e66:	627b      	str	r3, [r7, #36]	; 0x24
 8006e68:	e025      	b.n	8006eb6 <I2C_LCD_Init+0x76>
 8006e6a:	4b57      	ldr	r3, [pc, #348]	; (8006fc8 <I2C_LCD_Init+0x188>)
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	60fb      	str	r3, [r7, #12]
 8006e70:	4b56      	ldr	r3, [pc, #344]	; (8006fcc <I2C_LCD_Init+0x18c>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4956      	ldr	r1, [pc, #344]	; (8006fd0 <I2C_LCD_Init+0x190>)
 8006e76:	0018      	movs	r0, r3
 8006e78:	f7f9 f956 	bl	8000128 <__udivsi3>
 8006e7c:	0003      	movs	r3, r0
 8006e7e:	001a      	movs	r2, r3
 8006e80:	0013      	movs	r3, r2
 8006e82:	015b      	lsls	r3, r3, #5
 8006e84:	1a9b      	subs	r3, r3, r2
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	189b      	adds	r3, r3, r2
 8006e8a:	00db      	lsls	r3, r3, #3
 8006e8c:	001c      	movs	r4, r3
 8006e8e:	4b4f      	ldr	r3, [pc, #316]	; (8006fcc <I2C_LCD_Init+0x18c>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	494f      	ldr	r1, [pc, #316]	; (8006fd0 <I2C_LCD_Init+0x190>)
 8006e94:	0018      	movs	r0, r3
 8006e96:	f7f9 f947 	bl	8000128 <__udivsi3>
 8006e9a:	0003      	movs	r3, r0
 8006e9c:	085b      	lsrs	r3, r3, #1
 8006e9e:	1ae3      	subs	r3, r4, r3
 8006ea0:	60bb      	str	r3, [r7, #8]
 8006ea2:	4b49      	ldr	r3, [pc, #292]	; (8006fc8 <I2C_LCD_Init+0x188>)
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	68fa      	ldr	r2, [r7, #12]
 8006ea8:	1ad3      	subs	r3, r2, r3
 8006eaa:	68ba      	ldr	r2, [r7, #8]
 8006eac:	429a      	cmp	r2, r3
 8006eae:	d8f8      	bhi.n	8006ea2 <I2C_LCD_Init+0x62>
 8006eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	627b      	str	r3, [r7, #36]	; 0x24
 8006eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eb8:	2b04      	cmp	r3, #4
 8006eba:	d9d6      	bls.n	8006e6a <I2C_LCD_Init+0x2a>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 8006ebc:	1dfb      	adds	r3, r7, #7
 8006ebe:	781b      	ldrb	r3, [r3, #0]
 8006ec0:	2130      	movs	r1, #48	; 0x30
 8006ec2:	0018      	movs	r0, r3
 8006ec4:	f7ff ff91 	bl	8006dea <I2C_LCD_Cmd>
    DELAY_MS(5);  // Delay > 4.1ms
 8006ec8:	2300      	movs	r3, #0
 8006eca:	623b      	str	r3, [r7, #32]
 8006ecc:	e025      	b.n	8006f1a <I2C_LCD_Init+0xda>
 8006ece:	4b3e      	ldr	r3, [pc, #248]	; (8006fc8 <I2C_LCD_Init+0x188>)
 8006ed0:	689b      	ldr	r3, [r3, #8]
 8006ed2:	617b      	str	r3, [r7, #20]
 8006ed4:	4b3d      	ldr	r3, [pc, #244]	; (8006fcc <I2C_LCD_Init+0x18c>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	493d      	ldr	r1, [pc, #244]	; (8006fd0 <I2C_LCD_Init+0x190>)
 8006eda:	0018      	movs	r0, r3
 8006edc:	f7f9 f924 	bl	8000128 <__udivsi3>
 8006ee0:	0003      	movs	r3, r0
 8006ee2:	001a      	movs	r2, r3
 8006ee4:	0013      	movs	r3, r2
 8006ee6:	015b      	lsls	r3, r3, #5
 8006ee8:	1a9b      	subs	r3, r3, r2
 8006eea:	009b      	lsls	r3, r3, #2
 8006eec:	189b      	adds	r3, r3, r2
 8006eee:	00db      	lsls	r3, r3, #3
 8006ef0:	001c      	movs	r4, r3
 8006ef2:	4b36      	ldr	r3, [pc, #216]	; (8006fcc <I2C_LCD_Init+0x18c>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4936      	ldr	r1, [pc, #216]	; (8006fd0 <I2C_LCD_Init+0x190>)
 8006ef8:	0018      	movs	r0, r3
 8006efa:	f7f9 f915 	bl	8000128 <__udivsi3>
 8006efe:	0003      	movs	r3, r0
 8006f00:	085b      	lsrs	r3, r3, #1
 8006f02:	1ae3      	subs	r3, r4, r3
 8006f04:	613b      	str	r3, [r7, #16]
 8006f06:	4b30      	ldr	r3, [pc, #192]	; (8006fc8 <I2C_LCD_Init+0x188>)
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	697a      	ldr	r2, [r7, #20]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	693a      	ldr	r2, [r7, #16]
 8006f10:	429a      	cmp	r2, r3
 8006f12:	d8f8      	bhi.n	8006f06 <I2C_LCD_Init+0xc6>
 8006f14:	6a3b      	ldr	r3, [r7, #32]
 8006f16:	3301      	adds	r3, #1
 8006f18:	623b      	str	r3, [r7, #32]
 8006f1a:	6a3b      	ldr	r3, [r7, #32]
 8006f1c:	2b04      	cmp	r3, #4
 8006f1e:	d9d6      	bls.n	8006ece <I2C_LCD_Init+0x8e>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x30);
 8006f20:	1dfb      	adds	r3, r7, #7
 8006f22:	781b      	ldrb	r3, [r3, #0]
 8006f24:	2130      	movs	r1, #48	; 0x30
 8006f26:	0018      	movs	r0, r3
 8006f28:	f7ff ff5f 	bl	8006dea <I2C_LCD_Cmd>
    DELAY_US(150);  // Delay > 100s
 8006f2c:	4b26      	ldr	r3, [pc, #152]	; (8006fc8 <I2C_LCD_Init+0x188>)
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	61fb      	str	r3, [r7, #28]
 8006f32:	4b26      	ldr	r3, [pc, #152]	; (8006fcc <I2C_LCD_Init+0x18c>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	4926      	ldr	r1, [pc, #152]	; (8006fd0 <I2C_LCD_Init+0x190>)
 8006f38:	0018      	movs	r0, r3
 8006f3a:	f7f9 f8f5 	bl	8000128 <__udivsi3>
 8006f3e:	0003      	movs	r3, r0
 8006f40:	001a      	movs	r2, r3
 8006f42:	2396      	movs	r3, #150	; 0x96
 8006f44:	4353      	muls	r3, r2
 8006f46:	001c      	movs	r4, r3
 8006f48:	4b20      	ldr	r3, [pc, #128]	; (8006fcc <I2C_LCD_Init+0x18c>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4920      	ldr	r1, [pc, #128]	; (8006fd0 <I2C_LCD_Init+0x190>)
 8006f4e:	0018      	movs	r0, r3
 8006f50:	f7f9 f8ea 	bl	8000128 <__udivsi3>
 8006f54:	0003      	movs	r3, r0
 8006f56:	085b      	lsrs	r3, r3, #1
 8006f58:	1ae3      	subs	r3, r4, r3
 8006f5a:	61bb      	str	r3, [r7, #24]
 8006f5c:	4b1a      	ldr	r3, [pc, #104]	; (8006fc8 <I2C_LCD_Init+0x188>)
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	69fa      	ldr	r2, [r7, #28]
 8006f62:	1ad3      	subs	r3, r2, r3
 8006f64:	69ba      	ldr	r2, [r7, #24]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d8f8      	bhi.n	8006f5c <I2C_LCD_Init+0x11c>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, 0x02);
 8006f6a:	1dfb      	adds	r3, r7, #7
 8006f6c:	781b      	ldrb	r3, [r3, #0]
 8006f6e:	2102      	movs	r1, #2
 8006f70:	0018      	movs	r0, r3
 8006f72:	f7ff ff3a 	bl	8006dea <I2C_LCD_Cmd>
    // Configure the LCD
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_FUNCTIONSET | LCD_4BITMODE | LCD_2LINE | LCD_5x8DOTS);
 8006f76:	1dfb      	adds	r3, r7, #7
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	2128      	movs	r1, #40	; 0x28
 8006f7c:	0018      	movs	r0, r3
 8006f7e:	f7ff ff34 	bl	8006dea <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_DISPLAYCONTROL | LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF);
 8006f82:	1dfb      	adds	r3, r7, #7
 8006f84:	781b      	ldrb	r3, [r3, #0]
 8006f86:	210c      	movs	r1, #12
 8006f88:	0018      	movs	r0, r3
 8006f8a:	f7ff ff2e 	bl	8006dea <I2C_LCD_Cmd>
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_ENTRYMODESET | LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT);
 8006f8e:	1dfb      	adds	r3, r7, #7
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	2106      	movs	r1, #6
 8006f94:	0018      	movs	r0, r3
 8006f96:	f7ff ff28 	bl	8006dea <I2C_LCD_Cmd>
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].DisplayCtrl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8006f9a:	1dfb      	adds	r3, r7, #7
 8006f9c:	781a      	ldrb	r2, [r3, #0]
 8006f9e:	4b0d      	ldr	r3, [pc, #52]	; (8006fd4 <I2C_LCD_Init+0x194>)
 8006fa0:	0052      	lsls	r2, r2, #1
 8006fa2:	2104      	movs	r1, #4
 8006fa4:	54d1      	strb	r1, [r2, r3]
    I2C_LCD_InfoParam_g[I2C_LCD_InstanceIndex].BacklightVal = LCD_BACKLIGHT;
 8006fa6:	1dfb      	adds	r3, r7, #7
 8006fa8:	781b      	ldrb	r3, [r3, #0]
 8006faa:	4a0a      	ldr	r2, [pc, #40]	; (8006fd4 <I2C_LCD_Init+0x194>)
 8006fac:	005b      	lsls	r3, r3, #1
 8006fae:	18d3      	adds	r3, r2, r3
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	2208      	movs	r2, #8
 8006fb4:	701a      	strb	r2, [r3, #0]
    // Clear the LCD
    I2C_LCD_Clear(I2C_LCD_InstanceIndex);
 8006fb6:	1dfb      	adds	r3, r7, #7
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	0018      	movs	r0, r3
 8006fbc:	f000 f80c 	bl	8006fd8 <I2C_LCD_Clear>
}
 8006fc0:	46c0      	nop			; (mov r8, r8)
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	b00b      	add	sp, #44	; 0x2c
 8006fc6:	bd90      	pop	{r4, r7, pc}
 8006fc8:	e000e010 	.word	0xe000e010
 8006fcc:	20000000 	.word	0x20000000
 8006fd0:	000f4240 	.word	0x000f4240
 8006fd4:	200003a4 	.word	0x200003a4

08006fd8 <I2C_LCD_Clear>:

void I2C_LCD_Clear(uint8_t I2C_LCD_InstanceIndex)
{
 8006fd8:	b590      	push	{r4, r7, lr}
 8006fda:	b087      	sub	sp, #28
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	0002      	movs	r2, r0
 8006fe0:	1dfb      	adds	r3, r7, #7
 8006fe2:	701a      	strb	r2, [r3, #0]
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_CLEARDISPLAY);
 8006fe4:	1dfb      	adds	r3, r7, #7
 8006fe6:	781b      	ldrb	r3, [r3, #0]
 8006fe8:	2101      	movs	r1, #1
 8006fea:	0018      	movs	r0, r3
 8006fec:	f7ff fefd 	bl	8006dea <I2C_LCD_Cmd>
    DELAY_MS(2);
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	617b      	str	r3, [r7, #20]
 8006ff4:	e025      	b.n	8007042 <I2C_LCD_Clear+0x6a>
 8006ff6:	4b17      	ldr	r3, [pc, #92]	; (8007054 <I2C_LCD_Clear+0x7c>)
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	613b      	str	r3, [r7, #16]
 8006ffc:	4b16      	ldr	r3, [pc, #88]	; (8007058 <I2C_LCD_Clear+0x80>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4916      	ldr	r1, [pc, #88]	; (800705c <I2C_LCD_Clear+0x84>)
 8007002:	0018      	movs	r0, r3
 8007004:	f7f9 f890 	bl	8000128 <__udivsi3>
 8007008:	0003      	movs	r3, r0
 800700a:	001a      	movs	r2, r3
 800700c:	0013      	movs	r3, r2
 800700e:	015b      	lsls	r3, r3, #5
 8007010:	1a9b      	subs	r3, r3, r2
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	189b      	adds	r3, r3, r2
 8007016:	00db      	lsls	r3, r3, #3
 8007018:	001c      	movs	r4, r3
 800701a:	4b0f      	ldr	r3, [pc, #60]	; (8007058 <I2C_LCD_Clear+0x80>)
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	490f      	ldr	r1, [pc, #60]	; (800705c <I2C_LCD_Clear+0x84>)
 8007020:	0018      	movs	r0, r3
 8007022:	f7f9 f881 	bl	8000128 <__udivsi3>
 8007026:	0003      	movs	r3, r0
 8007028:	085b      	lsrs	r3, r3, #1
 800702a:	1ae3      	subs	r3, r4, r3
 800702c:	60fb      	str	r3, [r7, #12]
 800702e:	4b09      	ldr	r3, [pc, #36]	; (8007054 <I2C_LCD_Clear+0x7c>)
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	693a      	ldr	r2, [r7, #16]
 8007034:	1ad3      	subs	r3, r2, r3
 8007036:	68fa      	ldr	r2, [r7, #12]
 8007038:	429a      	cmp	r2, r3
 800703a:	d8f8      	bhi.n	800702e <I2C_LCD_Clear+0x56>
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	3301      	adds	r3, #1
 8007040:	617b      	str	r3, [r7, #20]
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	2b01      	cmp	r3, #1
 8007046:	d9d6      	bls.n	8006ff6 <I2C_LCD_Clear+0x1e>
}
 8007048:	46c0      	nop			; (mov r8, r8)
 800704a:	46c0      	nop			; (mov r8, r8)
 800704c:	46bd      	mov	sp, r7
 800704e:	b007      	add	sp, #28
 8007050:	bd90      	pop	{r4, r7, pc}
 8007052:	46c0      	nop			; (mov r8, r8)
 8007054:	e000e010 	.word	0xe000e010
 8007058:	20000000 	.word	0x20000000
 800705c:	000f4240 	.word	0x000f4240

08007060 <I2C_LCD_SetCursor>:
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_RETURNHOME);
    DELAY_MS(2);
}

void I2C_LCD_SetCursor(uint8_t I2C_LCD_InstanceIndex, uint8_t Col, uint8_t Row)
{
 8007060:	b590      	push	{r4, r7, lr}
 8007062:	b087      	sub	sp, #28
 8007064:	af00      	add	r7, sp, #0
 8007066:	0004      	movs	r4, r0
 8007068:	0008      	movs	r0, r1
 800706a:	0011      	movs	r1, r2
 800706c:	1dfb      	adds	r3, r7, #7
 800706e:	1c22      	adds	r2, r4, #0
 8007070:	701a      	strb	r2, [r3, #0]
 8007072:	1dbb      	adds	r3, r7, #6
 8007074:	1c02      	adds	r2, r0, #0
 8007076:	701a      	strb	r2, [r3, #0]
 8007078:	1d7b      	adds	r3, r7, #5
 800707a:	1c0a      	adds	r2, r1, #0
 800707c:	701a      	strb	r2, [r3, #0]
    int Row_Offsets[] = {0x00, 0x40, 0x14, 0x54};
 800707e:	2308      	movs	r3, #8
 8007080:	18fb      	adds	r3, r7, r3
 8007082:	4a1d      	ldr	r2, [pc, #116]	; (80070f8 <I2C_LCD_SetCursor+0x98>)
 8007084:	ca13      	ldmia	r2!, {r0, r1, r4}
 8007086:	c313      	stmia	r3!, {r0, r1, r4}
 8007088:	6812      	ldr	r2, [r2, #0]
 800708a:	601a      	str	r2, [r3, #0]
    if (Row > I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow)
 800708c:	1dfb      	adds	r3, r7, #7
 800708e:	781a      	ldrb	r2, [r3, #0]
 8007090:	491a      	ldr	r1, [pc, #104]	; (80070fc <I2C_LCD_SetCursor+0x9c>)
 8007092:	0013      	movs	r3, r2
 8007094:	005b      	lsls	r3, r3, #1
 8007096:	189b      	adds	r3, r3, r2
 8007098:	009b      	lsls	r3, r3, #2
 800709a:	18cb      	adds	r3, r1, r3
 800709c:	330a      	adds	r3, #10
 800709e:	781b      	ldrb	r3, [r3, #0]
 80070a0:	1d7a      	adds	r2, r7, #5
 80070a2:	7812      	ldrb	r2, [r2, #0]
 80070a4:	429a      	cmp	r2, r3
 80070a6:	d90c      	bls.n	80070c2 <I2C_LCD_SetCursor+0x62>
    {
    	Row = I2C_LCD_CfgParam[I2C_LCD_InstanceIndex].I2C_LCD_nRow - 1;
 80070a8:	1dfb      	adds	r3, r7, #7
 80070aa:	781a      	ldrb	r2, [r3, #0]
 80070ac:	4913      	ldr	r1, [pc, #76]	; (80070fc <I2C_LCD_SetCursor+0x9c>)
 80070ae:	0013      	movs	r3, r2
 80070b0:	005b      	lsls	r3, r3, #1
 80070b2:	189b      	adds	r3, r3, r2
 80070b4:	009b      	lsls	r3, r3, #2
 80070b6:	18cb      	adds	r3, r1, r3
 80070b8:	330a      	adds	r3, #10
 80070ba:	781a      	ldrb	r2, [r3, #0]
 80070bc:	1d7b      	adds	r3, r7, #5
 80070be:	3a01      	subs	r2, #1
 80070c0:	701a      	strb	r2, [r3, #0]
    }
    I2C_LCD_Cmd(I2C_LCD_InstanceIndex, LCD_SETDDRAMADDR | (Col + Row_Offsets[Row]));
 80070c2:	1d7b      	adds	r3, r7, #5
 80070c4:	781a      	ldrb	r2, [r3, #0]
 80070c6:	2308      	movs	r3, #8
 80070c8:	18fb      	adds	r3, r7, r3
 80070ca:	0092      	lsls	r2, r2, #2
 80070cc:	58d3      	ldr	r3, [r2, r3]
 80070ce:	b2da      	uxtb	r2, r3
 80070d0:	1dbb      	adds	r3, r7, #6
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	18d3      	adds	r3, r2, r3
 80070d6:	b2db      	uxtb	r3, r3
 80070d8:	b25b      	sxtb	r3, r3
 80070da:	2280      	movs	r2, #128	; 0x80
 80070dc:	4252      	negs	r2, r2
 80070de:	4313      	orrs	r3, r2
 80070e0:	b25b      	sxtb	r3, r3
 80070e2:	b2da      	uxtb	r2, r3
 80070e4:	1dfb      	adds	r3, r7, #7
 80070e6:	781b      	ldrb	r3, [r3, #0]
 80070e8:	0011      	movs	r1, r2
 80070ea:	0018      	movs	r0, r3
 80070ec:	f7ff fe7d 	bl	8006dea <I2C_LCD_Cmd>
}
 80070f0:	46c0      	nop			; (mov r8, r8)
 80070f2:	46bd      	mov	sp, r7
 80070f4:	b007      	add	sp, #28
 80070f6:	bd90      	pop	{r4, r7, pc}
 80070f8:	08007bb8 	.word	0x08007bb8
 80070fc:	08007ca4 	.word	0x08007ca4

08007100 <I2C_LCD_WriteString>:
{
    I2C_LCD_Data(I2C_LCD_InstanceIndex, Ch);
}

void I2C_LCD_WriteString(uint8_t I2C_LCD_InstanceIndex, char *Str)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b082      	sub	sp, #8
 8007104:	af00      	add	r7, sp, #0
 8007106:	0002      	movs	r2, r0
 8007108:	6039      	str	r1, [r7, #0]
 800710a:	1dfb      	adds	r3, r7, #7
 800710c:	701a      	strb	r2, [r3, #0]
    while (*Str)
 800710e:	e009      	b.n	8007124 <I2C_LCD_WriteString+0x24>
    {
        I2C_LCD_Data(I2C_LCD_InstanceIndex, *Str++);
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	1c5a      	adds	r2, r3, #1
 8007114:	603a      	str	r2, [r7, #0]
 8007116:	781a      	ldrb	r2, [r3, #0]
 8007118:	1dfb      	adds	r3, r7, #7
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	0011      	movs	r1, r2
 800711e:	0018      	movs	r0, r3
 8007120:	f7ff fe78 	bl	8006e14 <I2C_LCD_Data>
    while (*Str)
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d1f1      	bne.n	8007110 <I2C_LCD_WriteString+0x10>
    }
}
 800712c:	46c0      	nop			; (mov r8, r8)
 800712e:	46c0      	nop			; (mov r8, r8)
 8007130:	46bd      	mov	sp, r7
 8007132:	b002      	add	sp, #8
 8007134:	bd80      	pop	{r7, pc}
	...

08007138 <siprintf>:
 8007138:	b40e      	push	{r1, r2, r3}
 800713a:	b500      	push	{lr}
 800713c:	490b      	ldr	r1, [pc, #44]	; (800716c <siprintf+0x34>)
 800713e:	b09c      	sub	sp, #112	; 0x70
 8007140:	ab1d      	add	r3, sp, #116	; 0x74
 8007142:	9002      	str	r0, [sp, #8]
 8007144:	9006      	str	r0, [sp, #24]
 8007146:	9107      	str	r1, [sp, #28]
 8007148:	9104      	str	r1, [sp, #16]
 800714a:	4809      	ldr	r0, [pc, #36]	; (8007170 <siprintf+0x38>)
 800714c:	4909      	ldr	r1, [pc, #36]	; (8007174 <siprintf+0x3c>)
 800714e:	cb04      	ldmia	r3!, {r2}
 8007150:	9105      	str	r1, [sp, #20]
 8007152:	6800      	ldr	r0, [r0, #0]
 8007154:	a902      	add	r1, sp, #8
 8007156:	9301      	str	r3, [sp, #4]
 8007158:	f000 f9a2 	bl	80074a0 <_svfiprintf_r>
 800715c:	2200      	movs	r2, #0
 800715e:	9b02      	ldr	r3, [sp, #8]
 8007160:	701a      	strb	r2, [r3, #0]
 8007162:	b01c      	add	sp, #112	; 0x70
 8007164:	bc08      	pop	{r3}
 8007166:	b003      	add	sp, #12
 8007168:	4718      	bx	r3
 800716a:	46c0      	nop			; (mov r8, r8)
 800716c:	7fffffff 	.word	0x7fffffff
 8007170:	20000058 	.word	0x20000058
 8007174:	ffff0208 	.word	0xffff0208

08007178 <memset>:
 8007178:	0003      	movs	r3, r0
 800717a:	1882      	adds	r2, r0, r2
 800717c:	4293      	cmp	r3, r2
 800717e:	d100      	bne.n	8007182 <memset+0xa>
 8007180:	4770      	bx	lr
 8007182:	7019      	strb	r1, [r3, #0]
 8007184:	3301      	adds	r3, #1
 8007186:	e7f9      	b.n	800717c <memset+0x4>

08007188 <__errno>:
 8007188:	4b01      	ldr	r3, [pc, #4]	; (8007190 <__errno+0x8>)
 800718a:	6818      	ldr	r0, [r3, #0]
 800718c:	4770      	bx	lr
 800718e:	46c0      	nop			; (mov r8, r8)
 8007190:	20000058 	.word	0x20000058

08007194 <__libc_init_array>:
 8007194:	b570      	push	{r4, r5, r6, lr}
 8007196:	2600      	movs	r6, #0
 8007198:	4c0c      	ldr	r4, [pc, #48]	; (80071cc <__libc_init_array+0x38>)
 800719a:	4d0d      	ldr	r5, [pc, #52]	; (80071d0 <__libc_init_array+0x3c>)
 800719c:	1b64      	subs	r4, r4, r5
 800719e:	10a4      	asrs	r4, r4, #2
 80071a0:	42a6      	cmp	r6, r4
 80071a2:	d109      	bne.n	80071b8 <__libc_init_array+0x24>
 80071a4:	2600      	movs	r6, #0
 80071a6:	f000 fc6d 	bl	8007a84 <_init>
 80071aa:	4c0a      	ldr	r4, [pc, #40]	; (80071d4 <__libc_init_array+0x40>)
 80071ac:	4d0a      	ldr	r5, [pc, #40]	; (80071d8 <__libc_init_array+0x44>)
 80071ae:	1b64      	subs	r4, r4, r5
 80071b0:	10a4      	asrs	r4, r4, #2
 80071b2:	42a6      	cmp	r6, r4
 80071b4:	d105      	bne.n	80071c2 <__libc_init_array+0x2e>
 80071b6:	bd70      	pop	{r4, r5, r6, pc}
 80071b8:	00b3      	lsls	r3, r6, #2
 80071ba:	58eb      	ldr	r3, [r5, r3]
 80071bc:	4798      	blx	r3
 80071be:	3601      	adds	r6, #1
 80071c0:	e7ee      	b.n	80071a0 <__libc_init_array+0xc>
 80071c2:	00b3      	lsls	r3, r6, #2
 80071c4:	58eb      	ldr	r3, [r5, r3]
 80071c6:	4798      	blx	r3
 80071c8:	3601      	adds	r6, #1
 80071ca:	e7f2      	b.n	80071b2 <__libc_init_array+0x1e>
 80071cc:	08007cec 	.word	0x08007cec
 80071d0:	08007cec 	.word	0x08007cec
 80071d4:	08007cf0 	.word	0x08007cf0
 80071d8:	08007cec 	.word	0x08007cec

080071dc <__retarget_lock_acquire_recursive>:
 80071dc:	4770      	bx	lr

080071de <__retarget_lock_release_recursive>:
 80071de:	4770      	bx	lr

080071e0 <_free_r>:
 80071e0:	b570      	push	{r4, r5, r6, lr}
 80071e2:	0005      	movs	r5, r0
 80071e4:	2900      	cmp	r1, #0
 80071e6:	d010      	beq.n	800720a <_free_r+0x2a>
 80071e8:	1f0c      	subs	r4, r1, #4
 80071ea:	6823      	ldr	r3, [r4, #0]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	da00      	bge.n	80071f2 <_free_r+0x12>
 80071f0:	18e4      	adds	r4, r4, r3
 80071f2:	0028      	movs	r0, r5
 80071f4:	f000 f8e2 	bl	80073bc <__malloc_lock>
 80071f8:	4a1d      	ldr	r2, [pc, #116]	; (8007270 <_free_r+0x90>)
 80071fa:	6813      	ldr	r3, [r2, #0]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d105      	bne.n	800720c <_free_r+0x2c>
 8007200:	6063      	str	r3, [r4, #4]
 8007202:	6014      	str	r4, [r2, #0]
 8007204:	0028      	movs	r0, r5
 8007206:	f000 f8e1 	bl	80073cc <__malloc_unlock>
 800720a:	bd70      	pop	{r4, r5, r6, pc}
 800720c:	42a3      	cmp	r3, r4
 800720e:	d908      	bls.n	8007222 <_free_r+0x42>
 8007210:	6820      	ldr	r0, [r4, #0]
 8007212:	1821      	adds	r1, r4, r0
 8007214:	428b      	cmp	r3, r1
 8007216:	d1f3      	bne.n	8007200 <_free_r+0x20>
 8007218:	6819      	ldr	r1, [r3, #0]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	1809      	adds	r1, r1, r0
 800721e:	6021      	str	r1, [r4, #0]
 8007220:	e7ee      	b.n	8007200 <_free_r+0x20>
 8007222:	001a      	movs	r2, r3
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	2b00      	cmp	r3, #0
 8007228:	d001      	beq.n	800722e <_free_r+0x4e>
 800722a:	42a3      	cmp	r3, r4
 800722c:	d9f9      	bls.n	8007222 <_free_r+0x42>
 800722e:	6811      	ldr	r1, [r2, #0]
 8007230:	1850      	adds	r0, r2, r1
 8007232:	42a0      	cmp	r0, r4
 8007234:	d10b      	bne.n	800724e <_free_r+0x6e>
 8007236:	6820      	ldr	r0, [r4, #0]
 8007238:	1809      	adds	r1, r1, r0
 800723a:	1850      	adds	r0, r2, r1
 800723c:	6011      	str	r1, [r2, #0]
 800723e:	4283      	cmp	r3, r0
 8007240:	d1e0      	bne.n	8007204 <_free_r+0x24>
 8007242:	6818      	ldr	r0, [r3, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	1841      	adds	r1, r0, r1
 8007248:	6011      	str	r1, [r2, #0]
 800724a:	6053      	str	r3, [r2, #4]
 800724c:	e7da      	b.n	8007204 <_free_r+0x24>
 800724e:	42a0      	cmp	r0, r4
 8007250:	d902      	bls.n	8007258 <_free_r+0x78>
 8007252:	230c      	movs	r3, #12
 8007254:	602b      	str	r3, [r5, #0]
 8007256:	e7d5      	b.n	8007204 <_free_r+0x24>
 8007258:	6820      	ldr	r0, [r4, #0]
 800725a:	1821      	adds	r1, r4, r0
 800725c:	428b      	cmp	r3, r1
 800725e:	d103      	bne.n	8007268 <_free_r+0x88>
 8007260:	6819      	ldr	r1, [r3, #0]
 8007262:	685b      	ldr	r3, [r3, #4]
 8007264:	1809      	adds	r1, r1, r0
 8007266:	6021      	str	r1, [r4, #0]
 8007268:	6063      	str	r3, [r4, #4]
 800726a:	6054      	str	r4, [r2, #4]
 800726c:	e7ca      	b.n	8007204 <_free_r+0x24>
 800726e:	46c0      	nop			; (mov r8, r8)
 8007270:	200004e8 	.word	0x200004e8

08007274 <sbrk_aligned>:
 8007274:	b570      	push	{r4, r5, r6, lr}
 8007276:	4e0f      	ldr	r6, [pc, #60]	; (80072b4 <sbrk_aligned+0x40>)
 8007278:	000d      	movs	r5, r1
 800727a:	6831      	ldr	r1, [r6, #0]
 800727c:	0004      	movs	r4, r0
 800727e:	2900      	cmp	r1, #0
 8007280:	d102      	bne.n	8007288 <sbrk_aligned+0x14>
 8007282:	f000 fba1 	bl	80079c8 <_sbrk_r>
 8007286:	6030      	str	r0, [r6, #0]
 8007288:	0029      	movs	r1, r5
 800728a:	0020      	movs	r0, r4
 800728c:	f000 fb9c 	bl	80079c8 <_sbrk_r>
 8007290:	1c43      	adds	r3, r0, #1
 8007292:	d00a      	beq.n	80072aa <sbrk_aligned+0x36>
 8007294:	2303      	movs	r3, #3
 8007296:	1cc5      	adds	r5, r0, #3
 8007298:	439d      	bics	r5, r3
 800729a:	42a8      	cmp	r0, r5
 800729c:	d007      	beq.n	80072ae <sbrk_aligned+0x3a>
 800729e:	1a29      	subs	r1, r5, r0
 80072a0:	0020      	movs	r0, r4
 80072a2:	f000 fb91 	bl	80079c8 <_sbrk_r>
 80072a6:	3001      	adds	r0, #1
 80072a8:	d101      	bne.n	80072ae <sbrk_aligned+0x3a>
 80072aa:	2501      	movs	r5, #1
 80072ac:	426d      	negs	r5, r5
 80072ae:	0028      	movs	r0, r5
 80072b0:	bd70      	pop	{r4, r5, r6, pc}
 80072b2:	46c0      	nop			; (mov r8, r8)
 80072b4:	200004ec 	.word	0x200004ec

080072b8 <_malloc_r>:
 80072b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072ba:	2203      	movs	r2, #3
 80072bc:	1ccb      	adds	r3, r1, #3
 80072be:	4393      	bics	r3, r2
 80072c0:	3308      	adds	r3, #8
 80072c2:	0006      	movs	r6, r0
 80072c4:	001f      	movs	r7, r3
 80072c6:	2b0c      	cmp	r3, #12
 80072c8:	d238      	bcs.n	800733c <_malloc_r+0x84>
 80072ca:	270c      	movs	r7, #12
 80072cc:	42b9      	cmp	r1, r7
 80072ce:	d837      	bhi.n	8007340 <_malloc_r+0x88>
 80072d0:	0030      	movs	r0, r6
 80072d2:	f000 f873 	bl	80073bc <__malloc_lock>
 80072d6:	4b38      	ldr	r3, [pc, #224]	; (80073b8 <_malloc_r+0x100>)
 80072d8:	9300      	str	r3, [sp, #0]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	001c      	movs	r4, r3
 80072de:	2c00      	cmp	r4, #0
 80072e0:	d133      	bne.n	800734a <_malloc_r+0x92>
 80072e2:	0039      	movs	r1, r7
 80072e4:	0030      	movs	r0, r6
 80072e6:	f7ff ffc5 	bl	8007274 <sbrk_aligned>
 80072ea:	0004      	movs	r4, r0
 80072ec:	1c43      	adds	r3, r0, #1
 80072ee:	d15e      	bne.n	80073ae <_malloc_r+0xf6>
 80072f0:	9b00      	ldr	r3, [sp, #0]
 80072f2:	681c      	ldr	r4, [r3, #0]
 80072f4:	0025      	movs	r5, r4
 80072f6:	2d00      	cmp	r5, #0
 80072f8:	d14e      	bne.n	8007398 <_malloc_r+0xe0>
 80072fa:	2c00      	cmp	r4, #0
 80072fc:	d051      	beq.n	80073a2 <_malloc_r+0xea>
 80072fe:	6823      	ldr	r3, [r4, #0]
 8007300:	0029      	movs	r1, r5
 8007302:	18e3      	adds	r3, r4, r3
 8007304:	0030      	movs	r0, r6
 8007306:	9301      	str	r3, [sp, #4]
 8007308:	f000 fb5e 	bl	80079c8 <_sbrk_r>
 800730c:	9b01      	ldr	r3, [sp, #4]
 800730e:	4283      	cmp	r3, r0
 8007310:	d147      	bne.n	80073a2 <_malloc_r+0xea>
 8007312:	6823      	ldr	r3, [r4, #0]
 8007314:	0030      	movs	r0, r6
 8007316:	1aff      	subs	r7, r7, r3
 8007318:	0039      	movs	r1, r7
 800731a:	f7ff ffab 	bl	8007274 <sbrk_aligned>
 800731e:	3001      	adds	r0, #1
 8007320:	d03f      	beq.n	80073a2 <_malloc_r+0xea>
 8007322:	6823      	ldr	r3, [r4, #0]
 8007324:	19db      	adds	r3, r3, r7
 8007326:	6023      	str	r3, [r4, #0]
 8007328:	9b00      	ldr	r3, [sp, #0]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d040      	beq.n	80073b2 <_malloc_r+0xfa>
 8007330:	685a      	ldr	r2, [r3, #4]
 8007332:	42a2      	cmp	r2, r4
 8007334:	d133      	bne.n	800739e <_malloc_r+0xe6>
 8007336:	2200      	movs	r2, #0
 8007338:	605a      	str	r2, [r3, #4]
 800733a:	e014      	b.n	8007366 <_malloc_r+0xae>
 800733c:	2b00      	cmp	r3, #0
 800733e:	dac5      	bge.n	80072cc <_malloc_r+0x14>
 8007340:	230c      	movs	r3, #12
 8007342:	2500      	movs	r5, #0
 8007344:	6033      	str	r3, [r6, #0]
 8007346:	0028      	movs	r0, r5
 8007348:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800734a:	6821      	ldr	r1, [r4, #0]
 800734c:	1bc9      	subs	r1, r1, r7
 800734e:	d420      	bmi.n	8007392 <_malloc_r+0xda>
 8007350:	290b      	cmp	r1, #11
 8007352:	d918      	bls.n	8007386 <_malloc_r+0xce>
 8007354:	19e2      	adds	r2, r4, r7
 8007356:	6027      	str	r7, [r4, #0]
 8007358:	42a3      	cmp	r3, r4
 800735a:	d112      	bne.n	8007382 <_malloc_r+0xca>
 800735c:	9b00      	ldr	r3, [sp, #0]
 800735e:	601a      	str	r2, [r3, #0]
 8007360:	6863      	ldr	r3, [r4, #4]
 8007362:	6011      	str	r1, [r2, #0]
 8007364:	6053      	str	r3, [r2, #4]
 8007366:	0030      	movs	r0, r6
 8007368:	0025      	movs	r5, r4
 800736a:	f000 f82f 	bl	80073cc <__malloc_unlock>
 800736e:	2207      	movs	r2, #7
 8007370:	350b      	adds	r5, #11
 8007372:	1d23      	adds	r3, r4, #4
 8007374:	4395      	bics	r5, r2
 8007376:	1aea      	subs	r2, r5, r3
 8007378:	429d      	cmp	r5, r3
 800737a:	d0e4      	beq.n	8007346 <_malloc_r+0x8e>
 800737c:	1b5b      	subs	r3, r3, r5
 800737e:	50a3      	str	r3, [r4, r2]
 8007380:	e7e1      	b.n	8007346 <_malloc_r+0x8e>
 8007382:	605a      	str	r2, [r3, #4]
 8007384:	e7ec      	b.n	8007360 <_malloc_r+0xa8>
 8007386:	6862      	ldr	r2, [r4, #4]
 8007388:	42a3      	cmp	r3, r4
 800738a:	d1d5      	bne.n	8007338 <_malloc_r+0x80>
 800738c:	9b00      	ldr	r3, [sp, #0]
 800738e:	601a      	str	r2, [r3, #0]
 8007390:	e7e9      	b.n	8007366 <_malloc_r+0xae>
 8007392:	0023      	movs	r3, r4
 8007394:	6864      	ldr	r4, [r4, #4]
 8007396:	e7a2      	b.n	80072de <_malloc_r+0x26>
 8007398:	002c      	movs	r4, r5
 800739a:	686d      	ldr	r5, [r5, #4]
 800739c:	e7ab      	b.n	80072f6 <_malloc_r+0x3e>
 800739e:	0013      	movs	r3, r2
 80073a0:	e7c4      	b.n	800732c <_malloc_r+0x74>
 80073a2:	230c      	movs	r3, #12
 80073a4:	0030      	movs	r0, r6
 80073a6:	6033      	str	r3, [r6, #0]
 80073a8:	f000 f810 	bl	80073cc <__malloc_unlock>
 80073ac:	e7cb      	b.n	8007346 <_malloc_r+0x8e>
 80073ae:	6027      	str	r7, [r4, #0]
 80073b0:	e7d9      	b.n	8007366 <_malloc_r+0xae>
 80073b2:	605b      	str	r3, [r3, #4]
 80073b4:	deff      	udf	#255	; 0xff
 80073b6:	46c0      	nop			; (mov r8, r8)
 80073b8:	200004e8 	.word	0x200004e8

080073bc <__malloc_lock>:
 80073bc:	b510      	push	{r4, lr}
 80073be:	4802      	ldr	r0, [pc, #8]	; (80073c8 <__malloc_lock+0xc>)
 80073c0:	f7ff ff0c 	bl	80071dc <__retarget_lock_acquire_recursive>
 80073c4:	bd10      	pop	{r4, pc}
 80073c6:	46c0      	nop			; (mov r8, r8)
 80073c8:	200004e4 	.word	0x200004e4

080073cc <__malloc_unlock>:
 80073cc:	b510      	push	{r4, lr}
 80073ce:	4802      	ldr	r0, [pc, #8]	; (80073d8 <__malloc_unlock+0xc>)
 80073d0:	f7ff ff05 	bl	80071de <__retarget_lock_release_recursive>
 80073d4:	bd10      	pop	{r4, pc}
 80073d6:	46c0      	nop			; (mov r8, r8)
 80073d8:	200004e4 	.word	0x200004e4

080073dc <__ssputs_r>:
 80073dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80073de:	b085      	sub	sp, #20
 80073e0:	9301      	str	r3, [sp, #4]
 80073e2:	9203      	str	r2, [sp, #12]
 80073e4:	688e      	ldr	r6, [r1, #8]
 80073e6:	9a01      	ldr	r2, [sp, #4]
 80073e8:	0007      	movs	r7, r0
 80073ea:	000c      	movs	r4, r1
 80073ec:	680b      	ldr	r3, [r1, #0]
 80073ee:	4296      	cmp	r6, r2
 80073f0:	d831      	bhi.n	8007456 <__ssputs_r+0x7a>
 80073f2:	898a      	ldrh	r2, [r1, #12]
 80073f4:	2190      	movs	r1, #144	; 0x90
 80073f6:	00c9      	lsls	r1, r1, #3
 80073f8:	420a      	tst	r2, r1
 80073fa:	d029      	beq.n	8007450 <__ssputs_r+0x74>
 80073fc:	2003      	movs	r0, #3
 80073fe:	6921      	ldr	r1, [r4, #16]
 8007400:	1a5b      	subs	r3, r3, r1
 8007402:	9302      	str	r3, [sp, #8]
 8007404:	6963      	ldr	r3, [r4, #20]
 8007406:	4343      	muls	r3, r0
 8007408:	0fdd      	lsrs	r5, r3, #31
 800740a:	18ed      	adds	r5, r5, r3
 800740c:	9b01      	ldr	r3, [sp, #4]
 800740e:	9802      	ldr	r0, [sp, #8]
 8007410:	3301      	adds	r3, #1
 8007412:	181b      	adds	r3, r3, r0
 8007414:	106d      	asrs	r5, r5, #1
 8007416:	42ab      	cmp	r3, r5
 8007418:	d900      	bls.n	800741c <__ssputs_r+0x40>
 800741a:	001d      	movs	r5, r3
 800741c:	0552      	lsls	r2, r2, #21
 800741e:	d529      	bpl.n	8007474 <__ssputs_r+0x98>
 8007420:	0029      	movs	r1, r5
 8007422:	0038      	movs	r0, r7
 8007424:	f7ff ff48 	bl	80072b8 <_malloc_r>
 8007428:	1e06      	subs	r6, r0, #0
 800742a:	d02d      	beq.n	8007488 <__ssputs_r+0xac>
 800742c:	9a02      	ldr	r2, [sp, #8]
 800742e:	6921      	ldr	r1, [r4, #16]
 8007430:	f000 fae7 	bl	8007a02 <memcpy>
 8007434:	89a2      	ldrh	r2, [r4, #12]
 8007436:	4b19      	ldr	r3, [pc, #100]	; (800749c <__ssputs_r+0xc0>)
 8007438:	401a      	ands	r2, r3
 800743a:	2380      	movs	r3, #128	; 0x80
 800743c:	4313      	orrs	r3, r2
 800743e:	81a3      	strh	r3, [r4, #12]
 8007440:	9b02      	ldr	r3, [sp, #8]
 8007442:	6126      	str	r6, [r4, #16]
 8007444:	18f6      	adds	r6, r6, r3
 8007446:	6026      	str	r6, [r4, #0]
 8007448:	6165      	str	r5, [r4, #20]
 800744a:	9e01      	ldr	r6, [sp, #4]
 800744c:	1aed      	subs	r5, r5, r3
 800744e:	60a5      	str	r5, [r4, #8]
 8007450:	9b01      	ldr	r3, [sp, #4]
 8007452:	429e      	cmp	r6, r3
 8007454:	d900      	bls.n	8007458 <__ssputs_r+0x7c>
 8007456:	9e01      	ldr	r6, [sp, #4]
 8007458:	0032      	movs	r2, r6
 800745a:	9903      	ldr	r1, [sp, #12]
 800745c:	6820      	ldr	r0, [r4, #0]
 800745e:	f000 fa9f 	bl	80079a0 <memmove>
 8007462:	2000      	movs	r0, #0
 8007464:	68a3      	ldr	r3, [r4, #8]
 8007466:	1b9b      	subs	r3, r3, r6
 8007468:	60a3      	str	r3, [r4, #8]
 800746a:	6823      	ldr	r3, [r4, #0]
 800746c:	199b      	adds	r3, r3, r6
 800746e:	6023      	str	r3, [r4, #0]
 8007470:	b005      	add	sp, #20
 8007472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007474:	002a      	movs	r2, r5
 8007476:	0038      	movs	r0, r7
 8007478:	f000 facc 	bl	8007a14 <_realloc_r>
 800747c:	1e06      	subs	r6, r0, #0
 800747e:	d1df      	bne.n	8007440 <__ssputs_r+0x64>
 8007480:	0038      	movs	r0, r7
 8007482:	6921      	ldr	r1, [r4, #16]
 8007484:	f7ff feac 	bl	80071e0 <_free_r>
 8007488:	230c      	movs	r3, #12
 800748a:	2001      	movs	r0, #1
 800748c:	603b      	str	r3, [r7, #0]
 800748e:	89a2      	ldrh	r2, [r4, #12]
 8007490:	3334      	adds	r3, #52	; 0x34
 8007492:	4313      	orrs	r3, r2
 8007494:	81a3      	strh	r3, [r4, #12]
 8007496:	4240      	negs	r0, r0
 8007498:	e7ea      	b.n	8007470 <__ssputs_r+0x94>
 800749a:	46c0      	nop			; (mov r8, r8)
 800749c:	fffffb7f 	.word	0xfffffb7f

080074a0 <_svfiprintf_r>:
 80074a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80074a2:	b0a1      	sub	sp, #132	; 0x84
 80074a4:	9003      	str	r0, [sp, #12]
 80074a6:	001d      	movs	r5, r3
 80074a8:	898b      	ldrh	r3, [r1, #12]
 80074aa:	000f      	movs	r7, r1
 80074ac:	0016      	movs	r6, r2
 80074ae:	061b      	lsls	r3, r3, #24
 80074b0:	d511      	bpl.n	80074d6 <_svfiprintf_r+0x36>
 80074b2:	690b      	ldr	r3, [r1, #16]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d10e      	bne.n	80074d6 <_svfiprintf_r+0x36>
 80074b8:	2140      	movs	r1, #64	; 0x40
 80074ba:	f7ff fefd 	bl	80072b8 <_malloc_r>
 80074be:	6038      	str	r0, [r7, #0]
 80074c0:	6138      	str	r0, [r7, #16]
 80074c2:	2800      	cmp	r0, #0
 80074c4:	d105      	bne.n	80074d2 <_svfiprintf_r+0x32>
 80074c6:	230c      	movs	r3, #12
 80074c8:	9a03      	ldr	r2, [sp, #12]
 80074ca:	3801      	subs	r0, #1
 80074cc:	6013      	str	r3, [r2, #0]
 80074ce:	b021      	add	sp, #132	; 0x84
 80074d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074d2:	2340      	movs	r3, #64	; 0x40
 80074d4:	617b      	str	r3, [r7, #20]
 80074d6:	2300      	movs	r3, #0
 80074d8:	ac08      	add	r4, sp, #32
 80074da:	6163      	str	r3, [r4, #20]
 80074dc:	3320      	adds	r3, #32
 80074de:	7663      	strb	r3, [r4, #25]
 80074e0:	3310      	adds	r3, #16
 80074e2:	76a3      	strb	r3, [r4, #26]
 80074e4:	9507      	str	r5, [sp, #28]
 80074e6:	0035      	movs	r5, r6
 80074e8:	782b      	ldrb	r3, [r5, #0]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d001      	beq.n	80074f2 <_svfiprintf_r+0x52>
 80074ee:	2b25      	cmp	r3, #37	; 0x25
 80074f0:	d148      	bne.n	8007584 <_svfiprintf_r+0xe4>
 80074f2:	1bab      	subs	r3, r5, r6
 80074f4:	9305      	str	r3, [sp, #20]
 80074f6:	42b5      	cmp	r5, r6
 80074f8:	d00b      	beq.n	8007512 <_svfiprintf_r+0x72>
 80074fa:	0032      	movs	r2, r6
 80074fc:	0039      	movs	r1, r7
 80074fe:	9803      	ldr	r0, [sp, #12]
 8007500:	f7ff ff6c 	bl	80073dc <__ssputs_r>
 8007504:	3001      	adds	r0, #1
 8007506:	d100      	bne.n	800750a <_svfiprintf_r+0x6a>
 8007508:	e0af      	b.n	800766a <_svfiprintf_r+0x1ca>
 800750a:	6963      	ldr	r3, [r4, #20]
 800750c:	9a05      	ldr	r2, [sp, #20]
 800750e:	189b      	adds	r3, r3, r2
 8007510:	6163      	str	r3, [r4, #20]
 8007512:	782b      	ldrb	r3, [r5, #0]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d100      	bne.n	800751a <_svfiprintf_r+0x7a>
 8007518:	e0a7      	b.n	800766a <_svfiprintf_r+0x1ca>
 800751a:	2201      	movs	r2, #1
 800751c:	2300      	movs	r3, #0
 800751e:	4252      	negs	r2, r2
 8007520:	6062      	str	r2, [r4, #4]
 8007522:	a904      	add	r1, sp, #16
 8007524:	3254      	adds	r2, #84	; 0x54
 8007526:	1852      	adds	r2, r2, r1
 8007528:	1c6e      	adds	r6, r5, #1
 800752a:	6023      	str	r3, [r4, #0]
 800752c:	60e3      	str	r3, [r4, #12]
 800752e:	60a3      	str	r3, [r4, #8]
 8007530:	7013      	strb	r3, [r2, #0]
 8007532:	65a3      	str	r3, [r4, #88]	; 0x58
 8007534:	4b55      	ldr	r3, [pc, #340]	; (800768c <_svfiprintf_r+0x1ec>)
 8007536:	2205      	movs	r2, #5
 8007538:	0018      	movs	r0, r3
 800753a:	7831      	ldrb	r1, [r6, #0]
 800753c:	9305      	str	r3, [sp, #20]
 800753e:	f000 fa55 	bl	80079ec <memchr>
 8007542:	1c75      	adds	r5, r6, #1
 8007544:	2800      	cmp	r0, #0
 8007546:	d11f      	bne.n	8007588 <_svfiprintf_r+0xe8>
 8007548:	6822      	ldr	r2, [r4, #0]
 800754a:	06d3      	lsls	r3, r2, #27
 800754c:	d504      	bpl.n	8007558 <_svfiprintf_r+0xb8>
 800754e:	2353      	movs	r3, #83	; 0x53
 8007550:	a904      	add	r1, sp, #16
 8007552:	185b      	adds	r3, r3, r1
 8007554:	2120      	movs	r1, #32
 8007556:	7019      	strb	r1, [r3, #0]
 8007558:	0713      	lsls	r3, r2, #28
 800755a:	d504      	bpl.n	8007566 <_svfiprintf_r+0xc6>
 800755c:	2353      	movs	r3, #83	; 0x53
 800755e:	a904      	add	r1, sp, #16
 8007560:	185b      	adds	r3, r3, r1
 8007562:	212b      	movs	r1, #43	; 0x2b
 8007564:	7019      	strb	r1, [r3, #0]
 8007566:	7833      	ldrb	r3, [r6, #0]
 8007568:	2b2a      	cmp	r3, #42	; 0x2a
 800756a:	d016      	beq.n	800759a <_svfiprintf_r+0xfa>
 800756c:	0035      	movs	r5, r6
 800756e:	2100      	movs	r1, #0
 8007570:	200a      	movs	r0, #10
 8007572:	68e3      	ldr	r3, [r4, #12]
 8007574:	782a      	ldrb	r2, [r5, #0]
 8007576:	1c6e      	adds	r6, r5, #1
 8007578:	3a30      	subs	r2, #48	; 0x30
 800757a:	2a09      	cmp	r2, #9
 800757c:	d94e      	bls.n	800761c <_svfiprintf_r+0x17c>
 800757e:	2900      	cmp	r1, #0
 8007580:	d111      	bne.n	80075a6 <_svfiprintf_r+0x106>
 8007582:	e017      	b.n	80075b4 <_svfiprintf_r+0x114>
 8007584:	3501      	adds	r5, #1
 8007586:	e7af      	b.n	80074e8 <_svfiprintf_r+0x48>
 8007588:	9b05      	ldr	r3, [sp, #20]
 800758a:	6822      	ldr	r2, [r4, #0]
 800758c:	1ac0      	subs	r0, r0, r3
 800758e:	2301      	movs	r3, #1
 8007590:	4083      	lsls	r3, r0
 8007592:	4313      	orrs	r3, r2
 8007594:	002e      	movs	r6, r5
 8007596:	6023      	str	r3, [r4, #0]
 8007598:	e7cc      	b.n	8007534 <_svfiprintf_r+0x94>
 800759a:	9b07      	ldr	r3, [sp, #28]
 800759c:	1d19      	adds	r1, r3, #4
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	9107      	str	r1, [sp, #28]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	db01      	blt.n	80075aa <_svfiprintf_r+0x10a>
 80075a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80075a8:	e004      	b.n	80075b4 <_svfiprintf_r+0x114>
 80075aa:	425b      	negs	r3, r3
 80075ac:	60e3      	str	r3, [r4, #12]
 80075ae:	2302      	movs	r3, #2
 80075b0:	4313      	orrs	r3, r2
 80075b2:	6023      	str	r3, [r4, #0]
 80075b4:	782b      	ldrb	r3, [r5, #0]
 80075b6:	2b2e      	cmp	r3, #46	; 0x2e
 80075b8:	d10a      	bne.n	80075d0 <_svfiprintf_r+0x130>
 80075ba:	786b      	ldrb	r3, [r5, #1]
 80075bc:	2b2a      	cmp	r3, #42	; 0x2a
 80075be:	d135      	bne.n	800762c <_svfiprintf_r+0x18c>
 80075c0:	9b07      	ldr	r3, [sp, #28]
 80075c2:	3502      	adds	r5, #2
 80075c4:	1d1a      	adds	r2, r3, #4
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	9207      	str	r2, [sp, #28]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	db2b      	blt.n	8007626 <_svfiprintf_r+0x186>
 80075ce:	9309      	str	r3, [sp, #36]	; 0x24
 80075d0:	4e2f      	ldr	r6, [pc, #188]	; (8007690 <_svfiprintf_r+0x1f0>)
 80075d2:	2203      	movs	r2, #3
 80075d4:	0030      	movs	r0, r6
 80075d6:	7829      	ldrb	r1, [r5, #0]
 80075d8:	f000 fa08 	bl	80079ec <memchr>
 80075dc:	2800      	cmp	r0, #0
 80075de:	d006      	beq.n	80075ee <_svfiprintf_r+0x14e>
 80075e0:	2340      	movs	r3, #64	; 0x40
 80075e2:	1b80      	subs	r0, r0, r6
 80075e4:	4083      	lsls	r3, r0
 80075e6:	6822      	ldr	r2, [r4, #0]
 80075e8:	3501      	adds	r5, #1
 80075ea:	4313      	orrs	r3, r2
 80075ec:	6023      	str	r3, [r4, #0]
 80075ee:	7829      	ldrb	r1, [r5, #0]
 80075f0:	2206      	movs	r2, #6
 80075f2:	4828      	ldr	r0, [pc, #160]	; (8007694 <_svfiprintf_r+0x1f4>)
 80075f4:	1c6e      	adds	r6, r5, #1
 80075f6:	7621      	strb	r1, [r4, #24]
 80075f8:	f000 f9f8 	bl	80079ec <memchr>
 80075fc:	2800      	cmp	r0, #0
 80075fe:	d03c      	beq.n	800767a <_svfiprintf_r+0x1da>
 8007600:	4b25      	ldr	r3, [pc, #148]	; (8007698 <_svfiprintf_r+0x1f8>)
 8007602:	2b00      	cmp	r3, #0
 8007604:	d125      	bne.n	8007652 <_svfiprintf_r+0x1b2>
 8007606:	2207      	movs	r2, #7
 8007608:	9b07      	ldr	r3, [sp, #28]
 800760a:	3307      	adds	r3, #7
 800760c:	4393      	bics	r3, r2
 800760e:	3308      	adds	r3, #8
 8007610:	9307      	str	r3, [sp, #28]
 8007612:	6963      	ldr	r3, [r4, #20]
 8007614:	9a04      	ldr	r2, [sp, #16]
 8007616:	189b      	adds	r3, r3, r2
 8007618:	6163      	str	r3, [r4, #20]
 800761a:	e764      	b.n	80074e6 <_svfiprintf_r+0x46>
 800761c:	4343      	muls	r3, r0
 800761e:	0035      	movs	r5, r6
 8007620:	2101      	movs	r1, #1
 8007622:	189b      	adds	r3, r3, r2
 8007624:	e7a6      	b.n	8007574 <_svfiprintf_r+0xd4>
 8007626:	2301      	movs	r3, #1
 8007628:	425b      	negs	r3, r3
 800762a:	e7d0      	b.n	80075ce <_svfiprintf_r+0x12e>
 800762c:	2300      	movs	r3, #0
 800762e:	200a      	movs	r0, #10
 8007630:	001a      	movs	r2, r3
 8007632:	3501      	adds	r5, #1
 8007634:	6063      	str	r3, [r4, #4]
 8007636:	7829      	ldrb	r1, [r5, #0]
 8007638:	1c6e      	adds	r6, r5, #1
 800763a:	3930      	subs	r1, #48	; 0x30
 800763c:	2909      	cmp	r1, #9
 800763e:	d903      	bls.n	8007648 <_svfiprintf_r+0x1a8>
 8007640:	2b00      	cmp	r3, #0
 8007642:	d0c5      	beq.n	80075d0 <_svfiprintf_r+0x130>
 8007644:	9209      	str	r2, [sp, #36]	; 0x24
 8007646:	e7c3      	b.n	80075d0 <_svfiprintf_r+0x130>
 8007648:	4342      	muls	r2, r0
 800764a:	0035      	movs	r5, r6
 800764c:	2301      	movs	r3, #1
 800764e:	1852      	adds	r2, r2, r1
 8007650:	e7f1      	b.n	8007636 <_svfiprintf_r+0x196>
 8007652:	aa07      	add	r2, sp, #28
 8007654:	9200      	str	r2, [sp, #0]
 8007656:	0021      	movs	r1, r4
 8007658:	003a      	movs	r2, r7
 800765a:	4b10      	ldr	r3, [pc, #64]	; (800769c <_svfiprintf_r+0x1fc>)
 800765c:	9803      	ldr	r0, [sp, #12]
 800765e:	e000      	b.n	8007662 <_svfiprintf_r+0x1c2>
 8007660:	bf00      	nop
 8007662:	9004      	str	r0, [sp, #16]
 8007664:	9b04      	ldr	r3, [sp, #16]
 8007666:	3301      	adds	r3, #1
 8007668:	d1d3      	bne.n	8007612 <_svfiprintf_r+0x172>
 800766a:	89bb      	ldrh	r3, [r7, #12]
 800766c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800766e:	065b      	lsls	r3, r3, #25
 8007670:	d400      	bmi.n	8007674 <_svfiprintf_r+0x1d4>
 8007672:	e72c      	b.n	80074ce <_svfiprintf_r+0x2e>
 8007674:	2001      	movs	r0, #1
 8007676:	4240      	negs	r0, r0
 8007678:	e729      	b.n	80074ce <_svfiprintf_r+0x2e>
 800767a:	aa07      	add	r2, sp, #28
 800767c:	9200      	str	r2, [sp, #0]
 800767e:	0021      	movs	r1, r4
 8007680:	003a      	movs	r2, r7
 8007682:	4b06      	ldr	r3, [pc, #24]	; (800769c <_svfiprintf_r+0x1fc>)
 8007684:	9803      	ldr	r0, [sp, #12]
 8007686:	f000 f87b 	bl	8007780 <_printf_i>
 800768a:	e7ea      	b.n	8007662 <_svfiprintf_r+0x1c2>
 800768c:	08007cb0 	.word	0x08007cb0
 8007690:	08007cb6 	.word	0x08007cb6
 8007694:	08007cba 	.word	0x08007cba
 8007698:	00000000 	.word	0x00000000
 800769c:	080073dd 	.word	0x080073dd

080076a0 <_printf_common>:
 80076a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076a2:	0016      	movs	r6, r2
 80076a4:	9301      	str	r3, [sp, #4]
 80076a6:	688a      	ldr	r2, [r1, #8]
 80076a8:	690b      	ldr	r3, [r1, #16]
 80076aa:	000c      	movs	r4, r1
 80076ac:	9000      	str	r0, [sp, #0]
 80076ae:	4293      	cmp	r3, r2
 80076b0:	da00      	bge.n	80076b4 <_printf_common+0x14>
 80076b2:	0013      	movs	r3, r2
 80076b4:	0022      	movs	r2, r4
 80076b6:	6033      	str	r3, [r6, #0]
 80076b8:	3243      	adds	r2, #67	; 0x43
 80076ba:	7812      	ldrb	r2, [r2, #0]
 80076bc:	2a00      	cmp	r2, #0
 80076be:	d001      	beq.n	80076c4 <_printf_common+0x24>
 80076c0:	3301      	adds	r3, #1
 80076c2:	6033      	str	r3, [r6, #0]
 80076c4:	6823      	ldr	r3, [r4, #0]
 80076c6:	069b      	lsls	r3, r3, #26
 80076c8:	d502      	bpl.n	80076d0 <_printf_common+0x30>
 80076ca:	6833      	ldr	r3, [r6, #0]
 80076cc:	3302      	adds	r3, #2
 80076ce:	6033      	str	r3, [r6, #0]
 80076d0:	6822      	ldr	r2, [r4, #0]
 80076d2:	2306      	movs	r3, #6
 80076d4:	0015      	movs	r5, r2
 80076d6:	401d      	ands	r5, r3
 80076d8:	421a      	tst	r2, r3
 80076da:	d027      	beq.n	800772c <_printf_common+0x8c>
 80076dc:	0023      	movs	r3, r4
 80076de:	3343      	adds	r3, #67	; 0x43
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	1e5a      	subs	r2, r3, #1
 80076e4:	4193      	sbcs	r3, r2
 80076e6:	6822      	ldr	r2, [r4, #0]
 80076e8:	0692      	lsls	r2, r2, #26
 80076ea:	d430      	bmi.n	800774e <_printf_common+0xae>
 80076ec:	0022      	movs	r2, r4
 80076ee:	9901      	ldr	r1, [sp, #4]
 80076f0:	9800      	ldr	r0, [sp, #0]
 80076f2:	9d08      	ldr	r5, [sp, #32]
 80076f4:	3243      	adds	r2, #67	; 0x43
 80076f6:	47a8      	blx	r5
 80076f8:	3001      	adds	r0, #1
 80076fa:	d025      	beq.n	8007748 <_printf_common+0xa8>
 80076fc:	2206      	movs	r2, #6
 80076fe:	6823      	ldr	r3, [r4, #0]
 8007700:	2500      	movs	r5, #0
 8007702:	4013      	ands	r3, r2
 8007704:	2b04      	cmp	r3, #4
 8007706:	d105      	bne.n	8007714 <_printf_common+0x74>
 8007708:	6833      	ldr	r3, [r6, #0]
 800770a:	68e5      	ldr	r5, [r4, #12]
 800770c:	1aed      	subs	r5, r5, r3
 800770e:	43eb      	mvns	r3, r5
 8007710:	17db      	asrs	r3, r3, #31
 8007712:	401d      	ands	r5, r3
 8007714:	68a3      	ldr	r3, [r4, #8]
 8007716:	6922      	ldr	r2, [r4, #16]
 8007718:	4293      	cmp	r3, r2
 800771a:	dd01      	ble.n	8007720 <_printf_common+0x80>
 800771c:	1a9b      	subs	r3, r3, r2
 800771e:	18ed      	adds	r5, r5, r3
 8007720:	2600      	movs	r6, #0
 8007722:	42b5      	cmp	r5, r6
 8007724:	d120      	bne.n	8007768 <_printf_common+0xc8>
 8007726:	2000      	movs	r0, #0
 8007728:	e010      	b.n	800774c <_printf_common+0xac>
 800772a:	3501      	adds	r5, #1
 800772c:	68e3      	ldr	r3, [r4, #12]
 800772e:	6832      	ldr	r2, [r6, #0]
 8007730:	1a9b      	subs	r3, r3, r2
 8007732:	42ab      	cmp	r3, r5
 8007734:	ddd2      	ble.n	80076dc <_printf_common+0x3c>
 8007736:	0022      	movs	r2, r4
 8007738:	2301      	movs	r3, #1
 800773a:	9901      	ldr	r1, [sp, #4]
 800773c:	9800      	ldr	r0, [sp, #0]
 800773e:	9f08      	ldr	r7, [sp, #32]
 8007740:	3219      	adds	r2, #25
 8007742:	47b8      	blx	r7
 8007744:	3001      	adds	r0, #1
 8007746:	d1f0      	bne.n	800772a <_printf_common+0x8a>
 8007748:	2001      	movs	r0, #1
 800774a:	4240      	negs	r0, r0
 800774c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800774e:	2030      	movs	r0, #48	; 0x30
 8007750:	18e1      	adds	r1, r4, r3
 8007752:	3143      	adds	r1, #67	; 0x43
 8007754:	7008      	strb	r0, [r1, #0]
 8007756:	0021      	movs	r1, r4
 8007758:	1c5a      	adds	r2, r3, #1
 800775a:	3145      	adds	r1, #69	; 0x45
 800775c:	7809      	ldrb	r1, [r1, #0]
 800775e:	18a2      	adds	r2, r4, r2
 8007760:	3243      	adds	r2, #67	; 0x43
 8007762:	3302      	adds	r3, #2
 8007764:	7011      	strb	r1, [r2, #0]
 8007766:	e7c1      	b.n	80076ec <_printf_common+0x4c>
 8007768:	0022      	movs	r2, r4
 800776a:	2301      	movs	r3, #1
 800776c:	9901      	ldr	r1, [sp, #4]
 800776e:	9800      	ldr	r0, [sp, #0]
 8007770:	9f08      	ldr	r7, [sp, #32]
 8007772:	321a      	adds	r2, #26
 8007774:	47b8      	blx	r7
 8007776:	3001      	adds	r0, #1
 8007778:	d0e6      	beq.n	8007748 <_printf_common+0xa8>
 800777a:	3601      	adds	r6, #1
 800777c:	e7d1      	b.n	8007722 <_printf_common+0x82>
	...

08007780 <_printf_i>:
 8007780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007782:	b08b      	sub	sp, #44	; 0x2c
 8007784:	9206      	str	r2, [sp, #24]
 8007786:	000a      	movs	r2, r1
 8007788:	3243      	adds	r2, #67	; 0x43
 800778a:	9307      	str	r3, [sp, #28]
 800778c:	9005      	str	r0, [sp, #20]
 800778e:	9204      	str	r2, [sp, #16]
 8007790:	7e0a      	ldrb	r2, [r1, #24]
 8007792:	000c      	movs	r4, r1
 8007794:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007796:	2a78      	cmp	r2, #120	; 0x78
 8007798:	d809      	bhi.n	80077ae <_printf_i+0x2e>
 800779a:	2a62      	cmp	r2, #98	; 0x62
 800779c:	d80b      	bhi.n	80077b6 <_printf_i+0x36>
 800779e:	2a00      	cmp	r2, #0
 80077a0:	d100      	bne.n	80077a4 <_printf_i+0x24>
 80077a2:	e0be      	b.n	8007922 <_printf_i+0x1a2>
 80077a4:	497c      	ldr	r1, [pc, #496]	; (8007998 <_printf_i+0x218>)
 80077a6:	9103      	str	r1, [sp, #12]
 80077a8:	2a58      	cmp	r2, #88	; 0x58
 80077aa:	d100      	bne.n	80077ae <_printf_i+0x2e>
 80077ac:	e093      	b.n	80078d6 <_printf_i+0x156>
 80077ae:	0026      	movs	r6, r4
 80077b0:	3642      	adds	r6, #66	; 0x42
 80077b2:	7032      	strb	r2, [r6, #0]
 80077b4:	e022      	b.n	80077fc <_printf_i+0x7c>
 80077b6:	0010      	movs	r0, r2
 80077b8:	3863      	subs	r0, #99	; 0x63
 80077ba:	2815      	cmp	r0, #21
 80077bc:	d8f7      	bhi.n	80077ae <_printf_i+0x2e>
 80077be:	f7f8 fca9 	bl	8000114 <__gnu_thumb1_case_shi>
 80077c2:	0016      	.short	0x0016
 80077c4:	fff6001f 	.word	0xfff6001f
 80077c8:	fff6fff6 	.word	0xfff6fff6
 80077cc:	001ffff6 	.word	0x001ffff6
 80077d0:	fff6fff6 	.word	0xfff6fff6
 80077d4:	fff6fff6 	.word	0xfff6fff6
 80077d8:	003600a3 	.word	0x003600a3
 80077dc:	fff60083 	.word	0xfff60083
 80077e0:	00b4fff6 	.word	0x00b4fff6
 80077e4:	0036fff6 	.word	0x0036fff6
 80077e8:	fff6fff6 	.word	0xfff6fff6
 80077ec:	0087      	.short	0x0087
 80077ee:	0026      	movs	r6, r4
 80077f0:	681a      	ldr	r2, [r3, #0]
 80077f2:	3642      	adds	r6, #66	; 0x42
 80077f4:	1d11      	adds	r1, r2, #4
 80077f6:	6019      	str	r1, [r3, #0]
 80077f8:	6813      	ldr	r3, [r2, #0]
 80077fa:	7033      	strb	r3, [r6, #0]
 80077fc:	2301      	movs	r3, #1
 80077fe:	e0a2      	b.n	8007946 <_printf_i+0x1c6>
 8007800:	6818      	ldr	r0, [r3, #0]
 8007802:	6809      	ldr	r1, [r1, #0]
 8007804:	1d02      	adds	r2, r0, #4
 8007806:	060d      	lsls	r5, r1, #24
 8007808:	d50b      	bpl.n	8007822 <_printf_i+0xa2>
 800780a:	6805      	ldr	r5, [r0, #0]
 800780c:	601a      	str	r2, [r3, #0]
 800780e:	2d00      	cmp	r5, #0
 8007810:	da03      	bge.n	800781a <_printf_i+0x9a>
 8007812:	232d      	movs	r3, #45	; 0x2d
 8007814:	9a04      	ldr	r2, [sp, #16]
 8007816:	426d      	negs	r5, r5
 8007818:	7013      	strb	r3, [r2, #0]
 800781a:	4b5f      	ldr	r3, [pc, #380]	; (8007998 <_printf_i+0x218>)
 800781c:	270a      	movs	r7, #10
 800781e:	9303      	str	r3, [sp, #12]
 8007820:	e01b      	b.n	800785a <_printf_i+0xda>
 8007822:	6805      	ldr	r5, [r0, #0]
 8007824:	601a      	str	r2, [r3, #0]
 8007826:	0649      	lsls	r1, r1, #25
 8007828:	d5f1      	bpl.n	800780e <_printf_i+0x8e>
 800782a:	b22d      	sxth	r5, r5
 800782c:	e7ef      	b.n	800780e <_printf_i+0x8e>
 800782e:	680d      	ldr	r5, [r1, #0]
 8007830:	6819      	ldr	r1, [r3, #0]
 8007832:	1d08      	adds	r0, r1, #4
 8007834:	6018      	str	r0, [r3, #0]
 8007836:	062e      	lsls	r6, r5, #24
 8007838:	d501      	bpl.n	800783e <_printf_i+0xbe>
 800783a:	680d      	ldr	r5, [r1, #0]
 800783c:	e003      	b.n	8007846 <_printf_i+0xc6>
 800783e:	066d      	lsls	r5, r5, #25
 8007840:	d5fb      	bpl.n	800783a <_printf_i+0xba>
 8007842:	680d      	ldr	r5, [r1, #0]
 8007844:	b2ad      	uxth	r5, r5
 8007846:	4b54      	ldr	r3, [pc, #336]	; (8007998 <_printf_i+0x218>)
 8007848:	2708      	movs	r7, #8
 800784a:	9303      	str	r3, [sp, #12]
 800784c:	2a6f      	cmp	r2, #111	; 0x6f
 800784e:	d000      	beq.n	8007852 <_printf_i+0xd2>
 8007850:	3702      	adds	r7, #2
 8007852:	0023      	movs	r3, r4
 8007854:	2200      	movs	r2, #0
 8007856:	3343      	adds	r3, #67	; 0x43
 8007858:	701a      	strb	r2, [r3, #0]
 800785a:	6863      	ldr	r3, [r4, #4]
 800785c:	60a3      	str	r3, [r4, #8]
 800785e:	2b00      	cmp	r3, #0
 8007860:	db03      	blt.n	800786a <_printf_i+0xea>
 8007862:	2104      	movs	r1, #4
 8007864:	6822      	ldr	r2, [r4, #0]
 8007866:	438a      	bics	r2, r1
 8007868:	6022      	str	r2, [r4, #0]
 800786a:	2d00      	cmp	r5, #0
 800786c:	d102      	bne.n	8007874 <_printf_i+0xf4>
 800786e:	9e04      	ldr	r6, [sp, #16]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d00c      	beq.n	800788e <_printf_i+0x10e>
 8007874:	9e04      	ldr	r6, [sp, #16]
 8007876:	0028      	movs	r0, r5
 8007878:	0039      	movs	r1, r7
 800787a:	f7f8 fcdb 	bl	8000234 <__aeabi_uidivmod>
 800787e:	9b03      	ldr	r3, [sp, #12]
 8007880:	3e01      	subs	r6, #1
 8007882:	5c5b      	ldrb	r3, [r3, r1]
 8007884:	7033      	strb	r3, [r6, #0]
 8007886:	002b      	movs	r3, r5
 8007888:	0005      	movs	r5, r0
 800788a:	429f      	cmp	r7, r3
 800788c:	d9f3      	bls.n	8007876 <_printf_i+0xf6>
 800788e:	2f08      	cmp	r7, #8
 8007890:	d109      	bne.n	80078a6 <_printf_i+0x126>
 8007892:	6823      	ldr	r3, [r4, #0]
 8007894:	07db      	lsls	r3, r3, #31
 8007896:	d506      	bpl.n	80078a6 <_printf_i+0x126>
 8007898:	6862      	ldr	r2, [r4, #4]
 800789a:	6923      	ldr	r3, [r4, #16]
 800789c:	429a      	cmp	r2, r3
 800789e:	dc02      	bgt.n	80078a6 <_printf_i+0x126>
 80078a0:	2330      	movs	r3, #48	; 0x30
 80078a2:	3e01      	subs	r6, #1
 80078a4:	7033      	strb	r3, [r6, #0]
 80078a6:	9b04      	ldr	r3, [sp, #16]
 80078a8:	1b9b      	subs	r3, r3, r6
 80078aa:	6123      	str	r3, [r4, #16]
 80078ac:	9b07      	ldr	r3, [sp, #28]
 80078ae:	0021      	movs	r1, r4
 80078b0:	9300      	str	r3, [sp, #0]
 80078b2:	9805      	ldr	r0, [sp, #20]
 80078b4:	9b06      	ldr	r3, [sp, #24]
 80078b6:	aa09      	add	r2, sp, #36	; 0x24
 80078b8:	f7ff fef2 	bl	80076a0 <_printf_common>
 80078bc:	3001      	adds	r0, #1
 80078be:	d147      	bne.n	8007950 <_printf_i+0x1d0>
 80078c0:	2001      	movs	r0, #1
 80078c2:	4240      	negs	r0, r0
 80078c4:	b00b      	add	sp, #44	; 0x2c
 80078c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078c8:	2220      	movs	r2, #32
 80078ca:	6809      	ldr	r1, [r1, #0]
 80078cc:	430a      	orrs	r2, r1
 80078ce:	6022      	str	r2, [r4, #0]
 80078d0:	2278      	movs	r2, #120	; 0x78
 80078d2:	4932      	ldr	r1, [pc, #200]	; (800799c <_printf_i+0x21c>)
 80078d4:	9103      	str	r1, [sp, #12]
 80078d6:	0021      	movs	r1, r4
 80078d8:	3145      	adds	r1, #69	; 0x45
 80078da:	700a      	strb	r2, [r1, #0]
 80078dc:	6819      	ldr	r1, [r3, #0]
 80078de:	6822      	ldr	r2, [r4, #0]
 80078e0:	c920      	ldmia	r1!, {r5}
 80078e2:	0610      	lsls	r0, r2, #24
 80078e4:	d402      	bmi.n	80078ec <_printf_i+0x16c>
 80078e6:	0650      	lsls	r0, r2, #25
 80078e8:	d500      	bpl.n	80078ec <_printf_i+0x16c>
 80078ea:	b2ad      	uxth	r5, r5
 80078ec:	6019      	str	r1, [r3, #0]
 80078ee:	07d3      	lsls	r3, r2, #31
 80078f0:	d502      	bpl.n	80078f8 <_printf_i+0x178>
 80078f2:	2320      	movs	r3, #32
 80078f4:	4313      	orrs	r3, r2
 80078f6:	6023      	str	r3, [r4, #0]
 80078f8:	2710      	movs	r7, #16
 80078fa:	2d00      	cmp	r5, #0
 80078fc:	d1a9      	bne.n	8007852 <_printf_i+0xd2>
 80078fe:	2220      	movs	r2, #32
 8007900:	6823      	ldr	r3, [r4, #0]
 8007902:	4393      	bics	r3, r2
 8007904:	6023      	str	r3, [r4, #0]
 8007906:	e7a4      	b.n	8007852 <_printf_i+0xd2>
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	680d      	ldr	r5, [r1, #0]
 800790c:	1d10      	adds	r0, r2, #4
 800790e:	6949      	ldr	r1, [r1, #20]
 8007910:	6018      	str	r0, [r3, #0]
 8007912:	6813      	ldr	r3, [r2, #0]
 8007914:	062e      	lsls	r6, r5, #24
 8007916:	d501      	bpl.n	800791c <_printf_i+0x19c>
 8007918:	6019      	str	r1, [r3, #0]
 800791a:	e002      	b.n	8007922 <_printf_i+0x1a2>
 800791c:	066d      	lsls	r5, r5, #25
 800791e:	d5fb      	bpl.n	8007918 <_printf_i+0x198>
 8007920:	8019      	strh	r1, [r3, #0]
 8007922:	2300      	movs	r3, #0
 8007924:	9e04      	ldr	r6, [sp, #16]
 8007926:	6123      	str	r3, [r4, #16]
 8007928:	e7c0      	b.n	80078ac <_printf_i+0x12c>
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	1d11      	adds	r1, r2, #4
 800792e:	6019      	str	r1, [r3, #0]
 8007930:	6816      	ldr	r6, [r2, #0]
 8007932:	2100      	movs	r1, #0
 8007934:	0030      	movs	r0, r6
 8007936:	6862      	ldr	r2, [r4, #4]
 8007938:	f000 f858 	bl	80079ec <memchr>
 800793c:	2800      	cmp	r0, #0
 800793e:	d001      	beq.n	8007944 <_printf_i+0x1c4>
 8007940:	1b80      	subs	r0, r0, r6
 8007942:	6060      	str	r0, [r4, #4]
 8007944:	6863      	ldr	r3, [r4, #4]
 8007946:	6123      	str	r3, [r4, #16]
 8007948:	2300      	movs	r3, #0
 800794a:	9a04      	ldr	r2, [sp, #16]
 800794c:	7013      	strb	r3, [r2, #0]
 800794e:	e7ad      	b.n	80078ac <_printf_i+0x12c>
 8007950:	0032      	movs	r2, r6
 8007952:	6923      	ldr	r3, [r4, #16]
 8007954:	9906      	ldr	r1, [sp, #24]
 8007956:	9805      	ldr	r0, [sp, #20]
 8007958:	9d07      	ldr	r5, [sp, #28]
 800795a:	47a8      	blx	r5
 800795c:	3001      	adds	r0, #1
 800795e:	d0af      	beq.n	80078c0 <_printf_i+0x140>
 8007960:	6823      	ldr	r3, [r4, #0]
 8007962:	079b      	lsls	r3, r3, #30
 8007964:	d415      	bmi.n	8007992 <_printf_i+0x212>
 8007966:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007968:	68e0      	ldr	r0, [r4, #12]
 800796a:	4298      	cmp	r0, r3
 800796c:	daaa      	bge.n	80078c4 <_printf_i+0x144>
 800796e:	0018      	movs	r0, r3
 8007970:	e7a8      	b.n	80078c4 <_printf_i+0x144>
 8007972:	0022      	movs	r2, r4
 8007974:	2301      	movs	r3, #1
 8007976:	9906      	ldr	r1, [sp, #24]
 8007978:	9805      	ldr	r0, [sp, #20]
 800797a:	9e07      	ldr	r6, [sp, #28]
 800797c:	3219      	adds	r2, #25
 800797e:	47b0      	blx	r6
 8007980:	3001      	adds	r0, #1
 8007982:	d09d      	beq.n	80078c0 <_printf_i+0x140>
 8007984:	3501      	adds	r5, #1
 8007986:	68e3      	ldr	r3, [r4, #12]
 8007988:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800798a:	1a9b      	subs	r3, r3, r2
 800798c:	42ab      	cmp	r3, r5
 800798e:	dcf0      	bgt.n	8007972 <_printf_i+0x1f2>
 8007990:	e7e9      	b.n	8007966 <_printf_i+0x1e6>
 8007992:	2500      	movs	r5, #0
 8007994:	e7f7      	b.n	8007986 <_printf_i+0x206>
 8007996:	46c0      	nop			; (mov r8, r8)
 8007998:	08007cc1 	.word	0x08007cc1
 800799c:	08007cd2 	.word	0x08007cd2

080079a0 <memmove>:
 80079a0:	b510      	push	{r4, lr}
 80079a2:	4288      	cmp	r0, r1
 80079a4:	d902      	bls.n	80079ac <memmove+0xc>
 80079a6:	188b      	adds	r3, r1, r2
 80079a8:	4298      	cmp	r0, r3
 80079aa:	d303      	bcc.n	80079b4 <memmove+0x14>
 80079ac:	2300      	movs	r3, #0
 80079ae:	e007      	b.n	80079c0 <memmove+0x20>
 80079b0:	5c8b      	ldrb	r3, [r1, r2]
 80079b2:	5483      	strb	r3, [r0, r2]
 80079b4:	3a01      	subs	r2, #1
 80079b6:	d2fb      	bcs.n	80079b0 <memmove+0x10>
 80079b8:	bd10      	pop	{r4, pc}
 80079ba:	5ccc      	ldrb	r4, [r1, r3]
 80079bc:	54c4      	strb	r4, [r0, r3]
 80079be:	3301      	adds	r3, #1
 80079c0:	429a      	cmp	r2, r3
 80079c2:	d1fa      	bne.n	80079ba <memmove+0x1a>
 80079c4:	e7f8      	b.n	80079b8 <memmove+0x18>
	...

080079c8 <_sbrk_r>:
 80079c8:	2300      	movs	r3, #0
 80079ca:	b570      	push	{r4, r5, r6, lr}
 80079cc:	4d06      	ldr	r5, [pc, #24]	; (80079e8 <_sbrk_r+0x20>)
 80079ce:	0004      	movs	r4, r0
 80079d0:	0008      	movs	r0, r1
 80079d2:	602b      	str	r3, [r5, #0]
 80079d4:	f7f9 fe8e 	bl	80016f4 <_sbrk>
 80079d8:	1c43      	adds	r3, r0, #1
 80079da:	d103      	bne.n	80079e4 <_sbrk_r+0x1c>
 80079dc:	682b      	ldr	r3, [r5, #0]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d000      	beq.n	80079e4 <_sbrk_r+0x1c>
 80079e2:	6023      	str	r3, [r4, #0]
 80079e4:	bd70      	pop	{r4, r5, r6, pc}
 80079e6:	46c0      	nop			; (mov r8, r8)
 80079e8:	200004e0 	.word	0x200004e0

080079ec <memchr>:
 80079ec:	b2c9      	uxtb	r1, r1
 80079ee:	1882      	adds	r2, r0, r2
 80079f0:	4290      	cmp	r0, r2
 80079f2:	d101      	bne.n	80079f8 <memchr+0xc>
 80079f4:	2000      	movs	r0, #0
 80079f6:	4770      	bx	lr
 80079f8:	7803      	ldrb	r3, [r0, #0]
 80079fa:	428b      	cmp	r3, r1
 80079fc:	d0fb      	beq.n	80079f6 <memchr+0xa>
 80079fe:	3001      	adds	r0, #1
 8007a00:	e7f6      	b.n	80079f0 <memchr+0x4>

08007a02 <memcpy>:
 8007a02:	2300      	movs	r3, #0
 8007a04:	b510      	push	{r4, lr}
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d100      	bne.n	8007a0c <memcpy+0xa>
 8007a0a:	bd10      	pop	{r4, pc}
 8007a0c:	5ccc      	ldrb	r4, [r1, r3]
 8007a0e:	54c4      	strb	r4, [r0, r3]
 8007a10:	3301      	adds	r3, #1
 8007a12:	e7f8      	b.n	8007a06 <memcpy+0x4>

08007a14 <_realloc_r>:
 8007a14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007a16:	0007      	movs	r7, r0
 8007a18:	000e      	movs	r6, r1
 8007a1a:	0014      	movs	r4, r2
 8007a1c:	2900      	cmp	r1, #0
 8007a1e:	d105      	bne.n	8007a2c <_realloc_r+0x18>
 8007a20:	0011      	movs	r1, r2
 8007a22:	f7ff fc49 	bl	80072b8 <_malloc_r>
 8007a26:	0005      	movs	r5, r0
 8007a28:	0028      	movs	r0, r5
 8007a2a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007a2c:	2a00      	cmp	r2, #0
 8007a2e:	d103      	bne.n	8007a38 <_realloc_r+0x24>
 8007a30:	f7ff fbd6 	bl	80071e0 <_free_r>
 8007a34:	0025      	movs	r5, r4
 8007a36:	e7f7      	b.n	8007a28 <_realloc_r+0x14>
 8007a38:	f000 f81b 	bl	8007a72 <_malloc_usable_size_r>
 8007a3c:	9001      	str	r0, [sp, #4]
 8007a3e:	4284      	cmp	r4, r0
 8007a40:	d803      	bhi.n	8007a4a <_realloc_r+0x36>
 8007a42:	0035      	movs	r5, r6
 8007a44:	0843      	lsrs	r3, r0, #1
 8007a46:	42a3      	cmp	r3, r4
 8007a48:	d3ee      	bcc.n	8007a28 <_realloc_r+0x14>
 8007a4a:	0021      	movs	r1, r4
 8007a4c:	0038      	movs	r0, r7
 8007a4e:	f7ff fc33 	bl	80072b8 <_malloc_r>
 8007a52:	1e05      	subs	r5, r0, #0
 8007a54:	d0e8      	beq.n	8007a28 <_realloc_r+0x14>
 8007a56:	9b01      	ldr	r3, [sp, #4]
 8007a58:	0022      	movs	r2, r4
 8007a5a:	429c      	cmp	r4, r3
 8007a5c:	d900      	bls.n	8007a60 <_realloc_r+0x4c>
 8007a5e:	001a      	movs	r2, r3
 8007a60:	0031      	movs	r1, r6
 8007a62:	0028      	movs	r0, r5
 8007a64:	f7ff ffcd 	bl	8007a02 <memcpy>
 8007a68:	0031      	movs	r1, r6
 8007a6a:	0038      	movs	r0, r7
 8007a6c:	f7ff fbb8 	bl	80071e0 <_free_r>
 8007a70:	e7da      	b.n	8007a28 <_realloc_r+0x14>

08007a72 <_malloc_usable_size_r>:
 8007a72:	1f0b      	subs	r3, r1, #4
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	1f18      	subs	r0, r3, #4
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	da01      	bge.n	8007a80 <_malloc_usable_size_r+0xe>
 8007a7c:	580b      	ldr	r3, [r1, r0]
 8007a7e:	18c0      	adds	r0, r0, r3
 8007a80:	4770      	bx	lr
	...

08007a84 <_init>:
 8007a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a86:	46c0      	nop			; (mov r8, r8)
 8007a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a8a:	bc08      	pop	{r3}
 8007a8c:	469e      	mov	lr, r3
 8007a8e:	4770      	bx	lr

08007a90 <_fini>:
 8007a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a92:	46c0      	nop			; (mov r8, r8)
 8007a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a96:	bc08      	pop	{r3}
 8007a98:	469e      	mov	lr, r3
 8007a9a:	4770      	bx	lr
