// Seed: 3700200022
module module_0 (
    input uwire id_0,
    input wand id_1,
    output wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wand id_5,
    input wire id_6,
    output supply0 id_7
);
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    output uwire id_3,
    output logic id_4,
    output uwire id_5,
    input uwire id_6,
    id_16,
    input wire id_7,
    output tri0 id_8,
    output uwire id_9,
    input wor id_10,
    input wor id_11,
    input tri1 id_12,
    output tri1 id_13,
    input wand id_14
);
  always id_4 <= ~id_7;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_10,
      id_7,
      id_7,
      id_11,
      id_5
  );
endmodule
