#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17ed9f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17edb80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x17e02d0 .functor NOT 1, L_0x183da40, C4<0>, C4<0>, C4<0>;
L_0x183d820 .functor XOR 2, L_0x183d6e0, L_0x183d780, C4<00>, C4<00>;
L_0x183d930 .functor XOR 2, L_0x183d820, L_0x183d890, C4<00>, C4<00>;
v0x1838c10_0 .net *"_ivl_10", 1 0, L_0x183d890;  1 drivers
v0x1838d10_0 .net *"_ivl_12", 1 0, L_0x183d930;  1 drivers
v0x1838df0_0 .net *"_ivl_2", 1 0, L_0x183ce20;  1 drivers
v0x1838eb0_0 .net *"_ivl_4", 1 0, L_0x183d6e0;  1 drivers
v0x1838f90_0 .net *"_ivl_6", 1 0, L_0x183d780;  1 drivers
v0x18390c0_0 .net *"_ivl_8", 1 0, L_0x183d820;  1 drivers
v0x18391a0_0 .net "a", 0 0, v0x1835860_0;  1 drivers
v0x1839240_0 .net "b", 0 0, v0x1835900_0;  1 drivers
v0x18392e0_0 .net "c", 0 0, v0x18359a0_0;  1 drivers
v0x1839380_0 .var "clk", 0 0;
v0x1839420_0 .net "d", 0 0, v0x1835ae0_0;  1 drivers
v0x18394c0_0 .net "out_pos_dut", 0 0, L_0x183d4c0;  1 drivers
v0x1839560_0 .net "out_pos_ref", 0 0, L_0x183aa90;  1 drivers
v0x1839600_0 .net "out_sop_dut", 0 0, L_0x183c1d0;  1 drivers
v0x18396a0_0 .net "out_sop_ref", 0 0, L_0x1810010;  1 drivers
v0x1839740_0 .var/2u "stats1", 223 0;
v0x18397e0_0 .var/2u "strobe", 0 0;
v0x1839880_0 .net "tb_match", 0 0, L_0x183da40;  1 drivers
v0x1839950_0 .net "tb_mismatch", 0 0, L_0x17e02d0;  1 drivers
v0x18399f0_0 .net "wavedrom_enable", 0 0, v0x1835db0_0;  1 drivers
v0x1839ac0_0 .net "wavedrom_title", 511 0, v0x1835e50_0;  1 drivers
L_0x183ce20 .concat [ 1 1 0 0], L_0x183aa90, L_0x1810010;
L_0x183d6e0 .concat [ 1 1 0 0], L_0x183aa90, L_0x1810010;
L_0x183d780 .concat [ 1 1 0 0], L_0x183d4c0, L_0x183c1d0;
L_0x183d890 .concat [ 1 1 0 0], L_0x183aa90, L_0x1810010;
L_0x183da40 .cmp/eeq 2, L_0x183ce20, L_0x183d930;
S_0x17edd10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x17edb80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x17e06b0 .functor AND 1, v0x18359a0_0, v0x1835ae0_0, C4<1>, C4<1>;
L_0x17e0a90 .functor NOT 1, v0x1835860_0, C4<0>, C4<0>, C4<0>;
L_0x17e0e70 .functor NOT 1, v0x1835900_0, C4<0>, C4<0>, C4<0>;
L_0x17e10f0 .functor AND 1, L_0x17e0a90, L_0x17e0e70, C4<1>, C4<1>;
L_0x17f8580 .functor AND 1, L_0x17e10f0, v0x18359a0_0, C4<1>, C4<1>;
L_0x1810010 .functor OR 1, L_0x17e06b0, L_0x17f8580, C4<0>, C4<0>;
L_0x1839f10 .functor NOT 1, v0x1835900_0, C4<0>, C4<0>, C4<0>;
L_0x1839f80 .functor OR 1, L_0x1839f10, v0x1835ae0_0, C4<0>, C4<0>;
L_0x183a090 .functor AND 1, v0x18359a0_0, L_0x1839f80, C4<1>, C4<1>;
L_0x183a150 .functor NOT 1, v0x1835860_0, C4<0>, C4<0>, C4<0>;
L_0x183a220 .functor OR 1, L_0x183a150, v0x1835900_0, C4<0>, C4<0>;
L_0x183a290 .functor AND 1, L_0x183a090, L_0x183a220, C4<1>, C4<1>;
L_0x183a410 .functor NOT 1, v0x1835900_0, C4<0>, C4<0>, C4<0>;
L_0x183a480 .functor OR 1, L_0x183a410, v0x1835ae0_0, C4<0>, C4<0>;
L_0x183a3a0 .functor AND 1, v0x18359a0_0, L_0x183a480, C4<1>, C4<1>;
L_0x183a610 .functor NOT 1, v0x1835860_0, C4<0>, C4<0>, C4<0>;
L_0x183a710 .functor OR 1, L_0x183a610, v0x1835ae0_0, C4<0>, C4<0>;
L_0x183a7d0 .functor AND 1, L_0x183a3a0, L_0x183a710, C4<1>, C4<1>;
L_0x183a980 .functor XNOR 1, L_0x183a290, L_0x183a7d0, C4<0>, C4<0>;
v0x17dfc00_0 .net *"_ivl_0", 0 0, L_0x17e06b0;  1 drivers
v0x17e0000_0 .net *"_ivl_12", 0 0, L_0x1839f10;  1 drivers
v0x17e03e0_0 .net *"_ivl_14", 0 0, L_0x1839f80;  1 drivers
v0x17e07c0_0 .net *"_ivl_16", 0 0, L_0x183a090;  1 drivers
v0x17e0ba0_0 .net *"_ivl_18", 0 0, L_0x183a150;  1 drivers
v0x17e0f80_0 .net *"_ivl_2", 0 0, L_0x17e0a90;  1 drivers
v0x17e1200_0 .net *"_ivl_20", 0 0, L_0x183a220;  1 drivers
v0x1833dd0_0 .net *"_ivl_24", 0 0, L_0x183a410;  1 drivers
v0x1833eb0_0 .net *"_ivl_26", 0 0, L_0x183a480;  1 drivers
v0x1833f90_0 .net *"_ivl_28", 0 0, L_0x183a3a0;  1 drivers
v0x1834070_0 .net *"_ivl_30", 0 0, L_0x183a610;  1 drivers
v0x1834150_0 .net *"_ivl_32", 0 0, L_0x183a710;  1 drivers
v0x1834230_0 .net *"_ivl_36", 0 0, L_0x183a980;  1 drivers
L_0x7f08d4962018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x18342f0_0 .net *"_ivl_38", 0 0, L_0x7f08d4962018;  1 drivers
v0x18343d0_0 .net *"_ivl_4", 0 0, L_0x17e0e70;  1 drivers
v0x18344b0_0 .net *"_ivl_6", 0 0, L_0x17e10f0;  1 drivers
v0x1834590_0 .net *"_ivl_8", 0 0, L_0x17f8580;  1 drivers
v0x1834670_0 .net "a", 0 0, v0x1835860_0;  alias, 1 drivers
v0x1834730_0 .net "b", 0 0, v0x1835900_0;  alias, 1 drivers
v0x18347f0_0 .net "c", 0 0, v0x18359a0_0;  alias, 1 drivers
v0x18348b0_0 .net "d", 0 0, v0x1835ae0_0;  alias, 1 drivers
v0x1834970_0 .net "out_pos", 0 0, L_0x183aa90;  alias, 1 drivers
v0x1834a30_0 .net "out_sop", 0 0, L_0x1810010;  alias, 1 drivers
v0x1834af0_0 .net "pos0", 0 0, L_0x183a290;  1 drivers
v0x1834bb0_0 .net "pos1", 0 0, L_0x183a7d0;  1 drivers
L_0x183aa90 .functor MUXZ 1, L_0x7f08d4962018, L_0x183a290, L_0x183a980, C4<>;
S_0x1834d30 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x17edb80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1835860_0 .var "a", 0 0;
v0x1835900_0 .var "b", 0 0;
v0x18359a0_0 .var "c", 0 0;
v0x1835a40_0 .net "clk", 0 0, v0x1839380_0;  1 drivers
v0x1835ae0_0 .var "d", 0 0;
v0x1835bd0_0 .var/2u "fail", 0 0;
v0x1835c70_0 .var/2u "fail1", 0 0;
v0x1835d10_0 .net "tb_match", 0 0, L_0x183da40;  alias, 1 drivers
v0x1835db0_0 .var "wavedrom_enable", 0 0;
v0x1835e50_0 .var "wavedrom_title", 511 0;
E_0x17ec360/0 .event negedge, v0x1835a40_0;
E_0x17ec360/1 .event posedge, v0x1835a40_0;
E_0x17ec360 .event/or E_0x17ec360/0, E_0x17ec360/1;
S_0x1835060 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1834d30;
 .timescale -12 -12;
v0x18352a0_0 .var/2s "i", 31 0;
E_0x17ec200 .event posedge, v0x1835a40_0;
S_0x18353a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1834d30;
 .timescale -12 -12;
v0x18355a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1835680 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1834d30;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1836030 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x17edb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x183adf0 .functor AND 1, v0x1835860_0, L_0x183ac40, C4<1>, C4<1>;
L_0x183b080 .functor AND 1, L_0x183adf0, L_0x183aed0, C4<1>, C4<1>;
L_0x183b340 .functor AND 1, L_0x183b080, L_0x183b190, C4<1>, C4<1>;
L_0x183b6d0 .functor AND 1, L_0x183b450, L_0x183b630, C4<1>, C4<1>;
L_0x183b810 .functor AND 1, L_0x183b6d0, v0x18359a0_0, C4<1>, C4<1>;
L_0x183b9b0 .functor AND 1, L_0x183b810, L_0x183b8d0, C4<1>, C4<1>;
L_0x183bb00 .functor OR 1, L_0x183b340, L_0x183b9b0, C4<0>, C4<0>;
L_0x183bda0 .functor AND 1, L_0x183bc10, L_0x183bcb0, C4<1>, C4<1>;
L_0x183bfa0 .functor AND 1, L_0x183bda0, L_0x183bf00, C4<1>, C4<1>;
L_0x183c0b0 .functor AND 1, L_0x183bfa0, v0x1835ae0_0, C4<1>, C4<1>;
L_0x183c1d0 .functor OR 1, L_0x183bb00, L_0x183c0b0, C4<0>, C4<0>;
L_0x183c2e0 .functor OR 1, v0x1835860_0, v0x1835900_0, C4<0>, C4<0>;
L_0x183c4c0 .functor OR 1, L_0x183c2e0, L_0x183c3c0, C4<0>, C4<0>;
L_0x183c620 .functor OR 1, L_0x183c4c0, L_0x183c580, C4<0>, C4<0>;
L_0x183c350 .functor OR 1, L_0x183c7b0, L_0x183c8c0, C4<0>, C4<0>;
L_0x183ca00 .functor OR 1, L_0x183c350, v0x18359a0_0, C4<0>, C4<0>;
L_0x183c850 .functor OR 1, L_0x183ca00, L_0x183cb50, C4<0>, C4<0>;
L_0x183cd10 .functor AND 1, L_0x183c620, L_0x183c850, C4<1>, C4<1>;
L_0x183d090 .functor OR 1, L_0x183cec0, L_0x183cf60, C4<0>, C4<0>;
L_0x183d240 .functor OR 1, L_0x183d090, L_0x183d1a0, C4<0>, C4<0>;
L_0x183d400 .functor OR 1, L_0x183d240, v0x1835ae0_0, C4<0>, C4<0>;
L_0x183d4c0 .functor AND 1, L_0x183cd10, L_0x183d400, C4<1>, C4<1>;
v0x18361f0_0 .net *"_ivl_1", 0 0, L_0x183ac40;  1 drivers
v0x18362b0_0 .net *"_ivl_10", 0 0, L_0x183b340;  1 drivers
v0x1836390_0 .net *"_ivl_13", 0 0, L_0x183b450;  1 drivers
v0x1836460_0 .net *"_ivl_15", 0 0, L_0x183b630;  1 drivers
v0x1836520_0 .net *"_ivl_16", 0 0, L_0x183b6d0;  1 drivers
v0x1836650_0 .net *"_ivl_18", 0 0, L_0x183b810;  1 drivers
v0x1836730_0 .net *"_ivl_2", 0 0, L_0x183adf0;  1 drivers
v0x1836810_0 .net *"_ivl_21", 0 0, L_0x183b8d0;  1 drivers
v0x18368d0_0 .net *"_ivl_22", 0 0, L_0x183b9b0;  1 drivers
v0x1836a40_0 .net *"_ivl_24", 0 0, L_0x183bb00;  1 drivers
v0x1836b20_0 .net *"_ivl_27", 0 0, L_0x183bc10;  1 drivers
v0x1836be0_0 .net *"_ivl_29", 0 0, L_0x183bcb0;  1 drivers
v0x1836ca0_0 .net *"_ivl_30", 0 0, L_0x183bda0;  1 drivers
v0x1836d80_0 .net *"_ivl_33", 0 0, L_0x183bf00;  1 drivers
v0x1836e40_0 .net *"_ivl_34", 0 0, L_0x183bfa0;  1 drivers
v0x1836f20_0 .net *"_ivl_36", 0 0, L_0x183c0b0;  1 drivers
v0x1837000_0 .net *"_ivl_40", 0 0, L_0x183c2e0;  1 drivers
v0x18371f0_0 .net *"_ivl_43", 0 0, L_0x183c3c0;  1 drivers
v0x18372b0_0 .net *"_ivl_44", 0 0, L_0x183c4c0;  1 drivers
v0x1837390_0 .net *"_ivl_47", 0 0, L_0x183c580;  1 drivers
v0x1837450_0 .net *"_ivl_48", 0 0, L_0x183c620;  1 drivers
v0x1837530_0 .net *"_ivl_5", 0 0, L_0x183aed0;  1 drivers
v0x18375f0_0 .net *"_ivl_51", 0 0, L_0x183c7b0;  1 drivers
v0x18376b0_0 .net *"_ivl_53", 0 0, L_0x183c8c0;  1 drivers
v0x1837770_0 .net *"_ivl_54", 0 0, L_0x183c350;  1 drivers
v0x1837850_0 .net *"_ivl_56", 0 0, L_0x183ca00;  1 drivers
v0x1837930_0 .net *"_ivl_59", 0 0, L_0x183cb50;  1 drivers
v0x18379f0_0 .net *"_ivl_6", 0 0, L_0x183b080;  1 drivers
v0x1837ad0_0 .net *"_ivl_60", 0 0, L_0x183c850;  1 drivers
v0x1837bb0_0 .net *"_ivl_62", 0 0, L_0x183cd10;  1 drivers
v0x1837c90_0 .net *"_ivl_65", 0 0, L_0x183cec0;  1 drivers
v0x1837d50_0 .net *"_ivl_67", 0 0, L_0x183cf60;  1 drivers
v0x1837e10_0 .net *"_ivl_68", 0 0, L_0x183d090;  1 drivers
v0x1838100_0 .net *"_ivl_71", 0 0, L_0x183d1a0;  1 drivers
v0x18381c0_0 .net *"_ivl_72", 0 0, L_0x183d240;  1 drivers
v0x18382a0_0 .net *"_ivl_74", 0 0, L_0x183d400;  1 drivers
v0x1838380_0 .net *"_ivl_9", 0 0, L_0x183b190;  1 drivers
v0x1838440_0 .net "a", 0 0, v0x1835860_0;  alias, 1 drivers
v0x18384e0_0 .net "b", 0 0, v0x1835900_0;  alias, 1 drivers
v0x18385d0_0 .net "c", 0 0, v0x18359a0_0;  alias, 1 drivers
v0x18386c0_0 .net "d", 0 0, v0x1835ae0_0;  alias, 1 drivers
v0x18387b0_0 .net "out_pos", 0 0, L_0x183d4c0;  alias, 1 drivers
v0x1838870_0 .net "out_sop", 0 0, L_0x183c1d0;  alias, 1 drivers
L_0x183ac40 .reduce/nor v0x1835900_0;
L_0x183aed0 .reduce/nor v0x18359a0_0;
L_0x183b190 .reduce/nor v0x1835ae0_0;
L_0x183b450 .reduce/nor v0x1835860_0;
L_0x183b630 .reduce/nor v0x1835900_0;
L_0x183b8d0 .reduce/nor v0x1835ae0_0;
L_0x183bc10 .reduce/nor v0x1835860_0;
L_0x183bcb0 .reduce/nor v0x1835900_0;
L_0x183bf00 .reduce/nor v0x18359a0_0;
L_0x183c3c0 .reduce/nor v0x18359a0_0;
L_0x183c580 .reduce/nor v0x1835ae0_0;
L_0x183c7b0 .reduce/nor v0x1835860_0;
L_0x183c8c0 .reduce/nor v0x1835900_0;
L_0x183cb50 .reduce/nor v0x1835ae0_0;
L_0x183cec0 .reduce/nor v0x1835860_0;
L_0x183cf60 .reduce/nor v0x1835900_0;
L_0x183d1a0 .reduce/nor v0x18359a0_0;
S_0x18389f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x17edb80;
 .timescale -12 -12;
E_0x17d59f0 .event anyedge, v0x18397e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18397e0_0;
    %nor/r;
    %assign/vec4 v0x18397e0_0, 0;
    %wait E_0x17d59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1834d30;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1835bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1835c70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1834d30;
T_4 ;
    %wait E_0x17ec360;
    %load/vec4 v0x1835d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1835bd0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1834d30;
T_5 ;
    %wait E_0x17ec200;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %wait E_0x17ec200;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %wait E_0x17ec200;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %wait E_0x17ec200;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %wait E_0x17ec200;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %wait E_0x17ec200;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %wait E_0x17ec200;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %wait E_0x17ec200;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %wait E_0x17ec200;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %wait E_0x17ec200;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %wait E_0x17ec200;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %wait E_0x17ec200;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %wait E_0x17ec200;
    %load/vec4 v0x1835bd0_0;
    %store/vec4 v0x1835c70_0, 0, 1;
    %fork t_1, S_0x1835060;
    %jmp t_0;
    .scope S_0x1835060;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18352a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x18352a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x17ec200;
    %load/vec4 v0x18352a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18352a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x18352a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1834d30;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17ec360;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1835ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18359a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1835900_0, 0;
    %assign/vec4 v0x1835860_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1835bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1835c70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17edb80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1839380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18397e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x17edb80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1839380_0;
    %inv;
    %store/vec4 v0x1839380_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x17edb80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1835a40_0, v0x1839950_0, v0x18391a0_0, v0x1839240_0, v0x18392e0_0, v0x1839420_0, v0x18396a0_0, v0x1839600_0, v0x1839560_0, v0x18394c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x17edb80;
T_9 ;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1839740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x17edb80;
T_10 ;
    %wait E_0x17ec360;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1839740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1839740_0, 4, 32;
    %load/vec4 v0x1839880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1839740_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1839740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1839740_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18396a0_0;
    %load/vec4 v0x18396a0_0;
    %load/vec4 v0x1839600_0;
    %xor;
    %load/vec4 v0x18396a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1839740_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1839740_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1839560_0;
    %load/vec4 v0x1839560_0;
    %load/vec4 v0x18394c0_0;
    %xor;
    %load/vec4 v0x1839560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1839740_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1839740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1839740_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/ece241_2013_q2/iter0/response3/top_module.sv";
