// Seed: 3336725400
module module_0;
  tri id_1, id_2;
  assign id_1 = -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wand id_1
);
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri id_0,
    input  tri id_1
);
  logic id_3 = {!-1{1}}, id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_3 (
    input tri0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output tri id_3
);
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
